
usb_to_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cadc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800cc64  0800cc64  0000dc64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d128  0800d128  0000f1c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d128  0800d128  0000e128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d130  0800d130  0000f1c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d130  0800d130  0000e130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d134  0800d134  0000e134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c0  20000000  0800d138  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1c0  2**0
                  CONTENTS
 10 .bss          00002370  200001c0  200001c0  0000f1c0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002530  20002530  0000f1c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a8b9  00000000  00000000  0000f1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044e4  00000000  00000000  00029aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016b8  00000000  00000000  0002df90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001170  00000000  00000000  0002f648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d86  00000000  00000000  000307b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e29c  00000000  00000000  0005553e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0116  00000000  00000000  000737da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001438f0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005da4  00000000  00000000  00143934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  001496d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001c0 	.word	0x200001c0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800cc4c 	.word	0x0800cc4c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001c4 	.word	0x200001c4
 80001c4:	0800cc4c 	.word	0x0800cc4c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Init_Timer_chanal>:
void Set_Direction_OX(uint8_t status);
void Set_Direction_OY(uint8_t status);
void Set_Direction_OZ(uint8_t status);
static MC_Axis_t Rotbot_axis[NUM_AXIT_ROBOT];
void Init_Timer_chanal(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	/* 1. Reset Counter */
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80004bc:	4b18      	ldr	r3, [pc, #96]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	2200      	movs	r2, #0
 80004c2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 80004c4:	4b17      	ldr	r3, [pc, #92]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	2200      	movs	r2, #0
 80004ca:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 80004cc:	4b16      	ldr	r3, [pc, #88]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2200      	movs	r2, #0
 80004d2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80004d4:	4b15      	ldr	r3, [pc, #84]	@ (800052c <Init_Timer_chanal+0x74>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80004dc:	4b14      	ldr	r3, [pc, #80]	@ (8000530 <Init_Timer_chanal+0x78>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b13      	ldr	r3, [pc, #76]	@ (8000534 <Init_Timer_chanal+0x7c>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 80004ec:	2100      	movs	r1, #0
 80004ee:	480c      	ldr	r0, [pc, #48]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004f0:	f005 fbbc 	bl	8005c6c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_1);
 80004f4:	2100      	movs	r1, #0
 80004f6:	480d      	ldr	r0, [pc, #52]	@ (800052c <Init_Timer_chanal+0x74>)
 80004f8:	f005 fbb8 	bl	8005c6c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80004fc:	2104      	movs	r1, #4
 80004fe:	480d      	ldr	r0, [pc, #52]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000500:	f005 fbb4 	bl	8005c6c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8000504:	2108      	movs	r1, #8
 8000506:	4807      	ldr	r0, [pc, #28]	@ (8000524 <Init_Timer_chanal+0x6c>)
 8000508:	f005 fbb0 	bl	8005c6c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800050c:	2100      	movs	r1, #0
 800050e:	4806      	ldr	r0, [pc, #24]	@ (8000528 <Init_Timer_chanal+0x70>)
 8000510:	f005 fbac 	bl	8005c6c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000514:	2100      	movs	r1, #0
 8000516:	4806      	ldr	r0, [pc, #24]	@ (8000530 <Init_Timer_chanal+0x78>)
 8000518:	f005 fba8 	bl	8005c6c <HAL_TIM_PWM_Stop>
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	20000400 	.word	0x20000400
 8000524:	200004d8 	.word	0x200004d8
 8000528:	200003b8 	.word	0x200003b8
 800052c:	20000448 	.word	0x20000448
 8000530:	20000328 	.word	0x20000328
 8000534:	20000370 	.word	0x20000370

08000538 <Reset_position>:
void Reset_position(void)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 800053e:	2300      	movs	r3, #0
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	e07e      	b.n	8000642 <Reset_position+0x10a>
	{
		Rotbot_axis[i].current_pos =0x00U;
 8000544:	4944      	ldr	r1, [pc, #272]	@ (8000658 <Reset_position+0x120>)
 8000546:	687a      	ldr	r2, [r7, #4]
 8000548:	4613      	mov	r3, r2
 800054a:	00db      	lsls	r3, r3, #3
 800054c:	4413      	add	r3, r2
 800054e:	00db      	lsls	r3, r3, #3
 8000550:	440b      	add	r3, r1
 8000552:	3314      	adds	r3, #20
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_pos =0x00U;
 8000558:	493f      	ldr	r1, [pc, #252]	@ (8000658 <Reset_position+0x120>)
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	4613      	mov	r3, r2
 800055e:	00db      	lsls	r3, r3, #3
 8000560:	4413      	add	r3, r2
 8000562:	00db      	lsls	r3, r3, #3
 8000564:	440b      	add	r3, r1
 8000566:	3318      	adds	r3, #24
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].current_speed=SET_SPEED_1000HZ;
 800056c:	493a      	ldr	r1, [pc, #232]	@ (8000658 <Reset_position+0x120>)
 800056e:	687a      	ldr	r2, [r7, #4]
 8000570:	4613      	mov	r3, r2
 8000572:	00db      	lsls	r3, r3, #3
 8000574:	4413      	add	r3, r2
 8000576:	00db      	lsls	r3, r3, #3
 8000578:	440b      	add	r3, r1
 800057a:	3324      	adds	r3, #36	@ 0x24
 800057c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000580:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_speed=0X00U;
 8000582:	4935      	ldr	r1, [pc, #212]	@ (8000658 <Reset_position+0x120>)
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	4613      	mov	r3, r2
 8000588:	00db      	lsls	r3, r3, #3
 800058a:	4413      	add	r3, r2
 800058c:	00db      	lsls	r3, r3, #3
 800058e:	440b      	add	r3, r1
 8000590:	3328      	adds	r3, #40	@ 0x28
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].accel =0X00U;
 8000596:	4930      	ldr	r1, [pc, #192]	@ (8000658 <Reset_position+0x120>)
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	4613      	mov	r3, r2
 800059c:	00db      	lsls	r3, r3, #3
 800059e:	4413      	add	r3, r2
 80005a0:	00db      	lsls	r3, r3, #3
 80005a2:	440b      	add	r3, r1
 80005a4:	332c      	adds	r3, #44	@ 0x2c
 80005a6:	f04f 0200 	mov.w	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].state =STANDSTILL;
 80005ac:	492a      	ldr	r1, [pc, #168]	@ (8000658 <Reset_position+0x120>)
 80005ae:	687a      	ldr	r2, [r7, #4]
 80005b0:	4613      	mov	r3, r2
 80005b2:	00db      	lsls	r3, r3, #3
 80005b4:	4413      	add	r3, r2
 80005b6:	00db      	lsls	r3, r3, #3
 80005b8:	440b      	add	r3, r1
 80005ba:	3331      	adds	r3, #49	@ 0x31
 80005bc:	2200      	movs	r2, #0
 80005be:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].ramp_time=0x00U;
 80005c0:	4925      	ldr	r1, [pc, #148]	@ (8000658 <Reset_position+0x120>)
 80005c2:	687a      	ldr	r2, [r7, #4]
 80005c4:	4613      	mov	r3, r2
 80005c6:	00db      	lsls	r3, r3, #3
 80005c8:	4413      	add	r3, r2
 80005ca:	00db      	lsls	r3, r3, #3
 80005cc:	440b      	add	r3, r1
 80005ce:	3334      	adds	r3, #52	@ 0x34
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].counter_pos=0x00U;
 80005d4:	4920      	ldr	r1, [pc, #128]	@ (8000658 <Reset_position+0x120>)
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	4613      	mov	r3, r2
 80005da:	00db      	lsls	r3, r3, #3
 80005dc:	4413      	add	r3, r2
 80005de:	00db      	lsls	r3, r3, #3
 80005e0:	440b      	add	r3, r1
 80005e2:	3320      	adds	r3, #32
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].direction=0x00U;
 80005e8:	491b      	ldr	r1, [pc, #108]	@ (8000658 <Reset_position+0x120>)
 80005ea:	687a      	ldr	r2, [r7, #4]
 80005ec:	4613      	mov	r3, r2
 80005ee:	00db      	lsls	r3, r3, #3
 80005f0:	4413      	add	r3, r2
 80005f2:	00db      	lsls	r3, r3, #3
 80005f4:	440b      	add	r3, r1
 80005f6:	3330      	adds	r3, #48	@ 0x30
 80005f8:	2200      	movs	r2, #0
 80005fa:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].indexaxis=i;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	b2d8      	uxtb	r0, r3
 8000600:	4915      	ldr	r1, [pc, #84]	@ (8000658 <Reset_position+0x120>)
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	4613      	mov	r3, r2
 8000606:	00db      	lsls	r3, r3, #3
 8000608:	4413      	add	r3, r2
 800060a:	00db      	lsls	r3, r3, #3
 800060c:	440b      	add	r3, r1
 800060e:	3340      	adds	r3, #64	@ 0x40
 8000610:	4602      	mov	r2, r0
 8000612:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].fulse_stop=0x00U;
 8000614:	4910      	ldr	r1, [pc, #64]	@ (8000658 <Reset_position+0x120>)
 8000616:	687a      	ldr	r2, [r7, #4]
 8000618:	4613      	mov	r3, r2
 800061a:	00db      	lsls	r3, r3, #3
 800061c:	4413      	add	r3, r2
 800061e:	00db      	lsls	r3, r3, #3
 8000620:	440b      	add	r3, r1
 8000622:	3338      	adds	r3, #56	@ 0x38
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].offset=0x00U;
 8000628:	490b      	ldr	r1, [pc, #44]	@ (8000658 <Reset_position+0x120>)
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	4613      	mov	r3, r2
 800062e:	00db      	lsls	r3, r3, #3
 8000630:	4413      	add	r3, r2
 8000632:	00db      	lsls	r3, r3, #3
 8000634:	440b      	add	r3, r1
 8000636:	3332      	adds	r3, #50	@ 0x32
 8000638:	2200      	movs	r2, #0
 800063a:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	3301      	adds	r3, #1
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	2b02      	cmp	r3, #2
 8000646:	f77f af7d 	ble.w	8000544 <Reset_position+0xc>
	}
}
 800064a:	bf00      	nop
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	200001dc 	.word	0x200001dc

0800065c <Robot_Init>:
void Robot_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
	// TRỤC X
	Rotbot_axis[AXIT_X_ROBOT].htim= &htim1;
 8000660:	4b21      	ldr	r3, [pc, #132]	@ (80006e8 <Robot_Init+0x8c>)
 8000662:	4a22      	ldr	r2, [pc, #136]	@ (80006ec <Robot_Init+0x90>)
 8000664:	601a      	str	r2, [r3, #0]
	Rotbot_axis[AXIT_X_ROBOT].htim_counter= &htim2;
 8000666:	4b20      	ldr	r3, [pc, #128]	@ (80006e8 <Robot_Init+0x8c>)
 8000668:	4a21      	ldr	r2, [pc, #132]	@ (80006f0 <Robot_Init+0x94>)
 800066a:	605a      	str	r2, [r3, #4]
	Rotbot_axis[AXIT_X_ROBOT].channel=TIM_CHANNEL_1;
 800066c:	4b1e      	ldr	r3, [pc, #120]	@ (80006e8 <Robot_Init+0x8c>)
 800066e:	2200      	movs	r2, #0
 8000670:	609a      	str	r2, [r3, #8]
	Rotbot_axis[AXIT_X_ROBOT].channel_counter=TIM_CHANNEL_2;
 8000672:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <Robot_Init+0x8c>)
 8000674:	2204      	movs	r2, #4
 8000676:	60da      	str	r2, [r3, #12]
	Rotbot_axis[AXIT_X_ROBOT].Set_Direction_Pin=Set_Direction_OX;
 8000678:	4b1b      	ldr	r3, [pc, #108]	@ (80006e8 <Robot_Init+0x8c>)
 800067a:	4a1e      	ldr	r2, [pc, #120]	@ (80006f4 <Robot_Init+0x98>)
 800067c:	611a      	str	r2, [r3, #16]
	Rotbot_axis[AXIT_X_ROBOT].max_axis=55000U;
 800067e:	4b1a      	ldr	r3, [pc, #104]	@ (80006e8 <Robot_Init+0x8c>)
 8000680:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8000684:	645a      	str	r2, [r3, #68]	@ 0x44
	// TRỤC Y
	Rotbot_axis[AXIT_Y_ROBOT].htim= &htim3;
 8000686:	4b18      	ldr	r3, [pc, #96]	@ (80006e8 <Robot_Init+0x8c>)
 8000688:	4a1b      	ldr	r2, [pc, #108]	@ (80006f8 <Robot_Init+0x9c>)
 800068a:	649a      	str	r2, [r3, #72]	@ 0x48
	Rotbot_axis[AXIT_Y_ROBOT].htim_counter= &htim5;
 800068c:	4b16      	ldr	r3, [pc, #88]	@ (80006e8 <Robot_Init+0x8c>)
 800068e:	4a1b      	ldr	r2, [pc, #108]	@ (80006fc <Robot_Init+0xa0>)
 8000690:	64da      	str	r2, [r3, #76]	@ 0x4c
	Rotbot_axis[AXIT_Y_ROBOT].channel=TIM_CHANNEL_1;
 8000692:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <Robot_Init+0x8c>)
 8000694:	2200      	movs	r2, #0
 8000696:	651a      	str	r2, [r3, #80]	@ 0x50
	Rotbot_axis[AXIT_Y_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000698:	4b13      	ldr	r3, [pc, #76]	@ (80006e8 <Robot_Init+0x8c>)
 800069a:	2200      	movs	r2, #0
 800069c:	655a      	str	r2, [r3, #84]	@ 0x54
	Rotbot_axis[AXIT_Y_ROBOT].Set_Direction_Pin=Set_Direction_OY;
 800069e:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <Robot_Init+0x8c>)
 80006a0:	4a17      	ldr	r2, [pc, #92]	@ (8000700 <Robot_Init+0xa4>)
 80006a2:	659a      	str	r2, [r3, #88]	@ 0x58
	Rotbot_axis[AXIT_Y_ROBOT].max_axis=28000U;
 80006a4:	4b10      	ldr	r3, [pc, #64]	@ (80006e8 <Robot_Init+0x8c>)
 80006a6:	f646 5260 	movw	r2, #28000	@ 0x6d60
 80006aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	// TRỤC Z
	Rotbot_axis[AXIT_Z_ROBOT].htim= &htim8;
 80006ae:	4b0e      	ldr	r3, [pc, #56]	@ (80006e8 <Robot_Init+0x8c>)
 80006b0:	4a14      	ldr	r2, [pc, #80]	@ (8000704 <Robot_Init+0xa8>)
 80006b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	Rotbot_axis[AXIT_Z_ROBOT].htim_counter= &htim4;
 80006b6:	4b0c      	ldr	r3, [pc, #48]	@ (80006e8 <Robot_Init+0x8c>)
 80006b8:	4a13      	ldr	r2, [pc, #76]	@ (8000708 <Robot_Init+0xac>)
 80006ba:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	Rotbot_axis[AXIT_Z_ROBOT].channel=TIM_CHANNEL_3;
 80006be:	4b0a      	ldr	r3, [pc, #40]	@ (80006e8 <Robot_Init+0x8c>)
 80006c0:	2208      	movs	r2, #8
 80006c2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	Rotbot_axis[AXIT_Z_ROBOT].channel_counter=TIM_CHANNEL_1;
 80006c6:	4b08      	ldr	r3, [pc, #32]	@ (80006e8 <Robot_Init+0x8c>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	Rotbot_axis[AXIT_Z_ROBOT].Set_Direction_Pin=Set_Direction_OZ;
 80006ce:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <Robot_Init+0x8c>)
 80006d0:	4a0e      	ldr	r2, [pc, #56]	@ (800070c <Robot_Init+0xb0>)
 80006d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	Rotbot_axis[AXIT_Z_ROBOT].max_axis=15000U;
 80006d6:	4b04      	ldr	r3, [pc, #16]	@ (80006e8 <Robot_Init+0x8c>)
 80006d8:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80006dc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
	Reset_position();
 80006e0:	f7ff ff2a 	bl	8000538 <Reset_position>
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	200001dc 	.word	0x200001dc
 80006ec:	20000328 	.word	0x20000328
 80006f0:	20000370 	.word	0x20000370
 80006f4:	080011b1 	.word	0x080011b1
 80006f8:	200003b8 	.word	0x200003b8
 80006fc:	20000448 	.word	0x20000448
 8000700:	080011d5 	.word	0x080011d5
 8000704:	200004d8 	.word	0x200004d8
 8000708:	20000400 	.word	0x20000400
 800070c:	080011f9 	.word	0x080011f9

08000710 <MC_MoveAbsolute>:
// uint32_t speed Vận tốc mục tiêu, đơn vị tần số ( số xung / giây)
// uint16_t accel (Gia tốc - Acceleration) Độ dốc của quá trình tăng tốc và giảm tốc.Tham số này sẽ quyết định việc bạn thay đổi giá trị ARR nhanh hay chậm trong ngắt 1ms để đạt tới speed.
//QUAN TRỌNG: Ép cập nhật giá trị từ vùng đệm vào thanh ghi thực thi
//axis->htim->Instance->EGR = TIM_EGR_UG;
void MC_MoveAbsolute(MC_Axis_t* axis, int32_t pos, uint32_t speed)// mục đích Kích hoạt di chuyển đến vị trí tuyệt đối
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	60f8      	str	r0, [r7, #12]
 8000718:	60b9      	str	r1, [r7, #8]
 800071a:	607a      	str	r2, [r7, #4]
// 1. Kiểm tra nếu trục đang bận hoặc có lỗi thì không nhận lệnh mới (Tùy logic)
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000722:	b2db      	uxtb	r3, r3
 8000724:	2b07      	cmp	r3, #7
 8000726:	f000 80e5 	beq.w	80008f4 <MC_MoveAbsolute+0x1e4>
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b01      	cmp	r3, #1
 8000734:	f000 80de 	beq.w	80008f4 <MC_MoveAbsolute+0x1e4>

	// 2. Gán các tham số mục tiêu
	if(pos >= axis->max_axis) pos=axis->max_axis;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800073c:	68ba      	ldr	r2, [r7, #8]
 800073e:	429a      	cmp	r2, r3
 8000740:	db02      	blt.n	8000748 <MC_MoveAbsolute+0x38>
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000746:	60bb      	str	r3, [r7, #8]
	if(pos <= 0x00U) pos=0X00u;
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d101      	bne.n	8000752 <MC_MoveAbsolute+0x42>
 800074e:	2300      	movs	r3, #0
 8000750:	60bb      	str	r3, [r7, #8]
	axis->target_pos = pos;
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	68ba      	ldr	r2, [r7, #8]
 8000756:	619a      	str	r2, [r3, #24]
	axis->target_speed = speed;
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	629a      	str	r2, [r3, #40]	@ 0x28
	axis->accel = jerk_table[(speed/(uint32_t)1000)-1] ;// speed là 1k đến 50k
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4a67      	ldr	r2, [pc, #412]	@ (8000900 <MC_MoveAbsolute+0x1f0>)
 8000762:	fba2 2303 	umull	r2, r3, r2, r3
 8000766:	099b      	lsrs	r3, r3, #6
 8000768:	3b01      	subs	r3, #1
 800076a:	4a66      	ldr	r2, [pc, #408]	@ (8000904 <MC_MoveAbsolute+0x1f4>)
 800076c:	009b      	lsls	r3, r3, #2
 800076e:	4413      	add	r3, r2
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	62da      	str	r2, [r3, #44]	@ 0x2c
	// 3. Xác định hướng di chuyển
	if (axis->target_pos > axis->current_pos) {
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	699a      	ldr	r2, [r3, #24]
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	695b      	ldr	r3, [r3, #20]
 800077e:	429a      	cmp	r2, r3
 8000780:	dd04      	ble.n	800078c <MC_MoveAbsolute+0x7c>
		axis->direction = 0x00; // Chạy tiến
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	2200      	movs	r2, #0
 8000786:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 800078a:	e00a      	b.n	80007a2 <MC_MoveAbsolute+0x92>
	} else if (axis->target_pos < axis->current_pos) {
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	699a      	ldr	r2, [r3, #24]
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	695b      	ldr	r3, [r3, #20]
 8000794:	429a      	cmp	r2, r3
 8000796:	f280 80af 	bge.w	80008f8 <MC_MoveAbsolute+0x1e8>
		axis->direction = 0x01; // Chạy lùi
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	2201      	movs	r2, #1
 800079e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	} else
	{
		return; // Đã ở đúng vị trí
	}
	axis->delta_pos = axis->target_pos > axis->current_pos ? (axis->target_pos - axis->current_pos):(axis->current_pos - axis->target_pos);
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	699a      	ldr	r2, [r3, #24]
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	695b      	ldr	r3, [r3, #20]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	dd05      	ble.n	80007ba <MC_MoveAbsolute+0xaa>
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	699a      	ldr	r2, [r3, #24]
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	695b      	ldr	r3, [r3, #20]
 80007b6:	1ad3      	subs	r3, r2, r3
 80007b8:	e004      	b.n	80007c4 <MC_MoveAbsolute+0xb4>
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	695a      	ldr	r2, [r3, #20]
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	699b      	ldr	r3, [r3, #24]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	68fa      	ldr	r2, [r7, #12]
 80007c6:	61d3      	str	r3, [r2, #28]
	// 4. Chuyển trạng thái sang Tăng tốc để bộ Handler bắt đầu làm việc
	axis->state = START_RUN;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	2201      	movs	r2, #1
 80007cc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	axis->busy = 0x01U;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	2201      	movs	r2, #1
 80007d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	axis->done = 0x00U;
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	2200      	movs	r2, #0
 80007dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	// RESET BỘ ĐẾM COUNTER CỦA TIMER PHÁT XUNG VÀ TIMER ĐẾM XUNG
	__HAL_TIM_SET_COUNTER(axis->htim, 0);
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	2200      	movs	r2, #0
 80007e8:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(axis->htim_counter, 0);
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	685b      	ldr	r3, [r3, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	2200      	movs	r2, #0
 80007f2:	625a      	str	r2, [r3, #36]	@ 0x24
    //  Chọn hướng đi cho chân DIR
	axis->Set_Direction_Pin(axis->direction);
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	691b      	ldr	r3, [r3, #16]
 80007f8:	68fa      	ldr	r2, [r7, #12]
 80007fa:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 80007fe:	4610      	mov	r0, r2
 8000800:	4798      	blx	r3
//	 SET SỐ XUNG CẦN ĐẾM CỦA TIMER ĐẾN XUNG ĐỂ DỪNG XUNG CỦA TIMER PHÁT XUNG
    __HAL_TIM_SET_AUTORELOAD(axis->htim_counter, axis->delta_pos);
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	69da      	ldr	r2, [r3, #28]
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	69da      	ldr	r2, [r3, #28]
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim_counter, axis->channel_counter, axis->delta_pos);
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	68db      	ldr	r3, [r3, #12]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d106      	bne.n	800082e <MC_MoveAbsolute+0x11e>
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	69da      	ldr	r2, [r3, #28]
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	635a      	str	r2, [r3, #52]	@ 0x34
 800082c:	e01e      	b.n	800086c <MC_MoveAbsolute+0x15c>
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	68db      	ldr	r3, [r3, #12]
 8000832:	2b04      	cmp	r3, #4
 8000834:	d107      	bne.n	8000846 <MC_MoveAbsolute+0x136>
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	69d9      	ldr	r1, [r3, #28]
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	460b      	mov	r3, r1
 8000842:	6393      	str	r3, [r2, #56]	@ 0x38
 8000844:	e012      	b.n	800086c <MC_MoveAbsolute+0x15c>
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	68db      	ldr	r3, [r3, #12]
 800084a:	2b08      	cmp	r3, #8
 800084c:	d107      	bne.n	800085e <MC_MoveAbsolute+0x14e>
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	69d9      	ldr	r1, [r3, #28]
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	460b      	mov	r3, r1
 800085a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800085c:	e006      	b.n	800086c <MC_MoveAbsolute+0x15c>
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	69d9      	ldr	r1, [r3, #28]
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	681a      	ldr	r2, [r3, #0]
 8000868:	460b      	mov	r3, r1
 800086a:	6413      	str	r3, [r2, #64]	@ 0x40
    axis->counter_pos=0x00U;
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	2200      	movs	r2, #0
 8000870:	621a      	str	r2, [r3, #32]
    axis->current_speed=SET_SPEED_1000HZ;
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000878:	625a      	str	r2, [r3, #36]	@ 0x24
    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
    axis->htim_counter->Instance->EGR = TIM_EGR_UG;
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2201      	movs	r2, #1
 8000882:	615a      	str	r2, [r3, #20]
    // set tần só ban đầu của timer phát xung là 15 hz, lúc khởi động coi tần số gần bằng min là 1kHz
    __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800088e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000898:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (SET_FREQ_1KHZ/2));
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	689b      	ldr	r3, [r3, #8]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d106      	bne.n	80008b0 <MC_MoveAbsolute+0x1a0>
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80008ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80008ae:	e01b      	b.n	80008e8 <MC_MoveAbsolute+0x1d8>
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	689b      	ldr	r3, [r3, #8]
 80008b4:	2b04      	cmp	r3, #4
 80008b6:	d106      	bne.n	80008c6 <MC_MoveAbsolute+0x1b6>
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008c2:	6393      	str	r3, [r2, #56]	@ 0x38
 80008c4:	e010      	b.n	80008e8 <MC_MoveAbsolute+0x1d8>
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	689b      	ldr	r3, [r3, #8]
 80008ca:	2b08      	cmp	r3, #8
 80008cc:	d106      	bne.n	80008dc <MC_MoveAbsolute+0x1cc>
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008d8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80008da:	e005      	b.n	80008e8 <MC_MoveAbsolute+0x1d8>
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008e6:	6413      	str	r3, [r2, #64]	@ 0x40
    axis->htim->Instance->EGR = TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2201      	movs	r2, #1
 80008f0:	615a      	str	r2, [r3, #20]
 80008f2:	e002      	b.n	80008fa <MC_MoveAbsolute+0x1ea>
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80008f4:	bf00      	nop
 80008f6:	e000      	b.n	80008fa <MC_MoveAbsolute+0x1ea>
		return; // Đã ở đúng vị trí
 80008f8:	bf00      	nop
}
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	10624dd3 	.word	0x10624dd3
 8000904:	0800ccac 	.word	0x0800ccac

08000908 <MC_Stop>:
void MC_Stop(MC_Axis_t* axis)// mục đích Kích hoạt dừng tuyệt đối sau 100ms khi giảm tốc
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
	if(axis->state != STANDSTILL && axis->state != DECELERATING)// khác 0 và khác 4
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000916:	b2db      	uxtb	r3, r3
 8000918:	2b00      	cmp	r3, #0
 800091a:	d00d      	beq.n	8000938 <MC_Stop+0x30>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000922:	b2db      	uxtb	r3, r3
 8000924:	2b04      	cmp	r3, #4
 8000926:	d007      	beq.n	8000938 <MC_Stop+0x30>
	{
		axis->state = DECELERATING;// ÉP dừng pwm sau khoảng time giảm tốc
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2204      	movs	r2, #4
 800092c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->offset=0x01U;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2201      	movs	r2, #1
 8000934:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	}
}
 8000938:	bf00      	nop
 800093a:	370c      	adds	r7, #12
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <MC_MoveHomeAbsolute>:

	taget_move = (axis->current_pos + distance);
	MC_MoveAbsolute(axis,taget_move,freq);
}
uint8_t MC_MoveHomeAbsolute(MC_Axis_t* axis)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	axis->state = DECELERATING;// ÉP dừng pwm sau khoảng time giảm tốc
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2204      	movs	r2, #4
 8000950:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	axis->ramp_time=0x00U;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2200      	movs	r2, #0
 8000958:	635a      	str	r2, [r3, #52]	@ 0x34
	if(axis->state == STANDSTILL)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000960:	b2db      	uxtb	r3, r3
 8000962:	2b00      	cmp	r3, #0
 8000964:	d104      	bne.n	8000970 <MC_MoveHomeAbsolute+0x2c>
	{
		axis->current_pos=0x00U;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2200      	movs	r2, #0
 800096a:	615a      	str	r2, [r3, #20]
		return 0x01U;
 800096c:	2301      	movs	r3, #1
 800096e:	e000      	b.n	8000972 <MC_MoveHomeAbsolute+0x2e>
	}
	return 0x00U;
 8000970:	2300      	movs	r3, #0
}
 8000972:	4618      	mov	r0, r3
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
	...

08000980 <Motor_Busy>:
uint8_t Motor_Busy(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
	return (Rotbot_axis[0].busy || Rotbot_axis[1].busy);// || Rotbot_axis[2].busy) ;
 8000984:	4b0a      	ldr	r3, [pc, #40]	@ (80009b0 <Motor_Busy+0x30>)
 8000986:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800098a:	b2db      	uxtb	r3, r3
 800098c:	2b00      	cmp	r3, #0
 800098e:	d105      	bne.n	800099c <Motor_Busy+0x1c>
 8000990:	4b07      	ldr	r3, [pc, #28]	@ (80009b0 <Motor_Busy+0x30>)
 8000992:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8000996:	b2db      	uxtb	r3, r3
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <Motor_Busy+0x20>
 800099c:	2301      	movs	r3, #1
 800099e:	e000      	b.n	80009a2 <Motor_Busy+0x22>
 80009a0:	2300      	movs	r3, #0
 80009a2:	b2db      	uxtb	r3, r3
	//return (Rotbot_axis[0].busy || Rotbot_axis[1].busy || Rotbot_axis[2].busy) ;
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	200001dc 	.word	0x200001dc

080009b4 <Move_Home_3Step>:
uint8_t Move_Home_3Step(volatile uint8_t * home_tep)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	//uint8_t result=0x00U;
	static uint8_t onetime=0x00U;
	static uint8_t step=0x00U;
	static uint8_t time=0x00U;
	if( *home_tep == 0x01)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d105      	bne.n	80009d2 <Move_Home_3Step+0x1e>
	{
		step=0x01U;
 80009c6:	4b95      	ldr	r3, [pc, #596]	@ (8000c1c <Move_Home_3Step+0x268>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	701a      	strb	r2, [r3, #0]
		*home_tep = 0x02U;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2202      	movs	r2, #2
 80009d0:	701a      	strb	r2, [r3, #0]

	}
	switch(step)
 80009d2:	4b92      	ldr	r3, [pc, #584]	@ (8000c1c <Move_Home_3Step+0x268>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	2b03      	cmp	r3, #3
 80009da:	f200 8110 	bhi.w	8000bfe <Move_Home_3Step+0x24a>
 80009de:	a201      	add	r2, pc, #4	@ (adr r2, 80009e4 <Move_Home_3Step+0x30>)
 80009e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e4:	080009f5 	.word	0x080009f5
 80009e8:	08000a85 	.word	0x08000a85
 80009ec:	08000b17 	.word	0x08000b17
 80009f0:	08000b87 	.word	0x08000b87
	{
		case 0x01U:
		{
			// step 1 : về max 2 trục x và y là 10 cmm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 80009f4:	4b8a      	ldr	r3, [pc, #552]	@ (8000c20 <Move_Home_3Step+0x26c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d128      	bne.n	8000a4e <Move_Home_3Step+0x9a>
			{
				Rotbot_axis[0].current_pos=10000;
 80009fc:	4b89      	ldr	r3, [pc, #548]	@ (8000c24 <Move_Home_3Step+0x270>)
 80009fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000a02:	615a      	str	r2, [r3, #20]
				Rotbot_axis[1].current_pos=5000;
 8000a04:	4b87      	ldr	r3, [pc, #540]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000a06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a0a:	65da      	str	r2, [r3, #92]	@ 0x5c
				MC_MoveAbsolute(&Rotbot_axis[0],0x00U,2000);
 8000a0c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000a10:	2100      	movs	r1, #0
 8000a12:	4884      	ldr	r0, [pc, #528]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000a14:	f7ff fe7c 	bl	8000710 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],0x00U,2000);
 8000a18:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	4882      	ldr	r0, [pc, #520]	@ (8000c28 <Move_Home_3Step+0x274>)
 8000a20:	f7ff fe76 	bl	8000710 <MC_MoveAbsolute>

				if(Get_State_Sensor(AXIT_X_ROBOT)==0x01U) MC_Stop(&Rotbot_axis[AXIT_X_ROBOT]);
 8000a24:	2000      	movs	r0, #0
 8000a26:	f000 fd3d 	bl	80014a4 <Get_State_Sensor>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d102      	bne.n	8000a36 <Move_Home_3Step+0x82>
 8000a30:	487c      	ldr	r0, [pc, #496]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000a32:	f7ff ff69 	bl	8000908 <MC_Stop>
				if(Get_State_Sensor(AXIT_Y_ROBOT)==0x01U) MC_Stop(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000a36:	2001      	movs	r0, #1
 8000a38:	f000 fd34 	bl	80014a4 <Get_State_Sensor>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d102      	bne.n	8000a48 <Move_Home_3Step+0x94>
 8000a42:	4879      	ldr	r0, [pc, #484]	@ (8000c28 <Move_Home_3Step+0x274>)
 8000a44:	f7ff ff60 	bl	8000908 <MC_Stop>
				onetime=0x01U;
 8000a48:	4b75      	ldr	r3, [pc, #468]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 8000a4e:	f7ff ff97 	bl	8000980 <Motor_Busy>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	f040 80d4 	bne.w	8000c02 <Move_Home_3Step+0x24e>
			{
				if(++time>=200U)
 8000a5a:	4b74      	ldr	r3, [pc, #464]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	b2da      	uxtb	r2, r3
 8000a62:	4b72      	ldr	r3, [pc, #456]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000a64:	701a      	strb	r2, [r3, #0]
 8000a66:	4b71      	ldr	r3, [pc, #452]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	2bc7      	cmp	r3, #199	@ 0xc7
 8000a6c:	f240 80c9 	bls.w	8000c02 <Move_Home_3Step+0x24e>
				{
					time =0x00U;
 8000a70:	4b6e      	ldr	r3, [pc, #440]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	701a      	strb	r2, [r3, #0]
					step=0x02U;
 8000a76:	4b69      	ldr	r3, [pc, #420]	@ (8000c1c <Move_Home_3Step+0x268>)
 8000a78:	2202      	movs	r2, #2
 8000a7a:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000a7c:	4b68      	ldr	r3, [pc, #416]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		break;
 8000a82:	e0be      	b.n	8000c02 <Move_Home_3Step+0x24e>
		case 0x02U:
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000a84:	4b66      	ldr	r3, [pc, #408]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d129      	bne.n	8000ae0 <Move_Home_3Step+0x12c>
			{
				Rotbot_axis[0].current_pos=Rotbot_axis[0].max_axis;
 8000a8c:	4b65      	ldr	r3, [pc, #404]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a90:	4a64      	ldr	r2, [pc, #400]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000a92:	6153      	str	r3, [r2, #20]
				Rotbot_axis[1].current_pos=Rotbot_axis[1].max_axis;
 8000a94:	4b63      	ldr	r3, [pc, #396]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000a96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a9a:	4a62      	ldr	r2, [pc, #392]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000a9c:	65d3      	str	r3, [r2, #92]	@ 0x5c
				MC_MoveAbsolute(&Rotbot_axis[0],0x00U,2000);
 8000a9e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	485f      	ldr	r0, [pc, #380]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000aa6:	f7ff fe33 	bl	8000710 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],0x00U,2000);
 8000aaa:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000aae:	2100      	movs	r1, #0
 8000ab0:	485d      	ldr	r0, [pc, #372]	@ (8000c28 <Move_Home_3Step+0x274>)
 8000ab2:	f7ff fe2d 	bl	8000710 <MC_MoveAbsolute>
				if(Get_State_Sensor(AXIT_X_ROBOT)==0x01U) MC_Stop(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000ab6:	2000      	movs	r0, #0
 8000ab8:	f000 fcf4 	bl	80014a4 <Get_State_Sensor>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d102      	bne.n	8000ac8 <Move_Home_3Step+0x114>
 8000ac2:	4858      	ldr	r0, [pc, #352]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000ac4:	f7ff ff20 	bl	8000908 <MC_Stop>
				if(Get_State_Sensor(AXIT_Y_ROBOT)==0x01U) MC_Stop(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000ac8:	2001      	movs	r0, #1
 8000aca:	f000 fceb 	bl	80014a4 <Get_State_Sensor>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d102      	bne.n	8000ada <Move_Home_3Step+0x126>
 8000ad4:	4854      	ldr	r0, [pc, #336]	@ (8000c28 <Move_Home_3Step+0x274>)
 8000ad6:	f7ff ff17 	bl	8000908 <MC_Stop>
				onetime=0x01U;
 8000ada:	4b51      	ldr	r3, [pc, #324]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	701a      	strb	r2, [r3, #0]
			}

			if(Motor_Busy()==0x00U)
 8000ae0:	f7ff ff4e 	bl	8000980 <Motor_Busy>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 808d 	bne.w	8000c06 <Move_Home_3Step+0x252>
			{
				if(++time>=200U)
 8000aec:	4b4f      	ldr	r3, [pc, #316]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	3301      	adds	r3, #1
 8000af2:	b2da      	uxtb	r2, r3
 8000af4:	4b4d      	ldr	r3, [pc, #308]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000af6:	701a      	strb	r2, [r3, #0]
 8000af8:	4b4c      	ldr	r3, [pc, #304]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2bc7      	cmp	r3, #199	@ 0xc7
 8000afe:	f240 8082 	bls.w	8000c06 <Move_Home_3Step+0x252>
				{
					time =0x00U;
 8000b02:	4b4a      	ldr	r3, [pc, #296]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
					step=0x03U;
 8000b08:	4b44      	ldr	r3, [pc, #272]	@ (8000c1c <Move_Home_3Step+0x268>)
 8000b0a:	2203      	movs	r2, #3
 8000b0c:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000b0e:	4b44      	ldr	r3, [pc, #272]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	701a      	strb	r2, [r3, #0]
				}

			}
		}
		break;
 8000b14:	e077      	b.n	8000c06 <Move_Home_3Step+0x252>
		case 0x03U:// đi xa khoảng 10cm mỗi trục
		{
			if(onetime==0x00U)
 8000b16:	4b42      	ldr	r3, [pc, #264]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d110      	bne.n	8000b40 <Move_Home_3Step+0x18c>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],5000U,2000);
 8000b1e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000b22:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000b26:	483f      	ldr	r0, [pc, #252]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000b28:	f7ff fdf2 	bl	8000710 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],5000U,2000);
 8000b2c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000b30:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000b34:	483c      	ldr	r0, [pc, #240]	@ (8000c28 <Move_Home_3Step+0x274>)
 8000b36:	f7ff fdeb 	bl	8000710 <MC_MoveAbsolute>
				onetime=0x01U;
 8000b3a:	4b39      	ldr	r3, [pc, #228]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 8000b40:	f7ff ff1e 	bl	8000980 <Motor_Busy>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d15f      	bne.n	8000c0a <Move_Home_3Step+0x256>
			{

				if(++time>=200U)
 8000b4a:	4b38      	ldr	r3, [pc, #224]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	b2da      	uxtb	r2, r3
 8000b52:	4b36      	ldr	r3, [pc, #216]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000b54:	701a      	strb	r2, [r3, #0]
 8000b56:	4b35      	ldr	r3, [pc, #212]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2bc7      	cmp	r3, #199	@ 0xc7
 8000b5c:	d955      	bls.n	8000c0a <Move_Home_3Step+0x256>
				{
					time =0x00U;
 8000b5e:	4b33      	ldr	r3, [pc, #204]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	701a      	strb	r2, [r3, #0]
					step=0x04U;
 8000b64:	4b2d      	ldr	r3, [pc, #180]	@ (8000c1c <Move_Home_3Step+0x268>)
 8000b66:	2204      	movs	r2, #4
 8000b68:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
					Rotbot_axis[0].current_pos +=100;
 8000b70:	4b2c      	ldr	r3, [pc, #176]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000b72:	695b      	ldr	r3, [r3, #20]
 8000b74:	3364      	adds	r3, #100	@ 0x64
 8000b76:	4a2b      	ldr	r2, [pc, #172]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000b78:	6153      	str	r3, [r2, #20]
					Rotbot_axis[1].current_pos +=100;
 8000b7a:	4b2a      	ldr	r3, [pc, #168]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b7e:	3364      	adds	r3, #100	@ 0x64
 8000b80:	4a28      	ldr	r2, [pc, #160]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000b82:	65d3      	str	r3, [r2, #92]	@ 0x5c
				}
			}
		}
		break;
 8000b84:	e041      	b.n	8000c0a <Move_Home_3Step+0x256>
		case 0x04U://
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000b86:	4b26      	ldr	r3, [pc, #152]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d120      	bne.n	8000bd0 <Move_Home_3Step+0x21c>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1000);
 8000b8e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b92:	2100      	movs	r1, #0
 8000b94:	4823      	ldr	r0, [pc, #140]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000b96:	f7ff fdbb 	bl	8000710 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1000);
 8000b9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4821      	ldr	r0, [pc, #132]	@ (8000c28 <Move_Home_3Step+0x274>)
 8000ba2:	f7ff fdb5 	bl	8000710 <MC_MoveAbsolute>
				if(Get_State_Sensor(AXIT_X_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f000 fc7c 	bl	80014a4 <Get_State_Sensor>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d102      	bne.n	8000bb8 <Move_Home_3Step+0x204>
 8000bb2:	481c      	ldr	r0, [pc, #112]	@ (8000c24 <Move_Home_3Step+0x270>)
 8000bb4:	f7ff fec6 	bl	8000944 <MC_MoveHomeAbsolute>
				if(Get_State_Sensor(AXIT_Y_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000bb8:	2001      	movs	r0, #1
 8000bba:	f000 fc73 	bl	80014a4 <Get_State_Sensor>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d102      	bne.n	8000bca <Move_Home_3Step+0x216>
 8000bc4:	4818      	ldr	r0, [pc, #96]	@ (8000c28 <Move_Home_3Step+0x274>)
 8000bc6:	f7ff febd 	bl	8000944 <MC_MoveHomeAbsolute>
				onetime=0x01U;
 8000bca:	4b15      	ldr	r3, [pc, #84]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	701a      	strb	r2, [r3, #0]
			}

			if(Motor_Busy()==0x00U)
 8000bd0:	f7ff fed6 	bl	8000980 <Motor_Busy>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d119      	bne.n	8000c0e <Move_Home_3Step+0x25a>
			{
				if(++time>=200U)
 8000bda:	4b14      	ldr	r3, [pc, #80]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	3301      	adds	r3, #1
 8000be0:	b2da      	uxtb	r2, r3
 8000be2:	4b12      	ldr	r3, [pc, #72]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000be4:	701a      	strb	r2, [r3, #0]
 8000be6:	4b11      	ldr	r3, [pc, #68]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2bc7      	cmp	r3, #199	@ 0xc7
 8000bec:	d90f      	bls.n	8000c0e <Move_Home_3Step+0x25a>
				{
					time =0x00U;
 8000bee:	4b0f      	ldr	r3, [pc, #60]	@ (8000c2c <Move_Home_3Step+0x278>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c20 <Move_Home_3Step+0x26c>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	701a      	strb	r2, [r3, #0]
					return 0x01U;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	e009      	b.n	8000c12 <Move_Home_3Step+0x25e>
			}
		}
		break;

		default:
		break;
 8000bfe:	bf00      	nop
 8000c00:	e006      	b.n	8000c10 <Move_Home_3Step+0x25c>
		break;
 8000c02:	bf00      	nop
 8000c04:	e004      	b.n	8000c10 <Move_Home_3Step+0x25c>
		break;
 8000c06:	bf00      	nop
 8000c08:	e002      	b.n	8000c10 <Move_Home_3Step+0x25c>
		break;
 8000c0a:	bf00      	nop
 8000c0c:	e000      	b.n	8000c10 <Move_Home_3Step+0x25c>
		break;
 8000c0e:	bf00      	nop
	}
	return 0x00U;
 8000c10:	2300      	movs	r3, #0
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	200002b4 	.word	0x200002b4
 8000c20:	200002b5 	.word	0x200002b5
 8000c24:	200001dc 	.word	0x200001dc
 8000c28:	20000224 	.word	0x20000224
 8000c2c:	200002b6 	.word	0x200002b6

08000c30 <MC_MoveLinear>:
uint8_t MC_MoveLinear(int32_t posx,int32_t posy,int32_t posz,float freq_max )// thời điểm kết thúc gần bằng nhau tuyệt đối
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	@ 0x28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]
 8000c3c:	ed87 0a00 	vstr	s0, [r7]
	float deltaX=(float)( posx > Rotbot_axis[0].current_pos ? posx-Rotbot_axis[0].current_pos : Rotbot_axis[0].current_pos - posx);
 8000c40:	4b3e      	ldr	r3, [pc, #248]	@ (8000d3c <MC_MoveLinear+0x10c>)
 8000c42:	695b      	ldr	r3, [r3, #20]
 8000c44:	68fa      	ldr	r2, [r7, #12]
 8000c46:	429a      	cmp	r2, r3
 8000c48:	dd08      	ble.n	8000c5c <MC_MoveLinear+0x2c>
 8000c4a:	4b3c      	ldr	r3, [pc, #240]	@ (8000d3c <MC_MoveLinear+0x10c>)
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	ee07 3a90 	vmov	s15, r3
 8000c56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c5a:	e007      	b.n	8000c6c <MC_MoveLinear+0x3c>
 8000c5c:	4b37      	ldr	r3, [pc, #220]	@ (8000d3c <MC_MoveLinear+0x10c>)
 8000c5e:	695a      	ldr	r2, [r3, #20]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	ee07 3a90 	vmov	s15, r3
 8000c68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c6c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float deltaY=(float)( posy > Rotbot_axis[1].current_pos ? posy-Rotbot_axis[1].current_pos : Rotbot_axis[1].current_pos - posy);
 8000c70:	4b32      	ldr	r3, [pc, #200]	@ (8000d3c <MC_MoveLinear+0x10c>)
 8000c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c74:	68ba      	ldr	r2, [r7, #8]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	dd08      	ble.n	8000c8c <MC_MoveLinear+0x5c>
 8000c7a:	4b30      	ldr	r3, [pc, #192]	@ (8000d3c <MC_MoveLinear+0x10c>)
 8000c7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	ee07 3a90 	vmov	s15, r3
 8000c86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c8a:	e007      	b.n	8000c9c <MC_MoveLinear+0x6c>
 8000c8c:	4b2b      	ldr	r3, [pc, #172]	@ (8000d3c <MC_MoveLinear+0x10c>)
 8000c8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	ee07 3a90 	vmov	s15, r3
 8000c98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c9c:	edc7 7a08 	vstr	s15, [r7, #32]
	float Lmax = (deltaX > deltaY) ? deltaX : deltaY;
 8000ca0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000ca4:	edd7 7a08 	vldr	s15, [r7, #32]
 8000ca8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000cac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cb0:	dd01      	ble.n	8000cb6 <MC_MoveLinear+0x86>
 8000cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cb4:	e000      	b.n	8000cb8 <MC_MoveLinear+0x88>
 8000cb6:	6a3b      	ldr	r3, [r7, #32]
 8000cb8:	61fb      	str	r3, [r7, #28]
	MC_MoveAbsolute(&Rotbot_axis[2],posz,freq_max);
 8000cba:	edd7 7a00 	vldr	s15, [r7]
 8000cbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cc2:	ee17 2a90 	vmov	r2, s15
 8000cc6:	6879      	ldr	r1, [r7, #4]
 8000cc8:	481d      	ldr	r0, [pc, #116]	@ (8000d40 <MC_MoveLinear+0x110>)
 8000cca:	f7ff fd21 	bl	8000710 <MC_MoveAbsolute>
	if(Lmax==0x00U) return 0;
 8000cce:	edd7 7a07 	vldr	s15, [r7, #28]
 8000cd2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cda:	d101      	bne.n	8000ce0 <MC_MoveLinear+0xb0>
 8000cdc:	2300      	movs	r3, #0
 8000cde:	e028      	b.n	8000d32 <MC_MoveLinear+0x102>
	uint32_t freqx=(uint32_t)((freq_max*deltaX/Lmax));
 8000ce0:	ed97 7a00 	vldr	s14, [r7]
 8000ce4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000ce8:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000cec:	ed97 7a07 	vldr	s14, [r7, #28]
 8000cf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cf8:	ee17 3a90 	vmov	r3, s15
 8000cfc:	61bb      	str	r3, [r7, #24]
	uint32_t freqy=(uint32_t)((freq_max*deltaY/Lmax));
 8000cfe:	ed97 7a00 	vldr	s14, [r7]
 8000d02:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d06:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000d0a:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d16:	ee17 3a90 	vmov	r3, s15
 8000d1a:	617b      	str	r3, [r7, #20]
	MC_MoveAbsolute(&Rotbot_axis[0],posx,freqx);
 8000d1c:	69ba      	ldr	r2, [r7, #24]
 8000d1e:	68f9      	ldr	r1, [r7, #12]
 8000d20:	4806      	ldr	r0, [pc, #24]	@ (8000d3c <MC_MoveLinear+0x10c>)
 8000d22:	f7ff fcf5 	bl	8000710 <MC_MoveAbsolute>
	MC_MoveAbsolute(&Rotbot_axis[1],posy,freqy);
 8000d26:	697a      	ldr	r2, [r7, #20]
 8000d28:	68b9      	ldr	r1, [r7, #8]
 8000d2a:	4806      	ldr	r0, [pc, #24]	@ (8000d44 <MC_MoveLinear+0x114>)
 8000d2c:	f7ff fcf0 	bl	8000710 <MC_MoveAbsolute>
	return 0x01U;
 8000d30:	2301      	movs	r3, #1
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3728      	adds	r7, #40	@ 0x28
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200001dc 	.word	0x200001dc
 8000d40:	2000026c 	.word	0x2000026c
 8000d44:	20000224 	.word	0x20000224

08000d48 <MC_MoveHandle>:
void MC_MoveHandle(uint8_t axis,uint8_t status, int dir)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	603a      	str	r2, [r7, #0]
 8000d52:	71fb      	strb	r3, [r7, #7]
 8000d54:	460b      	mov	r3, r1
 8000d56:	71bb      	strb	r3, [r7, #6]
	switch(status)
 8000d58:	79bb      	ldrb	r3, [r7, #6]
 8000d5a:	2b03      	cmp	r3, #3
 8000d5c:	d055      	beq.n	8000e0a <MC_MoveHandle+0xc2>
 8000d5e:	2b03      	cmp	r3, #3
 8000d60:	dc5e      	bgt.n	8000e20 <MC_MoveHandle+0xd8>
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d002      	beq.n	8000d6c <MC_MoveHandle+0x24>
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d019      	beq.n	8000d9e <MC_MoveHandle+0x56>
			MC_Stop(&Rotbot_axis[axis]);
		}
		break;

		default:
		break;
 8000d6a:	e059      	b.n	8000e20 <MC_MoveHandle+0xd8>
			MC_MoveAbsolute(&Rotbot_axis[axis],dir*Rotbot_axis[axis].max_axis,10000);
 8000d6c:	79fa      	ldrb	r2, [r7, #7]
 8000d6e:	4613      	mov	r3, r2
 8000d70:	00db      	lsls	r3, r3, #3
 8000d72:	4413      	add	r3, r2
 8000d74:	00db      	lsls	r3, r3, #3
 8000d76:	4a2d      	ldr	r2, [pc, #180]	@ (8000e2c <MC_MoveHandle+0xe4>)
 8000d78:	1898      	adds	r0, r3, r2
 8000d7a:	79fa      	ldrb	r2, [r7, #7]
 8000d7c:	492b      	ldr	r1, [pc, #172]	@ (8000e2c <MC_MoveHandle+0xe4>)
 8000d7e:	4613      	mov	r3, r2
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	4413      	add	r3, r2
 8000d84:	00db      	lsls	r3, r3, #3
 8000d86:	440b      	add	r3, r1
 8000d88:	3344      	adds	r3, #68	@ 0x44
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	683a      	ldr	r2, [r7, #0]
 8000d8e:	fb02 f303 	mul.w	r3, r2, r3
 8000d92:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000d96:	4619      	mov	r1, r3
 8000d98:	f7ff fcba 	bl	8000710 <MC_MoveAbsolute>
		break;
 8000d9c:	e041      	b.n	8000e22 <MC_MoveHandle+0xda>
			if(dir==0x00U)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d11b      	bne.n	8000ddc <MC_MoveHandle+0x94>
				int32_t value = (Rotbot_axis[axis].current_pos > 100U) ? Rotbot_axis[axis].current_pos - 100U : 0x00U;
 8000da4:	79fa      	ldrb	r2, [r7, #7]
 8000da6:	4921      	ldr	r1, [pc, #132]	@ (8000e2c <MC_MoveHandle+0xe4>)
 8000da8:	4613      	mov	r3, r2
 8000daa:	00db      	lsls	r3, r3, #3
 8000dac:	4413      	add	r3, r2
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	440b      	add	r3, r1
 8000db2:	3314      	adds	r3, #20
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	2b64      	cmp	r3, #100	@ 0x64
 8000db8:	bf38      	it	cc
 8000dba:	2364      	movcc	r3, #100	@ 0x64
 8000dbc:	3b64      	subs	r3, #100	@ 0x64
 8000dbe:	60fb      	str	r3, [r7, #12]
				MC_MoveAbsolute(&Rotbot_axis[axis],value,10000);
 8000dc0:	79fa      	ldrb	r2, [r7, #7]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	00db      	lsls	r3, r3, #3
 8000dc6:	4413      	add	r3, r2
 8000dc8:	00db      	lsls	r3, r3, #3
 8000dca:	4a18      	ldr	r2, [pc, #96]	@ (8000e2c <MC_MoveHandle+0xe4>)
 8000dcc:	4413      	add	r3, r2
 8000dce:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000dd2:	68f9      	ldr	r1, [r7, #12]
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fc9b 	bl	8000710 <MC_MoveAbsolute>
		break;
 8000dda:	e022      	b.n	8000e22 <MC_MoveHandle+0xda>
				MC_MoveAbsolute(&Rotbot_axis[axis],Rotbot_axis[axis].current_pos + 100,10000);
 8000ddc:	79fa      	ldrb	r2, [r7, #7]
 8000dde:	4613      	mov	r3, r2
 8000de0:	00db      	lsls	r3, r3, #3
 8000de2:	4413      	add	r3, r2
 8000de4:	00db      	lsls	r3, r3, #3
 8000de6:	4a11      	ldr	r2, [pc, #68]	@ (8000e2c <MC_MoveHandle+0xe4>)
 8000de8:	1898      	adds	r0, r3, r2
 8000dea:	79fa      	ldrb	r2, [r7, #7]
 8000dec:	490f      	ldr	r1, [pc, #60]	@ (8000e2c <MC_MoveHandle+0xe4>)
 8000dee:	4613      	mov	r3, r2
 8000df0:	00db      	lsls	r3, r3, #3
 8000df2:	4413      	add	r3, r2
 8000df4:	00db      	lsls	r3, r3, #3
 8000df6:	440b      	add	r3, r1
 8000df8:	3314      	adds	r3, #20
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	3364      	adds	r3, #100	@ 0x64
 8000dfe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000e02:	4619      	mov	r1, r3
 8000e04:	f7ff fc84 	bl	8000710 <MC_MoveAbsolute>
		break;
 8000e08:	e00b      	b.n	8000e22 <MC_MoveHandle+0xda>
			MC_Stop(&Rotbot_axis[axis]);
 8000e0a:	79fa      	ldrb	r2, [r7, #7]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	00db      	lsls	r3, r3, #3
 8000e10:	4413      	add	r3, r2
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	4a05      	ldr	r2, [pc, #20]	@ (8000e2c <MC_MoveHandle+0xe4>)
 8000e16:	4413      	add	r3, r2
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff fd75 	bl	8000908 <MC_Stop>
		break;
 8000e1e:	e000      	b.n	8000e22 <MC_MoveHandle+0xda>
		break;
 8000e20:	bf00      	nop
	}
}
 8000e22:	bf00      	nop
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	200001dc 	.word	0x200001dc

08000e30 <Rotbot_controler>:
void Rotbot_controler(MC_Axis_t* axis)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
	int32_t curent_counter=0x00U;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	60fb      	str	r3, [r7, #12]
	uint32_t new_arr=0x00U;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	60bb      	str	r3, [r7, #8]
    switch (axis->state)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	3b01      	subs	r3, #1
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	f200 80a7 	bhi.w	8000f9e <Rotbot_controler+0x16e>
 8000e50:	a201      	add	r2, pc, #4	@ (adr r2, 8000e58 <Rotbot_controler+0x28>)
 8000e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e56:	bf00      	nop
 8000e58:	08000e69 	.word	0x08000e69
 8000e5c:	08000e9d 	.word	0x08000e9d
 8000e60:	08000f2b 	.word	0x08000f2b
 8000e64:	08000f53 	.word	0x08000f53
    {
		case START_RUN:
		{
			// 5. Khởi động Timer PWM phát xung
			HAL_TIM_PWM_Start(axis->htim, axis->channel);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	4619      	mov	r1, r3
 8000e72:	4610      	mov	r0, r2
 8000e74:	f004 fe32 	bl	8005adc <HAL_TIM_PWM_Start>
		    HAL_TIM_PWM_Start(axis->htim_counter, axis->channel_counter);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	4619      	mov	r1, r3
 8000e82:	4610      	mov	r0, r2
 8000e84:	f004 fe2a 	bl	8005adc <HAL_TIM_PWM_Start>
			axis->state = ACCELERATING;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2202      	movs	r2, #2
 8000e8c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			axis->ramp_time++;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e94:	1c5a      	adds	r2, r3, #1
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		break;
 8000e9a:	e087      	b.n	8000fac <Rotbot_controler+0x17c>
        case ACCELERATING://Đang tăng tốc
            // Tăng vận tốc dần dần
        	if(axis->ramp_time>=TIME_RAMPING)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ea0:	2b64      	cmp	r3, #100	@ 0x64
 8000ea2:	d916      	bls.n	8000ed2 <Rotbot_controler+0xa2>
			{
        		axis->fulse_stop = axis->counter_pos;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6a1a      	ldr	r2, [r3, #32]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	639a      	str	r2, [r3, #56]	@ 0x38
        		axis->ramp_time --;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000eb0:	1e5a      	subs	r2, r3, #1
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	635a      	str	r2, [r3, #52]	@ 0x34
        		axis->state = CONSTANT_VEL;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2203      	movs	r2, #3
 8000eba:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		if(axis->target_speed>SET_SPEED_1000HZ) axis->current_speed = axis->target_speed;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ec2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ec6:	d919      	bls.n	8000efc <Rotbot_controler+0xcc>
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	625a      	str	r2, [r3, #36]	@ 0x24
 8000ed0:	e014      	b.n	8000efc <Rotbot_controler+0xcc>
        		// TÌM Số xung đã được ramping, để khi còn lại số xung này thì giảm
        		// ĐÂY Chính là số xung còn lại axis->counter_pos
			}
        	else
        	{
        		axis->current_speed = SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000edc:	4a96      	ldr	r2, [pc, #600]	@ (8001138 <Rotbot_controler+0x308>)
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	4413      	add	r3, r2
 8000ee2:	edd3 7a00 	vldr	s15, [r3]
 8000ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000eee:	ee17 3a90 	vmov	r3, s15
 8000ef2:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	625a      	str	r2, [r3, #36]	@ 0x24
        	}
        	axis->ramp_time++;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f00:	1c5a      	adds	r2, r3, #1
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	635a      	str	r2, [r3, #52]	@ 0x34
        	// có trường hợp mà thời gian chạy mà ramping chưa max mà đã dừng thì luôn luôn so sánh số xung hiện tại và tổng số xung cần băm
        	if(axis->delta_pos <= (2*axis->counter_pos))
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6a1b      	ldr	r3, [r3, #32]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d845      	bhi.n	8000fa2 <Rotbot_controler+0x172>
        	{
        		axis->state = DECELERATING;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2204      	movs	r2, #4
 8000f1a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		axis->ramp_time--;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f22:	1e5a      	subs	r2, r3, #1
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	635a      	str	r2, [r3, #52]	@ 0x34
        	}
            break;
 8000f28:	e03b      	b.n	8000fa2 <Rotbot_controler+0x172>

        case CONSTANT_VEL:// chạy với tần số cố định
        	if((axis->delta_pos-axis->counter_pos) <= axis->fulse_stop)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	461a      	mov	r2, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a1b      	ldr	r3, [r3, #32]
 8000f34:	1ad2      	subs	r2, r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d833      	bhi.n	8000fa6 <Rotbot_controler+0x176>
			{
        		axis->state = DECELERATING;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2204      	movs	r2, #4
 8000f42:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		axis->ramp_time--;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f4a:	1e5a      	subs	r2, r3, #1
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	635a      	str	r2, [r3, #52]	@ 0x34
			}
        	break;
 8000f50:	e029      	b.n	8000fa6 <Rotbot_controler+0x176>
        case DECELERATING:
        	axis->ramp_time--;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f56:	1e5a      	subs	r2, r3, #1
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time <=0 ) axis->ramp_time=0x00U;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	dc02      	bgt.n	8000f6a <Rotbot_controler+0x13a>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2200      	movs	r2, #0
 8000f68:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time<TIME_RAMPING)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f6e:	2b64      	cmp	r3, #100	@ 0x64
 8000f70:	d81b      	bhi.n	8000faa <Rotbot_controler+0x17a>
			{
				axis->current_speed =SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f7c:	4a6e      	ldr	r2, [pc, #440]	@ (8001138 <Rotbot_controler+0x308>)
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	edd3 7a00 	vldr	s15, [r3]
 8000f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f8e:	ee17 3a90 	vmov	r3, s15
 8000f92:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f96:	461a      	mov	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	625a      	str	r2, [r3, #36]	@ 0x24
			}
        	break;
 8000f9c:	e005      	b.n	8000faa <Rotbot_controler+0x17a>
        default:
            break;
 8000f9e:	bf00      	nop
 8000fa0:	e004      	b.n	8000fac <Rotbot_controler+0x17c>
            break;
 8000fa2:	bf00      	nop
 8000fa4:	e002      	b.n	8000fac <Rotbot_controler+0x17c>
        	break;
 8000fa6:	bf00      	nop
 8000fa8:	e000      	b.n	8000fac <Rotbot_controler+0x17c>
        	break;
 8000faa:	bf00      	nop
    }
    // CẬP NHẬT PHẦN CỨNG
    if (axis->current_speed > SET_SPEED_1000HZ || axis->busy==0x01)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000fb4:	d806      	bhi.n	8000fc4 <Rotbot_controler+0x194>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	f040 80ce 	bne.w	8001160 <Rotbot_controler+0x330>
    {
         new_arr = (uint32_t)(1000000U / (uint32_t)(axis->current_speed)); // Giả sử Clock Timer 1MHz
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b5c      	ldr	r3, [pc, #368]	@ (800113c <Rotbot_controler+0x30c>)
 8000fcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fd0:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SET_AUTORELOAD(axis->htim, (new_arr-1));
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	68ba      	ldr	r2, [r7, #8]
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	68ba      	ldr	r2, [r7, #8]
 8000fe4:	3a01      	subs	r2, #1
 8000fe6:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (new_arr / 2));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d106      	bne.n	8000ffe <Rotbot_controler+0x1ce>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	68ba      	ldr	r2, [r7, #8]
 8000ff8:	0852      	lsrs	r2, r2, #1
 8000ffa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ffc:	e01b      	b.n	8001036 <Rotbot_controler+0x206>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	2b04      	cmp	r3, #4
 8001004:	d106      	bne.n	8001014 <Rotbot_controler+0x1e4>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	085b      	lsrs	r3, r3, #1
 8001010:	6393      	str	r3, [r2, #56]	@ 0x38
 8001012:	e010      	b.n	8001036 <Rotbot_controler+0x206>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	2b08      	cmp	r3, #8
 800101a:	d106      	bne.n	800102a <Rotbot_controler+0x1fa>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	085b      	lsrs	r3, r3, #1
 8001026:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001028:	e005      	b.n	8001036 <Rotbot_controler+0x206>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	085b      	lsrs	r3, r3, #1
 8001034:	6413      	str	r3, [r2, #64]	@ 0x40
        curent_counter=axis->htim_counter->Instance->CNT;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800103e:	60fb      	str	r3, [r7, #12]
        if(axis->direction == 0x00)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001046:	2b00      	cmp	r3, #0
 8001048:	d112      	bne.n	8001070 <Rotbot_controler+0x240>
        {
                axis->current_pos += ((curent_counter-axis->counter_pos));
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6a1b      	ldr	r3, [r3, #32]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	6952      	ldr	r2, [r2, #20]
 8001056:	4413      	add	r3, r2
 8001058:	461a      	mov	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	615a      	str	r2, [r3, #20]
                axis->current_pos +=axis->offset;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001068:	441a      	add	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	615a      	str	r2, [r3, #20]
 800106e:	e011      	b.n	8001094 <Rotbot_controler+0x264>
        }
        else
        {
        	axis->current_pos -= (curent_counter-axis->counter_pos);
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6a1b      	ldr	r3, [r3, #32]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	6952      	ldr	r2, [r2, #20]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	461a      	mov	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	615a      	str	r2, [r3, #20]
        	axis->current_pos -=axis->offset;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	695b      	ldr	r3, [r3, #20]
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 800108e:	1a9a      	subs	r2, r3, r2
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	615a      	str	r2, [r3, #20]
        }
        axis->offset=0x00U;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        Holding_Registers_Database[axis->indexaxis]=axis->current_pos;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6959      	ldr	r1, [r3, #20]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80010a6:	461a      	mov	r2, r3
 80010a8:	b289      	uxth	r1, r1
 80010aa:	4b25      	ldr	r3, [pc, #148]	@ (8001140 <Rotbot_controler+0x310>)
 80010ac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        axis->counter_pos = curent_counter;
 80010b0:	68fa      	ldr	r2, [r7, #12]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	621a      	str	r2, [r3, #32]
        if ( axis->current_pos == axis->target_pos||axis->ramp_time==0x00U)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	695a      	ldr	r2, [r3, #20]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	699b      	ldr	r3, [r3, #24]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d003      	beq.n	80010ca <Rotbot_controler+0x29a>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d14a      	bne.n	8001160 <Rotbot_controler+0x330>
        {
            axis->current_speed = SET_SPEED_1000HZ;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24
            axis->state = STANDSTILL;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2200      	movs	r2, #0
 80010d6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            axis->busy = 0x00U;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            axis->done = 0x01U;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2201      	movs	r2, #1
 80010e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->ramp_time=0x00U;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2200      	movs	r2, #0
 80010ee:	635a      	str	r2, [r3, #52]	@ 0x34
            axis->fulse_stop=0x00U;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	639a      	str	r2, [r3, #56]	@ 0x38
            // TH này là ép buộc dừng khi trong trường hợp MC_Stoping và dừng lại sau (TIME_RAMPING + 1)ms
            __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, SET_SPEED_1000HZ);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d106      	bne.n	800110c <Rotbot_controler+0x2dc>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001108:	635a      	str	r2, [r3, #52]	@ 0x34
 800110a:	e021      	b.n	8001150 <Rotbot_controler+0x320>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	2b04      	cmp	r3, #4
 8001112:	d106      	bne.n	8001122 <Rotbot_controler+0x2f2>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001120:	e016      	b.n	8001150 <Rotbot_controler+0x320>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	2b08      	cmp	r3, #8
 8001128:	d10c      	bne.n	8001144 <Rotbot_controler+0x314>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001134:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001136:	e00b      	b.n	8001150 <Rotbot_controler+0x320>
 8001138:	0800cd74 	.word	0x0800cd74
 800113c:	000f4240 	.word	0x000f4240
 8001140:	20002400 	.word	0x20002400
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800114e:	6413      	str	r3, [r2, #64]	@ 0x40
            HAL_TIM_PWM_Stop(axis->htim_counter, axis->channel_counter);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	4619      	mov	r1, r3
 800115a:	4610      	mov	r0, r2
 800115c:	f004 fd86 	bl	8005c6c <HAL_TIM_PWM_Stop>

        }
    }
}
 8001160:	bf00      	nop
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <MC_Control_Interrupt>:
void  MC_Control_Interrupt(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0

	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0==0x01))
 800116e:	2101      	movs	r1, #1
 8001170:	480d      	ldr	r0, [pc, #52]	@ (80011a8 <MC_Control_Interrupt+0x40>)
 8001172:	f002 fc7d 	bl	8003a70 <HAL_GPIO_ReadPin>
	{
		//MC_Stop(&Rotbot_axis[0]);
	}
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8001176:	2300      	movs	r3, #0
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	e00c      	b.n	8001196 <MC_Control_Interrupt+0x2e>
	{
		Rotbot_controler(&Rotbot_axis[i]);// thay đổi tần số ở đây
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	4613      	mov	r3, r2
 8001180:	00db      	lsls	r3, r3, #3
 8001182:	4413      	add	r3, r2
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	4a09      	ldr	r2, [pc, #36]	@ (80011ac <MC_Control_Interrupt+0x44>)
 8001188:	4413      	add	r3, r2
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fe50 	bl	8000e30 <Rotbot_controler>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	3301      	adds	r3, #1
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2b02      	cmp	r3, #2
 800119a:	ddef      	ble.n	800117c <MC_Control_Interrupt+0x14>
	}
}
 800119c:	bf00      	nop
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40020800 	.word	0x40020800
 80011ac:	200001dc 	.word	0x200001dc

080011b0 <Set_Direction_OX>:




void Set_Direction_OX(uint8_t status)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	461a      	mov	r2, r3
 80011be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011c2:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <Set_Direction_OX+0x20>)
 80011c4:	f002 fc6c 	bl	8003aa0 <HAL_GPIO_WritePin>
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40020000 	.word	0x40020000

080011d4 <Set_Direction_OY>:
void Set_Direction_OY(uint8_t status)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	461a      	mov	r2, r3
 80011e2:	2180      	movs	r1, #128	@ 0x80
 80011e4:	4803      	ldr	r0, [pc, #12]	@ (80011f4 <Set_Direction_OY+0x20>)
 80011e6:	f002 fc5b 	bl	8003aa0 <HAL_GPIO_WritePin>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40020800 	.word	0x40020800

080011f8 <Set_Direction_OZ>:
void Set_Direction_OZ(uint8_t status)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	461a      	mov	r2, r3
 8001206:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800120a:	4803      	ldr	r0, [pc, #12]	@ (8001218 <Set_Direction_OZ+0x20>)
 800120c:	f002 fc48 	bl	8003aa0 <HAL_GPIO_WritePin>
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40020800 	.word	0x40020800

0800121c <TIM7_Interrupt>:
	return _tGloabal_milis;
}


void TIM7_Interrupt(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
	++_tGloabal_milis;
 8001222:	4b22      	ldr	r3, [pc, #136]	@ (80012ac <TIM7_Interrupt+0x90>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	4a20      	ldr	r2, [pc, #128]	@ (80012ac <TIM7_Interrupt+0x90>)
 800122a:	6013      	str	r3, [r2, #0]
	Task_Gpio_input();
 800122c:	f000 f8e4 	bl	80013f8 <Task_Gpio_input>
	MC_Control_Interrupt();
 8001230:	f7ff ff9a 	bl	8001168 <MC_Control_Interrupt>
	if(_tGloabal_milis>=0x7FFFFFFFU)
 8001234:	4b1d      	ldr	r3, [pc, #116]	@ (80012ac <TIM7_Interrupt+0x90>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800123c:	4293      	cmp	r3, r2
 800123e:	d330      	bcc.n	80012a2 <TIM7_Interrupt+0x86>
	{
		_tGloabal_milis=0x00U;
 8001240:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <TIM7_Interrupt+0x90>)
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	e027      	b.n	800129c <TIM7_Interrupt+0x80>
		{
			TID_Timer[i].Time_Cur=0x00U;
 800124c:	4a18      	ldr	r2, [pc, #96]	@ (80012b0 <TIM7_Interrupt+0x94>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	011b      	lsls	r3, r3, #4
 8001252:	4413      	add	r3, r2
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
			if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 8001258:	4a15      	ldr	r2, [pc, #84]	@ (80012b0 <TIM7_Interrupt+0x94>)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	011b      	lsls	r3, r3, #4
 800125e:	4413      	add	r3, r2
 8001260:	330c      	adds	r3, #12
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	da0f      	bge.n	8001288 <TIM7_Interrupt+0x6c>
			{
				TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 8001268:	4a11      	ldr	r2, [pc, #68]	@ (80012b0 <TIM7_Interrupt+0x94>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	011b      	lsls	r3, r3, #4
 800126e:	4413      	add	r3, r2
 8001270:	330c      	adds	r3, #12
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8001278:	3301      	adds	r3, #1
 800127a:	490d      	ldr	r1, [pc, #52]	@ (80012b0 <TIM7_Interrupt+0x94>)
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	0112      	lsls	r2, r2, #4
 8001280:	440a      	add	r2, r1
 8001282:	320c      	adds	r2, #12
 8001284:	6013      	str	r3, [r2, #0]
 8001286:	e006      	b.n	8001296 <TIM7_Interrupt+0x7a>
			}
			else
			{
				TID_Timer[i].End_Time=0x00U;
 8001288:	4a09      	ldr	r2, [pc, #36]	@ (80012b0 <TIM7_Interrupt+0x94>)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	011b      	lsls	r3, r3, #4
 800128e:	4413      	add	r3, r2
 8001290:	330c      	adds	r3, #12
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	3301      	adds	r3, #1
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2b05      	cmp	r3, #5
 80012a0:	ddd4      	ble.n	800124c <TIM7_Interrupt+0x30>
			}
		}
	}
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000318 	.word	0x20000318
 80012b0:	200002b8 	.word	0x200002b8

080012b4 <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	6039      	str	r1, [r7, #0]
 80012be:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	4a16      	ldr	r2, [pc, #88]	@ (800131c <Delay_SetTimer+0x68>)
 80012c4:	011b      	lsls	r3, r3, #4
 80012c6:	4413      	add	r3, r2
 80012c8:	3304      	adds	r3, #4
 80012ca:	2201      	movs	r2, #1
 80012cc:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	4a12      	ldr	r2, [pc, #72]	@ (800131c <Delay_SetTimer+0x68>)
 80012d2:	011b      	lsls	r3, r3, #4
 80012d4:	4413      	add	r3, r2
 80012d6:	3308      	adds	r3, #8
 80012d8:	683a      	ldr	r2, [r7, #0]
 80012da:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	4a10      	ldr	r2, [pc, #64]	@ (8001320 <Delay_SetTimer+0x6c>)
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	490e      	ldr	r1, [pc, #56]	@ (800131c <Delay_SetTimer+0x68>)
 80012e4:	011b      	lsls	r3, r3, #4
 80012e6:	440b      	add	r3, r1
 80012e8:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4a0b      	ldr	r2, [pc, #44]	@ (800131c <Delay_SetTimer+0x68>)
 80012ee:	011b      	lsls	r3, r3, #4
 80012f0:	4413      	add	r3, r2
 80012f2:	6819      	ldr	r1, [r3, #0]
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	4a09      	ldr	r2, [pc, #36]	@ (800131c <Delay_SetTimer+0x68>)
 80012f8:	011b      	lsls	r3, r3, #4
 80012fa:	4413      	add	r3, r2
 80012fc:	3308      	adds	r3, #8
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	440a      	add	r2, r1
 8001304:	4905      	ldr	r1, [pc, #20]	@ (800131c <Delay_SetTimer+0x68>)
 8001306:	011b      	lsls	r3, r3, #4
 8001308:	440b      	add	r3, r1
 800130a:	330c      	adds	r3, #12
 800130c:	601a      	str	r2, [r3, #0]
}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	200002b8 	.word	0x200002b8
 8001320:	20000318 	.word	0x20000318

08001324 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	4a16      	ldr	r2, [pc, #88]	@ (800138c <Delay_GetTimer+0x68>)
 8001332:	6812      	ldr	r2, [r2, #0]
 8001334:	4916      	ldr	r1, [pc, #88]	@ (8001390 <Delay_GetTimer+0x6c>)
 8001336:	011b      	lsls	r3, r3, #4
 8001338:	440b      	add	r3, r1
 800133a:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	4a14      	ldr	r2, [pc, #80]	@ (8001390 <Delay_GetTimer+0x6c>)
 8001340:	011b      	lsls	r3, r3, #4
 8001342:	4413      	add	r3, r2
 8001344:	3304      	adds	r3, #4
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d119      	bne.n	8001380 <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	4a10      	ldr	r2, [pc, #64]	@ (8001390 <Delay_GetTimer+0x6c>)
 8001350:	011b      	lsls	r3, r3, #4
 8001352:	4413      	add	r3, r2
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	490d      	ldr	r1, [pc, #52]	@ (8001390 <Delay_GetTimer+0x6c>)
 800135a:	011b      	lsls	r3, r3, #4
 800135c:	440b      	add	r3, r1
 800135e:	330c      	adds	r3, #12
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	429a      	cmp	r2, r3
 8001364:	d30c      	bcc.n	8001380 <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4a09      	ldr	r2, [pc, #36]	@ (8001390 <Delay_GetTimer+0x6c>)
 800136a:	011b      	lsls	r3, r3, #4
 800136c:	4413      	add	r3, r2
 800136e:	3308      	adds	r3, #8
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	4611      	mov	r1, r2
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff ff9c 	bl	80012b4 <Delay_SetTimer>
			return 0x01U;
 800137c:	2301      	movs	r3, #1
 800137e:	e000      	b.n	8001382 <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000318 	.word	0x20000318
 8001390:	200002b8 	.word	0x200002b8

08001394 <Gpio_read_input>:

#include"dvr_gpio.h"
volatile static Input_state_Sesor   sensor;
uint8_t Gpio_read_input(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
	uint8_t input=0x00U;
 800139a:	2300      	movs	r3, #0
 800139c:	71fb      	strb	r3, [r7, #7]
	input |=(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_13)<<0);
 800139e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013a2:	4814      	ldr	r0, [pc, #80]	@ (80013f4 <Gpio_read_input+0x60>)
 80013a4:	f002 fb64 	bl	8003a70 <HAL_GPIO_ReadPin>
 80013a8:	4603      	mov	r3, r0
 80013aa:	b25a      	sxtb	r2, r3
 80013ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	b25b      	sxtb	r3, r3
 80013b4:	71fb      	strb	r3, [r7, #7]
	input |=(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_14)<<1);
 80013b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013ba:	480e      	ldr	r0, [pc, #56]	@ (80013f4 <Gpio_read_input+0x60>)
 80013bc:	f002 fb58 	bl	8003a70 <HAL_GPIO_ReadPin>
 80013c0:	4603      	mov	r3, r0
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	b25a      	sxtb	r2, r3
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	b25b      	sxtb	r3, r3
 80013ce:	71fb      	strb	r3, [r7, #7]
	input |=(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_15)<<2);
 80013d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013d4:	4807      	ldr	r0, [pc, #28]	@ (80013f4 <Gpio_read_input+0x60>)
 80013d6:	f002 fb4b 	bl	8003a70 <HAL_GPIO_ReadPin>
 80013da:	4603      	mov	r3, r0
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	b25a      	sxtb	r2, r3
 80013e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b25b      	sxtb	r3, r3
 80013e8:	71fb      	strb	r3, [r7, #7]
	return input;
 80013ea:	79fb      	ldrb	r3, [r7, #7]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40021000 	.word	0x40021000

080013f8 <Task_Gpio_input>:

void Task_Gpio_input()
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
	uint8_t input_sensor_current;
	uint8_t input_read;
	input_sensor_current=Gpio_read_input();
 80013fe:	f7ff ffc9 	bl	8001394 <Gpio_read_input>
 8001402:	4603      	mov	r3, r0
 8001404:	70fb      	strb	r3, [r7, #3]
    for (int i = 0; i < NUM_SENSORS; i++)
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	e040      	b.n	800148e <Task_Gpio_input+0x96>
    {
    	input_read=(input_sensor_current &(1<<i))==0x00U ? 0x01U :0x00U;
 800140c:	78fa      	ldrb	r2, [r7, #3]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	fa42 f303 	asr.w	r3, r2, r3
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	2b00      	cmp	r3, #0
 800141a:	d101      	bne.n	8001420 <Task_Gpio_input+0x28>
 800141c:	2301      	movs	r3, #1
 800141e:	e000      	b.n	8001422 <Task_Gpio_input+0x2a>
 8001420:	2300      	movs	r3, #0
 8001422:	70bb      	strb	r3, [r7, #2]
        // 2. So sánh với lần đọc trước
        if (input_read == sensor.Last_Sensor_Reading[i])
 8001424:	4a1e      	ldr	r2, [pc, #120]	@ (80014a0 <Task_Gpio_input+0xa8>)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	3303      	adds	r3, #3
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	b2db      	uxtb	r3, r3
 8001430:	78ba      	ldrb	r2, [r7, #2]
 8001432:	429a      	cmp	r2, r3
 8001434:	d11c      	bne.n	8001470 <Task_Gpio_input+0x78>
        {
            // Tín hiệu vẫn GIỮ NGUYÊN trạng thái (không có rung dội)
            if (sensor.Sample_Counter[i] < NUMBER_GPIO_SAMPLING)
 8001436:	4a1a      	ldr	r2, [pc, #104]	@ (80014a0 <Task_Gpio_input+0xa8>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4413      	add	r3, r2
 800143c:	3306      	adds	r3, #6
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	b2db      	uxtb	r3, r3
 8001442:	2b01      	cmp	r3, #1
 8001444:	d80e      	bhi.n	8001464 <Task_Gpio_input+0x6c>
            {
            	sensor.Sample_Counter[i]++; // Tăng bộ đếm ổn định
 8001446:	4a16      	ldr	r2, [pc, #88]	@ (80014a0 <Task_Gpio_input+0xa8>)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4413      	add	r3, r2
 800144c:	3306      	adds	r3, #6
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	b2db      	uxtb	r3, r3
 8001452:	3301      	adds	r3, #1
 8001454:	b2d9      	uxtb	r1, r3
 8001456:	4a12      	ldr	r2, [pc, #72]	@ (80014a0 <Task_Gpio_input+0xa8>)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4413      	add	r3, r2
 800145c:	3306      	adds	r3, #6
 800145e:	460a      	mov	r2, r1
 8001460:	701a      	strb	r2, [r3, #0]
 8001462:	e00b      	b.n	800147c <Task_Gpio_input+0x84>
            }
            else
            {
                // Đã đủ ngưỡng ổn định, CẬP NHẬT trạng thái chính thức
            	sensor.Sensor_State[i] = input_read;
 8001464:	4a0e      	ldr	r2, [pc, #56]	@ (80014a0 <Task_Gpio_input+0xa8>)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	78ba      	ldrb	r2, [r7, #2]
 800146c:	701a      	strb	r2, [r3, #0]
 800146e:	e005      	b.n	800147c <Task_Gpio_input+0x84>
        }
        else
        {
            // Tín hiệu BỊ THAY ĐỔI (có thể do rung dội hoặc trạng thái thực)
            // Đặt bộ đếm về 0 và chờ xác nhận lại
        	sensor.Sample_Counter[i] = 0;
 8001470:	4a0b      	ldr	r2, [pc, #44]	@ (80014a0 <Task_Gpio_input+0xa8>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4413      	add	r3, r2
 8001476:	3306      	adds	r3, #6
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]
        }
        // 3. Cập nhật lần đọc trước cho chu kỳ tiếp theo
    	sensor.Last_Sensor_Reading[i] = input_read;
 800147c:	4a08      	ldr	r2, [pc, #32]	@ (80014a0 <Task_Gpio_input+0xa8>)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4413      	add	r3, r2
 8001482:	3303      	adds	r3, #3
 8001484:	78ba      	ldrb	r2, [r7, #2]
 8001486:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3301      	adds	r3, #1
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b02      	cmp	r3, #2
 8001492:	d9bb      	bls.n	800140c <Task_Gpio_input+0x14>
    }
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	2000031c 	.word	0x2000031c

080014a4 <Get_State_Sensor>:
uint8_t Get_State_Sensor(uint8_t channel)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
	return sensor.Sensor_State[channel];
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	4a04      	ldr	r2, [pc, #16]	@ (80014c4 <Get_State_Sensor+0x20>)
 80014b2:	5cd3      	ldrb	r3, [r2, r3]
 80014b4:	b2db      	uxtb	r3, r3
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	2000031c 	.word	0x2000031c

080014c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014cc:	f001 fb8a 	bl	8002be4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014d0:	f000 f83e 	bl	8001550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014d4:	f000 fc84 	bl	8001de0 <MX_GPIO_Init>
  MX_DMA_Init();
 80014d8:	f000 fc62 	bl	8001da0 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 80014dc:	f00a f8e2 	bl	800b6a4 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 80014e0:	f000 f89e 	bl	8001620 <MX_TIM1_Init>
  MX_TIM3_Init();
 80014e4:	f000 f9ca 	bl	800187c <MX_TIM3_Init>
  MX_TIM4_Init();
 80014e8:	f000 fa56 	bl	8001998 <MX_TIM4_Init>
  MX_TIM2_Init();
 80014ec:	f000 f950 	bl	8001790 <MX_TIM2_Init>
  MX_TIM8_Init();
 80014f0:	f000 fb74 	bl	8001bdc <MX_TIM8_Init>
  MX_TIM5_Init();
 80014f4:	f000 fac6 	bl	8001a84 <MX_TIM5_Init>
  MX_TIM7_Init();
 80014f8:	f000 fb3a 	bl	8001b70 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 80014fc:	f000 fc26 	bl	8001d4c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Timer_chanal();
 8001500:	f7fe ffda 	bl	80004b8 <Init_Timer_chanal>
  HAL_Delay(5000);// đồng bộ với Hdmi
 8001504:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001508:	f001 fbde 	bl	8002cc8 <HAL_Delay>
  Robot_Init();
 800150c:	f7ff f8a6 	bl	800065c <Robot_Init>
  Delay_SetTimer(TID_TIMER_1ms,1);
 8001510:	2101      	movs	r1, #1
 8001512:	2000      	movs	r0, #0
 8001514:	f7ff fece 	bl	80012b4 <Delay_SetTimer>
  Delay_SetTimer(TID_TIMER_1000ms,5000);
 8001518:	f241 3188 	movw	r1, #5000	@ 0x1388
 800151c:	2003      	movs	r0, #3
 800151e:	f7ff fec9 	bl	80012b4 <Delay_SetTimer>
  HMI_Init();
 8001522:	f00a fdb3 	bl	800c08c <HMI_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8001526:	4808      	ldr	r0, [pc, #32]	@ (8001548 <main+0x80>)
 8001528:	f004 fa0e 	bl	8005948 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 800152c:	2000      	movs	r0, #0
 800152e:	f7ff fef9 	bl	8001324 <Delay_GetTimer>
 8001532:	4603      	mov	r3, r0
 8001534:	461a      	mov	r2, r3
 8001536:	4b05      	ldr	r3, [pc, #20]	@ (800154c <main+0x84>)
 8001538:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
 800153a:	4b04      	ldr	r3, [pc, #16]	@ (800154c <main+0x84>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2b01      	cmp	r3, #1
 8001540:	d1f4      	bne.n	800152c <main+0x64>
		{
			Task_Run_HMI();
 8001542:	f000 fdb1 	bl	80020a8 <Task_Run_HMI>
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001546:	e7f1      	b.n	800152c <main+0x64>
 8001548:	20000490 	.word	0x20000490
 800154c:	200005c8 	.word	0x200005c8

08001550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b094      	sub	sp, #80	@ 0x50
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 0320 	add.w	r3, r7, #32
 800155a:	2230      	movs	r2, #48	@ 0x30
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f00b fb48 	bl	800cbf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	4b27      	ldr	r3, [pc, #156]	@ (8001618 <SystemClock_Config+0xc8>)
 800157a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157c:	4a26      	ldr	r2, [pc, #152]	@ (8001618 <SystemClock_Config+0xc8>)
 800157e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001582:	6413      	str	r3, [r2, #64]	@ 0x40
 8001584:	4b24      	ldr	r3, [pc, #144]	@ (8001618 <SystemClock_Config+0xc8>)
 8001586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001590:	2300      	movs	r3, #0
 8001592:	607b      	str	r3, [r7, #4]
 8001594:	4b21      	ldr	r3, [pc, #132]	@ (800161c <SystemClock_Config+0xcc>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a20      	ldr	r2, [pc, #128]	@ (800161c <SystemClock_Config+0xcc>)
 800159a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	4b1e      	ldr	r3, [pc, #120]	@ (800161c <SystemClock_Config+0xcc>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015ac:	2301      	movs	r3, #1
 80015ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b6:	2302      	movs	r3, #2
 80015b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015c0:	2304      	movs	r3, #4
 80015c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80015c4:	2348      	movs	r3, #72	@ 0x48
 80015c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c8:	2302      	movs	r3, #2
 80015ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80015cc:	2303      	movs	r3, #3
 80015ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d0:	f107 0320 	add.w	r3, r7, #32
 80015d4:	4618      	mov	r0, r3
 80015d6:	f003 fccf 	bl	8004f78 <HAL_RCC_OscConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015e0:	f000 fca4 	bl	8001f2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e4:	230f      	movs	r3, #15
 80015e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e8:	2302      	movs	r3, #2
 80015ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015fa:	f107 030c 	add.w	r3, r7, #12
 80015fe:	2102      	movs	r1, #2
 8001600:	4618      	mov	r0, r3
 8001602:	f003 ff31 	bl	8005468 <HAL_RCC_ClockConfig>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800160c:	f000 fc8e 	bl	8001f2c <Error_Handler>
  }
}
 8001610:	bf00      	nop
 8001612:	3750      	adds	r7, #80	@ 0x50
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40023800 	.word	0x40023800
 800161c:	40007000 	.word	0x40007000

08001620 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b09a      	sub	sp, #104	@ 0x68
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001626:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001634:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001644:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800164e:	f107 0320 	add.w	r3, r7, #32
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
 800165c:	611a      	str	r2, [r3, #16]
 800165e:	615a      	str	r2, [r3, #20]
 8001660:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001662:	463b      	mov	r3, r7
 8001664:	2220      	movs	r2, #32
 8001666:	2100      	movs	r1, #0
 8001668:	4618      	mov	r0, r3
 800166a:	f00b fac3 	bl	800cbf4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800166e:	4b46      	ldr	r3, [pc, #280]	@ (8001788 <MX_TIM1_Init+0x168>)
 8001670:	4a46      	ldr	r2, [pc, #280]	@ (800178c <MX_TIM1_Init+0x16c>)
 8001672:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001674:	4b44      	ldr	r3, [pc, #272]	@ (8001788 <MX_TIM1_Init+0x168>)
 8001676:	2247      	movs	r2, #71	@ 0x47
 8001678:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800167a:	4b43      	ldr	r3, [pc, #268]	@ (8001788 <MX_TIM1_Init+0x168>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001680:	4b41      	ldr	r3, [pc, #260]	@ (8001788 <MX_TIM1_Init+0x168>)
 8001682:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001686:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001688:	4b3f      	ldr	r3, [pc, #252]	@ (8001788 <MX_TIM1_Init+0x168>)
 800168a:	2200      	movs	r2, #0
 800168c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800168e:	4b3e      	ldr	r3, [pc, #248]	@ (8001788 <MX_TIM1_Init+0x168>)
 8001690:	2200      	movs	r2, #0
 8001692:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001694:	4b3c      	ldr	r3, [pc, #240]	@ (8001788 <MX_TIM1_Init+0x168>)
 8001696:	2280      	movs	r2, #128	@ 0x80
 8001698:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800169a:	483b      	ldr	r0, [pc, #236]	@ (8001788 <MX_TIM1_Init+0x168>)
 800169c:	f004 f904 	bl	80058a8 <HAL_TIM_Base_Init>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80016a6:	f000 fc41 	bl	8001f2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016b0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016b4:	4619      	mov	r1, r3
 80016b6:	4834      	ldr	r0, [pc, #208]	@ (8001788 <MX_TIM1_Init+0x168>)
 80016b8:	f004 fcfa 	bl	80060b0 <HAL_TIM_ConfigClockSource>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80016c2:	f000 fc33 	bl	8001f2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016c6:	4830      	ldr	r0, [pc, #192]	@ (8001788 <MX_TIM1_Init+0x168>)
 80016c8:	f004 f9ae 	bl	8005a28 <HAL_TIM_PWM_Init>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80016d2:	f000 fc2b 	bl	8001f2c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80016d6:	2305      	movs	r3, #5
 80016d8:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80016da:	2310      	movs	r3, #16
 80016dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80016de:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80016e2:	4619      	mov	r1, r3
 80016e4:	4828      	ldr	r0, [pc, #160]	@ (8001788 <MX_TIM1_Init+0x168>)
 80016e6:	f004 fdaa 	bl	800623e <HAL_TIM_SlaveConfigSynchro>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80016f0:	f000 fc1c 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016f4:	2320      	movs	r3, #32
 80016f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80016f8:	2380      	movs	r3, #128	@ 0x80
 80016fa:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016fc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001700:	4619      	mov	r1, r3
 8001702:	4821      	ldr	r0, [pc, #132]	@ (8001788 <MX_TIM1_Init+0x168>)
 8001704:	f005 f9b6 	bl	8006a74 <HAL_TIMEx_MasterConfigSynchronization>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800170e:	f000 fc0d 	bl	8001f2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001712:	2360      	movs	r3, #96	@ 0x60
 8001714:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 500;
 8001716:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800171a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800171c:	2300      	movs	r3, #0
 800171e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001720:	2300      	movs	r3, #0
 8001722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001724:	2300      	movs	r3, #0
 8001726:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001728:	2300      	movs	r3, #0
 800172a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800172c:	2300      	movs	r3, #0
 800172e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001730:	f107 0320 	add.w	r3, r7, #32
 8001734:	2200      	movs	r2, #0
 8001736:	4619      	mov	r1, r3
 8001738:	4813      	ldr	r0, [pc, #76]	@ (8001788 <MX_TIM1_Init+0x168>)
 800173a:	f004 fbf7 	bl	8005f2c <HAL_TIM_PWM_ConfigChannel>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001744:	f000 fbf2 	bl	8001f2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001748:	2300      	movs	r3, #0
 800174a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800174c:	2300      	movs	r3, #0
 800174e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001750:	2300      	movs	r3, #0
 8001752:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001758:	2300      	movs	r3, #0
 800175a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800175c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001760:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001766:	463b      	mov	r3, r7
 8001768:	4619      	mov	r1, r3
 800176a:	4807      	ldr	r0, [pc, #28]	@ (8001788 <MX_TIM1_Init+0x168>)
 800176c:	f005 f9fe 	bl	8006b6c <HAL_TIMEx_ConfigBreakDeadTime>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001776:	f000 fbd9 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800177a:	4803      	ldr	r0, [pc, #12]	@ (8001788 <MX_TIM1_Init+0x168>)
 800177c:	f001 f890 	bl	80028a0 <HAL_TIM_MspPostInit>

}
 8001780:	bf00      	nop
 8001782:	3768      	adds	r7, #104	@ 0x68
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20000328 	.word	0x20000328
 800178c:	40010000 	.word	0x40010000

08001790 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08e      	sub	sp, #56	@ 0x38
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	60da      	str	r2, [r3, #12]
 80017a4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a6:	f107 031c 	add.w	r3, r7, #28
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017b0:	463b      	mov	r3, r7
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	611a      	str	r2, [r3, #16]
 80017be:	615a      	str	r2, [r3, #20]
 80017c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001878 <MX_TIM2_Init+0xe8>)
 80017c4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80017ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001878 <MX_TIM2_Init+0xe8>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d0:	4b29      	ldr	r3, [pc, #164]	@ (8001878 <MX_TIM2_Init+0xe8>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80017d6:	4b28      	ldr	r3, [pc, #160]	@ (8001878 <MX_TIM2_Init+0xe8>)
 80017d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017de:	4b26      	ldr	r3, [pc, #152]	@ (8001878 <MX_TIM2_Init+0xe8>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017e4:	4b24      	ldr	r3, [pc, #144]	@ (8001878 <MX_TIM2_Init+0xe8>)
 80017e6:	2280      	movs	r2, #128	@ 0x80
 80017e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017ea:	4823      	ldr	r0, [pc, #140]	@ (8001878 <MX_TIM2_Init+0xe8>)
 80017ec:	f004 f85c 	bl	80058a8 <HAL_TIM_Base_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80017f6:	f000 fb99 	bl	8001f2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017fa:	481f      	ldr	r0, [pc, #124]	@ (8001878 <MX_TIM2_Init+0xe8>)
 80017fc:	f004 f914 	bl	8005a28 <HAL_TIM_PWM_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001806:	f000 fb91 	bl	8001f2c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800180a:	2307      	movs	r3, #7
 800180c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800180e:	2300      	movs	r3, #0
 8001810:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001812:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001816:	4619      	mov	r1, r3
 8001818:	4817      	ldr	r0, [pc, #92]	@ (8001878 <MX_TIM2_Init+0xe8>)
 800181a:	f004 fd10 	bl	800623e <HAL_TIM_SlaveConfigSynchro>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001824:	f000 fb82 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001828:	2350      	movs	r3, #80	@ 0x50
 800182a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800182c:	2380      	movs	r3, #128	@ 0x80
 800182e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	4619      	mov	r1, r3
 8001836:	4810      	ldr	r0, [pc, #64]	@ (8001878 <MX_TIM2_Init+0xe8>)
 8001838:	f005 f91c 	bl	8006a74 <HAL_TIMEx_MasterConfigSynchronization>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001842:	f000 fb73 	bl	8001f2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001846:	2360      	movs	r3, #96	@ 0x60
 8001848:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 800184a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800184e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001850:	2300      	movs	r3, #0
 8001852:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001858:	463b      	mov	r3, r7
 800185a:	2204      	movs	r2, #4
 800185c:	4619      	mov	r1, r3
 800185e:	4806      	ldr	r0, [pc, #24]	@ (8001878 <MX_TIM2_Init+0xe8>)
 8001860:	f004 fb64 	bl	8005f2c <HAL_TIM_PWM_ConfigChannel>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 800186a:	f000 fb5f 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	3738      	adds	r7, #56	@ 0x38
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000370 	.word	0x20000370

0800187c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b092      	sub	sp, #72	@ 0x48
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001882:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001890:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a0:	f107 031c 	add.w	r3, r7, #28
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018aa:	463b      	mov	r3, r7
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
 80018b6:	611a      	str	r2, [r3, #16]
 80018b8:	615a      	str	r2, [r3, #20]
 80018ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018bc:	4b34      	ldr	r3, [pc, #208]	@ (8001990 <MX_TIM3_Init+0x114>)
 80018be:	4a35      	ldr	r2, [pc, #212]	@ (8001994 <MX_TIM3_Init+0x118>)
 80018c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80018c2:	4b33      	ldr	r3, [pc, #204]	@ (8001990 <MX_TIM3_Init+0x114>)
 80018c4:	2247      	movs	r2, #71	@ 0x47
 80018c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c8:	4b31      	ldr	r3, [pc, #196]	@ (8001990 <MX_TIM3_Init+0x114>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80018ce:	4b30      	ldr	r3, [pc, #192]	@ (8001990 <MX_TIM3_Init+0x114>)
 80018d0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001990 <MX_TIM3_Init+0x114>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001990 <MX_TIM3_Init+0x114>)
 80018de:	2280      	movs	r2, #128	@ 0x80
 80018e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018e2:	482b      	ldr	r0, [pc, #172]	@ (8001990 <MX_TIM3_Init+0x114>)
 80018e4:	f003 ffe0 	bl	80058a8 <HAL_TIM_Base_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80018ee:	f000 fb1d 	bl	8001f2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018fc:	4619      	mov	r1, r3
 80018fe:	4824      	ldr	r0, [pc, #144]	@ (8001990 <MX_TIM3_Init+0x114>)
 8001900:	f004 fbd6 	bl	80060b0 <HAL_TIM_ConfigClockSource>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800190a:	f000 fb0f 	bl	8001f2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800190e:	4820      	ldr	r0, [pc, #128]	@ (8001990 <MX_TIM3_Init+0x114>)
 8001910:	f004 f88a 	bl	8005a28 <HAL_TIM_PWM_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 800191a:	f000 fb07 	bl	8001f2c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800191e:	2305      	movs	r3, #5
 8001920:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001922:	2320      	movs	r3, #32
 8001924:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001926:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800192a:	4619      	mov	r1, r3
 800192c:	4818      	ldr	r0, [pc, #96]	@ (8001990 <MX_TIM3_Init+0x114>)
 800192e:	f004 fc86 	bl	800623e <HAL_TIM_SlaveConfigSynchro>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8001938:	f000 faf8 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800193c:	2320      	movs	r3, #32
 800193e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001940:	2380      	movs	r3, #128	@ 0x80
 8001942:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	4619      	mov	r1, r3
 800194a:	4811      	ldr	r0, [pc, #68]	@ (8001990 <MX_TIM3_Init+0x114>)
 800194c:	f005 f892 	bl	8006a74 <HAL_TIMEx_MasterConfigSynchronization>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001956:	f000 fae9 	bl	8001f2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800195a:	2360      	movs	r3, #96	@ 0x60
 800195c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 800195e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001962:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001964:	2300      	movs	r3, #0
 8001966:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001968:	2300      	movs	r3, #0
 800196a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800196c:	463b      	mov	r3, r7
 800196e:	2200      	movs	r2, #0
 8001970:	4619      	mov	r1, r3
 8001972:	4807      	ldr	r0, [pc, #28]	@ (8001990 <MX_TIM3_Init+0x114>)
 8001974:	f004 fada 	bl	8005f2c <HAL_TIM_PWM_ConfigChannel>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 800197e:	f000 fad5 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001982:	4803      	ldr	r0, [pc, #12]	@ (8001990 <MX_TIM3_Init+0x114>)
 8001984:	f000 ff8c 	bl	80028a0 <HAL_TIM_MspPostInit>

}
 8001988:	bf00      	nop
 800198a:	3748      	adds	r7, #72	@ 0x48
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	200003b8 	.word	0x200003b8
 8001994:	40000400 	.word	0x40000400

08001998 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b08e      	sub	sp, #56	@ 0x38
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800199e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019a2:	2200      	movs	r2, #0
 80019a4:	601a      	str	r2, [r3, #0]
 80019a6:	605a      	str	r2, [r3, #4]
 80019a8:	609a      	str	r2, [r3, #8]
 80019aa:	60da      	str	r2, [r3, #12]
 80019ac:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ae:	f107 031c 	add.w	r3, r7, #28
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019b8:	463b      	mov	r3, r7
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	605a      	str	r2, [r3, #4]
 80019c0:	609a      	str	r2, [r3, #8]
 80019c2:	60da      	str	r2, [r3, #12]
 80019c4:	611a      	str	r2, [r3, #16]
 80019c6:	615a      	str	r2, [r3, #20]
 80019c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019ca:	4b2c      	ldr	r3, [pc, #176]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 80019cc:	4a2c      	ldr	r2, [pc, #176]	@ (8001a80 <MX_TIM4_Init+0xe8>)
 80019ce:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80019d0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019d6:	4b29      	ldr	r3, [pc, #164]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80019dc:	4b27      	ldr	r3, [pc, #156]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 80019de:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019e4:	4b25      	ldr	r3, [pc, #148]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019ea:	4b24      	ldr	r3, [pc, #144]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 80019ec:	2280      	movs	r2, #128	@ 0x80
 80019ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019f0:	4822      	ldr	r0, [pc, #136]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 80019f2:	f003 ff59 	bl	80058a8 <HAL_TIM_Base_Init>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80019fc:	f000 fa96 	bl	8001f2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a00:	481e      	ldr	r0, [pc, #120]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 8001a02:	f004 f811 	bl	8005a28 <HAL_TIM_PWM_Init>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001a0c:	f000 fa8e 	bl	8001f2c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001a10:	2307      	movs	r3, #7
 8001a12:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8001a14:	2330      	movs	r3, #48	@ 0x30
 8001a16:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001a18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4817      	ldr	r0, [pc, #92]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 8001a20:	f004 fc0d 	bl	800623e <HAL_TIM_SlaveConfigSynchro>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001a2a:	f000 fa7f 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001a2e:	2340      	movs	r3, #64	@ 0x40
 8001a30:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001a32:	2380      	movs	r3, #128	@ 0x80
 8001a34:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a36:	f107 031c 	add.w	r3, r7, #28
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	480f      	ldr	r0, [pc, #60]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 8001a3e:	f005 f819 	bl	8006a74 <HAL_TIMEx_MasterConfigSynchronization>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001a48:	f000 fa70 	bl	8001f2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a4c:	2360      	movs	r3, #96	@ 0x60
 8001a4e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 8001a50:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001a54:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a5e:	463b      	mov	r3, r7
 8001a60:	2200      	movs	r2, #0
 8001a62:	4619      	mov	r1, r3
 8001a64:	4805      	ldr	r0, [pc, #20]	@ (8001a7c <MX_TIM4_Init+0xe4>)
 8001a66:	f004 fa61 	bl	8005f2c <HAL_TIM_PWM_ConfigChannel>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 8001a70:	f000 fa5c 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001a74:	bf00      	nop
 8001a76:	3738      	adds	r7, #56	@ 0x38
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000400 	.word	0x20000400
 8001a80:	40000800 	.word	0x40000800

08001a84 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08e      	sub	sp, #56	@ 0x38
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001a8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	609a      	str	r2, [r3, #8]
 8001a96:	60da      	str	r2, [r3, #12]
 8001a98:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a9a:	f107 031c 	add.w	r3, r7, #28
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aa4:	463b      	mov	r3, r7
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	609a      	str	r2, [r3, #8]
 8001aae:	60da      	str	r2, [r3, #12]
 8001ab0:	611a      	str	r2, [r3, #16]
 8001ab2:	615a      	str	r2, [r3, #20]
 8001ab4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ab6:	4b2c      	ldr	r3, [pc, #176]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001ab8:	4a2c      	ldr	r2, [pc, #176]	@ (8001b6c <MX_TIM5_Init+0xe8>)
 8001aba:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001abc:	4b2a      	ldr	r3, [pc, #168]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac2:	4b29      	ldr	r3, [pc, #164]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8001ac8:	4b27      	ldr	r3, [pc, #156]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001aca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ace:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad0:	4b25      	ldr	r3, [pc, #148]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ad6:	4b24      	ldr	r3, [pc, #144]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001ad8:	2280      	movs	r2, #128	@ 0x80
 8001ada:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001adc:	4822      	ldr	r0, [pc, #136]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001ade:	f003 fee3 	bl	80058a8 <HAL_TIM_Base_Init>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001ae8:	f000 fa20 	bl	8001f2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001aec:	481e      	ldr	r0, [pc, #120]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001aee:	f003 ff9b 	bl	8005a28 <HAL_TIM_PWM_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8001af8:	f000 fa18 	bl	8001f2c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001afc:	2307      	movs	r3, #7
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001b00:	2310      	movs	r3, #16
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8001b04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4817      	ldr	r0, [pc, #92]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001b0c:	f004 fb97 	bl	800623e <HAL_TIM_SlaveConfigSynchro>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 8001b16:	f000 fa09 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001b1a:	2340      	movs	r3, #64	@ 0x40
 8001b1c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001b1e:	2380      	movs	r3, #128	@ 0x80
 8001b20:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001b22:	f107 031c 	add.w	r3, r7, #28
 8001b26:	4619      	mov	r1, r3
 8001b28:	480f      	ldr	r0, [pc, #60]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001b2a:	f004 ffa3 	bl	8006a74 <HAL_TIMEx_MasterConfigSynchronization>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8001b34:	f000 f9fa 	bl	8001f2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b38:	2360      	movs	r3, #96	@ 0x60
 8001b3a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 8001b3c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001b40:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b42:	2300      	movs	r3, #0
 8001b44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b4a:	463b      	mov	r3, r7
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4805      	ldr	r0, [pc, #20]	@ (8001b68 <MX_TIM5_Init+0xe4>)
 8001b52:	f004 f9eb 	bl	8005f2c <HAL_TIM_PWM_ConfigChannel>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_TIM5_Init+0xdc>
  {
    Error_Handler();
 8001b5c:	f000 f9e6 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001b60:	bf00      	nop
 8001b62:	3738      	adds	r7, #56	@ 0x38
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000448 	.word	0x20000448
 8001b6c:	40000c00 	.word	0x40000c00

08001b70 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b76:	463b      	mov	r3, r7
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001b7e:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <MX_TIM7_Init+0x64>)
 8001b80:	4a15      	ldr	r2, [pc, #84]	@ (8001bd8 <MX_TIM7_Init+0x68>)
 8001b82:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 71;
 8001b84:	4b13      	ldr	r3, [pc, #76]	@ (8001bd4 <MX_TIM7_Init+0x64>)
 8001b86:	2247      	movs	r2, #71	@ 0x47
 8001b88:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8a:	4b12      	ldr	r3, [pc, #72]	@ (8001bd4 <MX_TIM7_Init+0x64>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001b90:	4b10      	ldr	r3, [pc, #64]	@ (8001bd4 <MX_TIM7_Init+0x64>)
 8001b92:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b96:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b98:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd4 <MX_TIM7_Init+0x64>)
 8001b9a:	2280      	movs	r2, #128	@ 0x80
 8001b9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001b9e:	480d      	ldr	r0, [pc, #52]	@ (8001bd4 <MX_TIM7_Init+0x64>)
 8001ba0:	f003 fe82 	bl	80058a8 <HAL_TIM_Base_Init>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001baa:	f000 f9bf 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001bb6:	463b      	mov	r3, r7
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4806      	ldr	r0, [pc, #24]	@ (8001bd4 <MX_TIM7_Init+0x64>)
 8001bbc:	f004 ff5a 	bl	8006a74 <HAL_TIMEx_MasterConfigSynchronization>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001bc6:	f000 f9b1 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000490 	.word	0x20000490
 8001bd8:	40001400 	.word	0x40001400

08001bdc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b09a      	sub	sp, #104	@ 0x68
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001be2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
 8001bee:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001bf0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c00:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c0a:	f107 0320 	add.w	r3, r7, #32
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	609a      	str	r2, [r3, #8]
 8001c16:	60da      	str	r2, [r3, #12]
 8001c18:	611a      	str	r2, [r3, #16]
 8001c1a:	615a      	str	r2, [r3, #20]
 8001c1c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c1e:	463b      	mov	r3, r7
 8001c20:	2220      	movs	r2, #32
 8001c22:	2100      	movs	r1, #0
 8001c24:	4618      	mov	r0, r3
 8001c26:	f00a ffe5 	bl	800cbf4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c2a:	4b46      	ldr	r3, [pc, #280]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c2c:	4a46      	ldr	r2, [pc, #280]	@ (8001d48 <MX_TIM8_Init+0x16c>)
 8001c2e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 8001c30:	4b44      	ldr	r3, [pc, #272]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c32:	2247      	movs	r2, #71	@ 0x47
 8001c34:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c36:	4b43      	ldr	r3, [pc, #268]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8001c3c:	4b41      	ldr	r3, [pc, #260]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c3e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c42:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c44:	4b3f      	ldr	r3, [pc, #252]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001c4a:	4b3e      	ldr	r3, [pc, #248]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c50:	4b3c      	ldr	r3, [pc, #240]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c52:	2280      	movs	r2, #128	@ 0x80
 8001c54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001c56:	483b      	ldr	r0, [pc, #236]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c58:	f003 fe26 	bl	80058a8 <HAL_TIM_Base_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8001c62:	f000 f963 	bl	8001f2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c6a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001c6c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001c70:	4619      	mov	r1, r3
 8001c72:	4834      	ldr	r0, [pc, #208]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c74:	f004 fa1c 	bl	80060b0 <HAL_TIM_ConfigClockSource>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001c7e:	f000 f955 	bl	8001f2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001c82:	4830      	ldr	r0, [pc, #192]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001c84:	f003 fed0 	bl	8005a28 <HAL_TIM_PWM_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 8001c8e:	f000 f94d 	bl	8001f2c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8001c92:	2305      	movs	r3, #5
 8001c94:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001c96:	2320      	movs	r3, #32
 8001c98:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8001c9a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4828      	ldr	r0, [pc, #160]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001ca2:	f004 facc 	bl	800623e <HAL_TIM_SlaveConfigSynchro>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 8001cac:	f000 f93e 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001cb0:	2320      	movs	r3, #32
 8001cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001cb4:	2380      	movs	r3, #128	@ 0x80
 8001cb6:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001cb8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4821      	ldr	r0, [pc, #132]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001cc0:	f004 fed8 	bl	8006a74 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8001cca:	f000 f92f 	bl	8001f2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cce:	2360      	movs	r3, #96	@ 0x60
 8001cd0:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 500;
 8001cd2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cec:	f107 0320 	add.w	r3, r7, #32
 8001cf0:	2208      	movs	r2, #8
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4813      	ldr	r0, [pc, #76]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001cf6:	f004 f919 	bl	8005f2c <HAL_TIM_PWM_ConfigChannel>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001d00:	f000 f914 	bl	8001f2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d1c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001d22:	463b      	mov	r3, r7
 8001d24:	4619      	mov	r1, r3
 8001d26:	4807      	ldr	r0, [pc, #28]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001d28:	f004 ff20 	bl	8006b6c <HAL_TIMEx_ConfigBreakDeadTime>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 8001d32:	f000 f8fb 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001d36:	4803      	ldr	r0, [pc, #12]	@ (8001d44 <MX_TIM8_Init+0x168>)
 8001d38:	f000 fdb2 	bl	80028a0 <HAL_TIM_MspPostInit>

}
 8001d3c:	bf00      	nop
 8001d3e:	3768      	adds	r7, #104	@ 0x68
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	200004d8 	.word	0x200004d8
 8001d48:	40010400 	.word	0x40010400

08001d4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d50:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d52:	4a12      	ldr	r2, [pc, #72]	@ (8001d9c <MX_USART2_UART_Init+0x50>)
 8001d54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d56:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d72:	220c      	movs	r2, #12
 8001d74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d76:	4b08      	ldr	r3, [pc, #32]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d82:	4805      	ldr	r0, [pc, #20]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d84:	f004 ff58 	bl	8006c38 <HAL_UART_Init>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d8e:	f000 f8cd 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000520 	.word	0x20000520
 8001d9c:	40004400 	.word	0x40004400

08001da0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	607b      	str	r3, [r7, #4]
 8001daa:	4b0c      	ldr	r3, [pc, #48]	@ (8001ddc <MX_DMA_Init+0x3c>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4a0b      	ldr	r2, [pc, #44]	@ (8001ddc <MX_DMA_Init+0x3c>)
 8001db0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db6:	4b09      	ldr	r3, [pc, #36]	@ (8001ddc <MX_DMA_Init+0x3c>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dbe:	607b      	str	r3, [r7, #4]
 8001dc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2010      	movs	r0, #16
 8001dc8:	f001 f87d 	bl	8002ec6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001dcc:	2010      	movs	r0, #16
 8001dce:	f001 f896 	bl	8002efe <HAL_NVIC_EnableIRQ>

}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800

08001de0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08a      	sub	sp, #40	@ 0x28
 8001de4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de6:	f107 0314 	add.w	r3, r7, #20
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	60da      	str	r2, [r3, #12]
 8001df4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	4b48      	ldr	r3, [pc, #288]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfe:	4a47      	ldr	r2, [pc, #284]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e00:	f043 0310 	orr.w	r3, r3, #16
 8001e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e06:	4b45      	ldr	r3, [pc, #276]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0a:	f003 0310 	and.w	r3, r3, #16
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b41      	ldr	r3, [pc, #260]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	4a40      	ldr	r2, [pc, #256]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e22:	4b3e      	ldr	r3, [pc, #248]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60bb      	str	r3, [r7, #8]
 8001e32:	4b3a      	ldr	r3, [pc, #232]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	4a39      	ldr	r2, [pc, #228]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e38:	f043 0304 	orr.w	r3, r3, #4
 8001e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3e:	4b37      	ldr	r3, [pc, #220]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e42:	f003 0304 	and.w	r3, r3, #4
 8001e46:	60bb      	str	r3, [r7, #8]
 8001e48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	607b      	str	r3, [r7, #4]
 8001e4e:	4b33      	ldr	r3, [pc, #204]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	4a32      	ldr	r2, [pc, #200]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5a:	4b30      	ldr	r3, [pc, #192]	@ (8001f1c <MX_GPIO_Init+0x13c>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	607b      	str	r3, [r7, #4]
 8001e64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001e66:	2200      	movs	r2, #0
 8001e68:	217f      	movs	r1, #127	@ 0x7f
 8001e6a:	482d      	ldr	r0, [pc, #180]	@ (8001f20 <MX_GPIO_Init+0x140>)
 8001e6c:	f001 fe18 	bl	8003aa0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_TIM3_Pin|DIR_TIM8_Pin, GPIO_PIN_RESET);
 8001e70:	2200      	movs	r2, #0
 8001e72:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8001e76:	482b      	ldr	r0, [pc, #172]	@ (8001f24 <MX_GPIO_Init+0x144>)
 8001e78:	f001 fe12 	bl	8003aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_TIM1_Pin|DIR_NO_Pin, GPIO_PIN_RESET);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 8001e82:	4829      	ldr	r0, [pc, #164]	@ (8001f28 <MX_GPIO_Init+0x148>)
 8001e84:	f001 fe0c 	bl	8003aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001e88:	237f      	movs	r3, #127	@ 0x7f
 8001e8a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4820      	ldr	r0, [pc, #128]	@ (8001f20 <MX_GPIO_Init+0x140>)
 8001ea0:	f001 fc4a 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	481b      	ldr	r0, [pc, #108]	@ (8001f24 <MX_GPIO_Init+0x144>)
 8001eb8:	f001 fc3e 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001ebc:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001ec0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001eca:	f107 0314 	add.w	r3, r7, #20
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4813      	ldr	r0, [pc, #76]	@ (8001f20 <MX_GPIO_Init+0x140>)
 8001ed2:	f001 fc31 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM3_Pin DIR_TIM8_Pin */
  GPIO_InitStruct.Pin = DIR_TIM3_Pin|DIR_TIM8_Pin;
 8001ed6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001edc:	2301      	movs	r3, #1
 8001ede:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	4619      	mov	r1, r3
 8001eee:	480d      	ldr	r0, [pc, #52]	@ (8001f24 <MX_GPIO_Init+0x144>)
 8001ef0:	f001 fc22 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM1_Pin DIR_NO_Pin */
  GPIO_InitStruct.Pin = DIR_TIM1_Pin|DIR_NO_Pin;
 8001ef4:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 8001ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001efa:	2301      	movs	r3, #1
 8001efc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f02:	2300      	movs	r3, #0
 8001f04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4806      	ldr	r0, [pc, #24]	@ (8001f28 <MX_GPIO_Init+0x148>)
 8001f0e:	f001 fc13 	bl	8003738 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f12:	bf00      	nop
 8001f14:	3728      	adds	r7, #40	@ 0x28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40023800 	.word	0x40023800
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40020800 	.word	0x40020800
 8001f28:	40020000 	.word	0x40020000

08001f2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f30:	b672      	cpsid	i
}
 8001f32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <Error_Handler+0x8>

08001f38 <Init_hmi>:
	{ 1 << 16, Save_Tray_1  },
	{ 1 << 17, Save_Tray_2  },
	{ 1 << 18,Save_Tray_3  },
};
void Init_hmi(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
	Tab->bits.Motor=0x01U;
 8001f3c:	4b05      	ldr	r3, [pc, #20]	@ (8001f54 <Init_hmi+0x1c>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	7813      	ldrb	r3, [r2, #0]
 8001f42:	f043 0302 	orr.w	r3, r3, #2
 8001f46:	7013      	strb	r3, [r2, #0]
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	200001b0 	.word	0x200001b0

08001f58 <Task_scan_HMI>:
    return 0xffff; // không có bit nào = 1
}
// dữ liệu đã lưu ở Coils_Database[1]; 0-5: trái 0x, phải Ox, lên 0x, xuống 0y, lên 0z, xuống 0z

void Task_scan_HMI()
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
	uint8_t current_state=0x00U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	70fb      	strb	r3, [r7, #3]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	e08f      	b.n	8002088 <Task_scan_HMI+0x130>
	{
		current_state= ( (Control_motor->all) &(1<<i))==0x00U ? 0x00U : 0x1U;
 8001f68:	4b4c      	ldr	r3, [pc, #304]	@ (800209c <Task_scan_HMI+0x144>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	461a      	mov	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	fa42 f303 	asr.w	r3, r2, r3
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	bf14      	ite	ne
 8001f7e:	2301      	movne	r3, #1
 8001f80:	2300      	moveq	r3, #0
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	70fb      	strb	r3, [r7, #3]
		if (current_state == 0x1U)
 8001f86:	78fb      	ldrb	r3, [r7, #3]
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d13a      	bne.n	8002002 <Task_scan_HMI+0xaa>
		{
			// --- TRƯỜNG HỢP ĐANG NHẤN ---
			hmi_btns[i].press_timer++; // Mỗi lần gọi là 1ms, cứ thế cộng dồn lên
 8001f8c:	4944      	ldr	r1, [pc, #272]	@ (80020a0 <Task_scan_HMI+0x148>)
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	4613      	mov	r3, r2
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	4413      	add	r3, r2
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	440b      	add	r3, r1
 8001f9a:	3304      	adds	r3, #4
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	1c59      	adds	r1, r3, #1
 8001fa0:	483f      	ldr	r0, [pc, #252]	@ (80020a0 <Task_scan_HMI+0x148>)
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	4413      	add	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4403      	add	r3, r0
 8001fae:	3304      	adds	r3, #4
 8001fb0:	6019      	str	r1, [r3, #0]

			// Nếu giữ đủ 500ms và chưa Jog thì kích hoạt Jog
			if (hmi_btns[i].press_timer >= 1000 && hmi_btns[i].is_jogging == 0)
 8001fb2:	493b      	ldr	r1, [pc, #236]	@ (80020a0 <Task_scan_HMI+0x148>)
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	440b      	add	r3, r1
 8001fc0:	3304      	adds	r3, #4
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fc8:	d352      	bcc.n	8002070 <Task_scan_HMI+0x118>
 8001fca:	4935      	ldr	r1, [pc, #212]	@ (80020a0 <Task_scan_HMI+0x148>)
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	4413      	add	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	3308      	adds	r3, #8
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d147      	bne.n	8002070 <Task_scan_HMI+0x118>
			{
				//MC_Jog(axis, direction, 10000, 5000);
				hmi_btns[i].is_jogging = 1;
 8001fe0:	492f      	ldr	r1, [pc, #188]	@ (80020a0 <Task_scan_HMI+0x148>)
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	4413      	add	r3, r2
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	440b      	add	r3, r1
 8001fee:	3308      	adds	r3, #8
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	701a      	strb	r2, [r3, #0]
				Handel_buttonTable[i].handler(STATUS_JOGGING_OXIS);
 8001ff4:	4a2b      	ldr	r2, [pc, #172]	@ (80020a4 <Task_scan_HMI+0x14c>)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ffc:	2001      	movs	r0, #1
 8001ffe:	4798      	blx	r3
 8002000:	e036      	b.n	8002070 <Task_scan_HMI+0x118>
			}
		}
		else
		{
			// --- TRƯỜNG HỢP NHẢ TAY (current_state == 0) ---
			if (hmi_btns[i].last_state == 1)
 8002002:	4927      	ldr	r1, [pc, #156]	@ (80020a0 <Task_scan_HMI+0x148>)
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	4613      	mov	r3, r2
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	4413      	add	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	440b      	add	r3, r1
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d12c      	bne.n	8002070 <Task_scan_HMI+0x118>
			{ // Chỉ xử lý khi vừa mới nhả tay (Sườn xuống)

				if (hmi_btns[i].press_timer < 1000) {
 8002016:	4922      	ldr	r1, [pc, #136]	@ (80020a0 <Task_scan_HMI+0x148>)
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	4613      	mov	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4413      	add	r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	440b      	add	r3, r1
 8002024:	3304      	adds	r3, #4
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800202c:	d206      	bcs.n	800203c <Task_scan_HMI+0xe4>
					// Nhấn nhả nhanh: Nhích 100 xung
					//MC_MoveRelative(axis, direction * 100, 5000, 2000);
					Handel_buttonTable[i].handler(STATUS_STEP_OXIS);
 800202e:	4a1d      	ldr	r2, [pc, #116]	@ (80020a4 <Task_scan_HMI+0x14c>)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002036:	2002      	movs	r0, #2
 8002038:	4798      	blx	r3
 800203a:	e005      	b.n	8002048 <Task_scan_HMI+0xf0>
				}
				else {
					// Nhả sau khi đã Jog: Dừng trục
					//MC_Stop(axis, 5000);
					Handel_buttonTable[i].handler(STATUS_STOP_OXIS);
 800203c:	4a19      	ldr	r2, [pc, #100]	@ (80020a4 <Task_scan_HMI+0x14c>)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002044:	2003      	movs	r0, #3
 8002046:	4798      	blx	r3
				}
				// Reset các biến để chuẩn bị cho lần nhấn sau
				hmi_btns[i].press_timer = 0;
 8002048:	4915      	ldr	r1, [pc, #84]	@ (80020a0 <Task_scan_HMI+0x148>)
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	4613      	mov	r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4413      	add	r3, r2
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	440b      	add	r3, r1
 8002056:	3304      	adds	r3, #4
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
				hmi_btns[i].is_jogging = 0;
 800205c:	4910      	ldr	r1, [pc, #64]	@ (80020a0 <Task_scan_HMI+0x148>)
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	4613      	mov	r3, r2
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	4413      	add	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	440b      	add	r3, r1
 800206a:	3308      	adds	r3, #8
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]
			}
		}
		// Lưu trạng thái để bắt sườn xuống ở chu kỳ 1ms sau
		hmi_btns[i].last_state = current_state;
 8002070:	490b      	ldr	r1, [pc, #44]	@ (80020a0 <Task_scan_HMI+0x148>)
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	4613      	mov	r3, r2
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	78fa      	ldrb	r2, [r7, #3]
 8002080:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3301      	adds	r3, #1
 8002086:	607b      	str	r3, [r7, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b05      	cmp	r3, #5
 800208c:	f67f af6c 	bls.w	8001f68 <Task_scan_HMI+0x10>
	}
}
 8002090:	bf00      	nop
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	200001ac 	.word	0x200001ac
 80020a0:	200005d0 	.word	0x200005d0
 80020a4:	20000000 	.word	0x20000000

080020a8 <Task_Run_HMI>:
void Task_Run_HMI(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
	if(Emergency!=0) return;
 80020ae:	4b2e      	ldr	r3, [pc, #184]	@ (8002168 <Task_Run_HMI+0xc0>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d153      	bne.n	800215e <Task_Run_HMI+0xb6>
	if(Tab->bits.Main == 1)// && Motor_Lamp->bits.Run == 0)
 80020b6:	4b2d      	ldr	r3, [pc, #180]	@ (800216c <Task_Run_HMI+0xc4>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d14c      	bne.n	8002160 <Task_Run_HMI+0xb8>
	{

	}
	else if (Tab->bits.Motor == 1 && home==0x00U)
 80020c6:	4b29      	ldr	r3, [pc, #164]	@ (800216c <Task_Run_HMI+0xc4>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d032      	beq.n	800213c <Task_Run_HMI+0x94>
 80020d6:	4b26      	ldr	r3, [pc, #152]	@ (8002170 <Task_Run_HMI+0xc8>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d12d      	bne.n	800213c <Task_Run_HMI+0x94>
	{
		uint32_t current = ((Save_Tray -> all) << 16)|(Worker_Control->all<< 8)| (Control_motor->all);
 80020e0:	4b24      	ldr	r3, [pc, #144]	@ (8002174 <Task_Run_HMI+0xcc>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	881b      	ldrh	r3, [r3, #0]
 80020e6:	041a      	lsls	r2, r3, #16
 80020e8:	4b23      	ldr	r3, [pc, #140]	@ (8002178 <Task_Run_HMI+0xd0>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	021b      	lsls	r3, r3, #8
 80020f0:	4313      	orrs	r3, r2
 80020f2:	4a22      	ldr	r2, [pc, #136]	@ (800217c <Task_Run_HMI+0xd4>)
 80020f4:	6812      	ldr	r2, [r2, #0]
 80020f6:	7812      	ldrb	r2, [r2, #0]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	607b      	str	r3, [r7, #4]
		fisrtbit = __builtin_ffs(current)-7;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	fa93 f2a3 	rbit	r2, r3
 8002102:	fab2 f282 	clz	r2, r2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <Task_Run_HMI+0x66>
 800210a:	f04f 32ff 	mov.w	r2, #4294967295
 800210e:	1c53      	adds	r3, r2, #1
 8002110:	b2db      	uxtb	r3, r3
 8002112:	3b07      	subs	r3, #7
 8002114:	b2db      	uxtb	r3, r3
 8002116:	b25a      	sxtb	r2, r3
 8002118:	4b19      	ldr	r3, [pc, #100]	@ (8002180 <Task_Run_HMI+0xd8>)
 800211a:	701a      	strb	r2, [r3, #0]
		if(fisrtbit >= 0)
 800211c:	4b18      	ldr	r3, [pc, #96]	@ (8002180 <Task_Run_HMI+0xd8>)
 800211e:	f993 3000 	ldrsb.w	r3, [r3]
 8002122:	2b00      	cmp	r3, #0
 8002124:	db07      	blt.n	8002136 <Task_Run_HMI+0x8e>
		{
			motorMoveTable[fisrtbit].handler();
 8002126:	4b16      	ldr	r3, [pc, #88]	@ (8002180 <Task_Run_HMI+0xd8>)
 8002128:	f993 3000 	ldrsb.w	r3, [r3]
 800212c:	4a15      	ldr	r2, [pc, #84]	@ (8002184 <Task_Run_HMI+0xdc>)
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	4413      	add	r3, r2
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	4798      	blx	r3
		}
		Task_scan_HMI();
 8002136:	f7ff ff0f 	bl	8001f58 <Task_scan_HMI>
	{
 800213a:	e011      	b.n	8002160 <Task_Run_HMI+0xb8>
	}
	else if(home !=0x00U)
 800213c:	4b0c      	ldr	r3, [pc, #48]	@ (8002170 <Task_Run_HMI+0xc8>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d00c      	beq.n	8002160 <Task_Run_HMI+0xb8>
	{
		// ĐANG VỀ HOME
		if(Move_Home_3Step(&home))
 8002146:	480a      	ldr	r0, [pc, #40]	@ (8002170 <Task_Run_HMI+0xc8>)
 8002148:	f7fe fc34 	bl	80009b4 <Move_Home_3Step>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d006      	beq.n	8002160 <Task_Run_HMI+0xb8>
		{
			Reset_position();
 8002152:	f7fe f9f1 	bl	8000538 <Reset_position>
			home=0x00U;
 8002156:	4b06      	ldr	r3, [pc, #24]	@ (8002170 <Task_Run_HMI+0xc8>)
 8002158:	2200      	movs	r2, #0
 800215a:	701a      	strb	r2, [r3, #0]
 800215c:	e000      	b.n	8002160 <Task_Run_HMI+0xb8>
	if(Emergency!=0) return;
 800215e:	bf00      	nop
		}
	}
}
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	200005ca 	.word	0x200005ca
 800216c:	200001b0 	.word	0x200001b0
 8002170:	200005cc 	.word	0x200005cc
 8002174:	200001b4 	.word	0x200001b4
 8002178:	200001bc 	.word	0x200001bc
 800217c:	200001ac 	.word	0x200001ac
 8002180:	200005c9 	.word	0x200005c9
 8002184:	20000018 	.word	0x20000018

08002188 <Handle_Left>:
//		}
//	}
}
// Nut sang trai Ox -> xa gốc tọa độ
void Handle_Left(uint8_t data)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x00);
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	2200      	movs	r2, #0
 8002196:	4619      	mov	r1, r3
 8002198:	2000      	movs	r0, #0
 800219a:	f7fe fdd5 	bl	8000d48 <MC_MoveHandle>
}
 800219e:	bf00      	nop
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <Handle_Right>:
void Handle_Right(uint8_t data)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b082      	sub	sp, #8
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	4603      	mov	r3, r0
 80021ae:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x01u);
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	2201      	movs	r2, #1
 80021b4:	4619      	mov	r1, r3
 80021b6:	2000      	movs	r0, #0
 80021b8:	f7fe fdc6 	bl	8000d48 <MC_MoveHandle>
}
 80021bc:	bf00      	nop
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <Handle_In>:
void Handle_In(uint8_t data)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x00u);
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	2200      	movs	r2, #0
 80021d2:	4619      	mov	r1, r3
 80021d4:	2001      	movs	r0, #1
 80021d6:	f7fe fdb7 	bl	8000d48 <MC_MoveHandle>
}
 80021da:	bf00      	nop
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <Handle_Out>:
void Handle_Out(uint8_t data)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b082      	sub	sp, #8
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	4603      	mov	r3, r0
 80021ea:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x01u);
 80021ec:	79fb      	ldrb	r3, [r7, #7]
 80021ee:	2201      	movs	r2, #1
 80021f0:	4619      	mov	r1, r3
 80021f2:	2001      	movs	r0, #1
 80021f4:	f7fe fda8 	bl	8000d48 <MC_MoveHandle>
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <Handle_Up>:
void Handle_Up(uint8_t data)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x00u);
 800220a:	79fb      	ldrb	r3, [r7, #7]
 800220c:	2200      	movs	r2, #0
 800220e:	4619      	mov	r1, r3
 8002210:	2002      	movs	r0, #2
 8002212:	f7fe fd99 	bl	8000d48 <MC_MoveHandle>
}
 8002216:	bf00      	nop
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <Handle_Down>:
void Handle_Down(uint8_t data)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	4603      	mov	r3, r0
 8002226:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x01);
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	2201      	movs	r2, #1
 800222c:	4619      	mov	r1, r3
 800222e:	2002      	movs	r0, #2
 8002230:	f7fe fd8a 	bl	8000d48 <MC_MoveHandle>
}
 8002234:	bf00      	nop
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <Pick_handle1>:
void Pick_handle1(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0

}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <Release_handle1>:
void Release_handle1(void)
{
 800224a:	b480      	push	{r7}
 800224c:	af00      	add	r7, sp, #0

}
 800224e:	bf00      	nop
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <Pick_handle2>:
void Pick_handle2(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0

}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr

08002266 <Release_handle2>:
void Release_handle2(void)
{
 8002266:	b480      	push	{r7}
 8002268:	af00      	add	r7, sp, #0

}
 800226a:	bf00      	nop
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <Save_1>:
void Save_1(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
	switch(save)
 8002278:	4b19      	ldr	r3, [pc, #100]	@ (80022e0 <Save_1+0x6c>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b03      	cmp	r3, #3
 800227e:	d01c      	beq.n	80022ba <Save_1+0x46>
 8002280:	2b03      	cmp	r3, #3
 8002282:	dc25      	bgt.n	80022d0 <Save_1+0x5c>
 8002284:	2b01      	cmp	r3, #1
 8002286:	d002      	beq.n	800228e <Save_1+0x1a>
 8002288:	2b02      	cmp	r3, #2
 800228a:	d00b      	beq.n	80022a4 <Save_1+0x30>
 800228c:	e020      	b.n	80022d0 <Save_1+0x5c>
	{
		case 0x01U :
		{
			Copy_Holding_Registers(0x00U,0x06);
 800228e:	2106      	movs	r1, #6
 8002290:	2000      	movs	r0, #0
 8002292:	f009 ffbb 	bl	800c20c <Copy_Holding_Registers>
			// BẬT LED LAMP LÊN BẰNG SET BIT
			Motor_Lamp->bits.ruber1_1=0x01U;
 8002296:	4b13      	ldr	r3, [pc, #76]	@ (80022e4 <Save_1+0x70>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	7813      	ldrb	r3, [r2, #0]
 800229c:	f043 0301 	orr.w	r3, r3, #1
 80022a0:	7013      	strb	r3, [r2, #0]
		}
		break;
 80022a2:	e015      	b.n	80022d0 <Save_1+0x5c>
		case 0x02U :
		{
			Copy_Holding_Registers(0x00U,0x08);
 80022a4:	2108      	movs	r1, #8
 80022a6:	2000      	movs	r0, #0
 80022a8:	f009 ffb0 	bl	800c20c <Copy_Holding_Registers>
			Motor_Lamp->bits.ruber1_2=0x01U;
 80022ac:	4b0d      	ldr	r3, [pc, #52]	@ (80022e4 <Save_1+0x70>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	7813      	ldrb	r3, [r2, #0]
 80022b2:	f043 0302 	orr.w	r3, r3, #2
 80022b6:	7013      	strb	r3, [r2, #0]
		}
		break;
 80022b8:	e00a      	b.n	80022d0 <Save_1+0x5c>
		case 0x03U :
		{
			Copy_Holding_Registers(0x00U,0x0a);
 80022ba:	210a      	movs	r1, #10
 80022bc:	2000      	movs	r0, #0
 80022be:	f009 ffa5 	bl	800c20c <Copy_Holding_Registers>
			Motor_Lamp->bits.ruber1_3=0x01U;
 80022c2:	4b08      	ldr	r3, [pc, #32]	@ (80022e4 <Save_1+0x70>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	7813      	ldrb	r3, [r2, #0]
 80022c8:	f043 0304 	orr.w	r3, r3, #4
 80022cc:	7013      	strb	r3, [r2, #0]
		}
		break;
 80022ce:	bf00      	nop
	}
	save=0x00;
 80022d0:	4b03      	ldr	r3, [pc, #12]	@ (80022e0 <Save_1+0x6c>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	701a      	strb	r2, [r3, #0]
	Reset_Tray(0x03);
 80022d6:	2003      	movs	r0, #3
 80022d8:	f009 ffba 	bl	800c250 <Reset_Tray>

}
 80022dc:	bf00      	nop
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	200005cb 	.word	0x200005cb
 80022e4:	200001b8 	.word	0x200001b8

080022e8 <Save_2>:
void Save_2(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
	switch(save)
 80022ec:	4b19      	ldr	r3, [pc, #100]	@ (8002354 <Save_2+0x6c>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	2b06      	cmp	r3, #6
 80022f2:	d01c      	beq.n	800232e <Save_2+0x46>
 80022f4:	2b06      	cmp	r3, #6
 80022f6:	dc25      	bgt.n	8002344 <Save_2+0x5c>
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	d002      	beq.n	8002302 <Save_2+0x1a>
 80022fc:	2b05      	cmp	r3, #5
 80022fe:	d00b      	beq.n	8002318 <Save_2+0x30>
 8002300:	e020      	b.n	8002344 <Save_2+0x5c>
	{
		case 0x04U :
		{
			Copy_Holding_Registers(0x00U,12);
 8002302:	210c      	movs	r1, #12
 8002304:	2000      	movs	r0, #0
 8002306:	f009 ff81 	bl	800c20c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray1_1=0x01U;
 800230a:	4b13      	ldr	r3, [pc, #76]	@ (8002358 <Save_2+0x70>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	7813      	ldrb	r3, [r2, #0]
 8002310:	f043 0308 	orr.w	r3, r3, #8
 8002314:	7013      	strb	r3, [r2, #0]
		}
		break;
 8002316:	e015      	b.n	8002344 <Save_2+0x5c>
		case 0x05U :
		{
			Copy_Holding_Registers(0x00U,14);
 8002318:	210e      	movs	r1, #14
 800231a:	2000      	movs	r0, #0
 800231c:	f009 ff76 	bl	800c20c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray1_2=0x01U;
 8002320:	4b0d      	ldr	r3, [pc, #52]	@ (8002358 <Save_2+0x70>)
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	7813      	ldrb	r3, [r2, #0]
 8002326:	f043 0310 	orr.w	r3, r3, #16
 800232a:	7013      	strb	r3, [r2, #0]
		}
		break;
 800232c:	e00a      	b.n	8002344 <Save_2+0x5c>
		case 0x06U :
		{
			Copy_Holding_Registers(0x00U,16);
 800232e:	2110      	movs	r1, #16
 8002330:	2000      	movs	r0, #0
 8002332:	f009 ff6b 	bl	800c20c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray1_3=0x01U;
 8002336:	4b08      	ldr	r3, [pc, #32]	@ (8002358 <Save_2+0x70>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	7813      	ldrb	r3, [r2, #0]
 800233c:	f043 0320 	orr.w	r3, r3, #32
 8002340:	7013      	strb	r3, [r2, #0]
		}
		break;
 8002342:	bf00      	nop
	}
	save=0x00;
 8002344:	4b03      	ldr	r3, [pc, #12]	@ (8002354 <Save_2+0x6c>)
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
	Reset_Tray(0x03);
 800234a:	2003      	movs	r0, #3
 800234c:	f009 ff80 	bl	800c250 <Reset_Tray>
}
 8002350:	bf00      	nop
 8002352:	bd80      	pop	{r7, pc}
 8002354:	200005cb 	.word	0x200005cb
 8002358:	200001b8 	.word	0x200001b8

0800235c <Save_3>:
void Save_3(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	switch(save)
 8002360:	4b1c      	ldr	r3, [pc, #112]	@ (80023d4 <Save_3+0x78>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	2b09      	cmp	r3, #9
 8002366:	d022      	beq.n	80023ae <Save_3+0x52>
 8002368:	2b09      	cmp	r3, #9
 800236a:	dc2e      	bgt.n	80023ca <Save_3+0x6e>
 800236c:	2b07      	cmp	r3, #7
 800236e:	d002      	beq.n	8002376 <Save_3+0x1a>
 8002370:	2b08      	cmp	r3, #8
 8002372:	d00e      	beq.n	8002392 <Save_3+0x36>
 8002374:	e029      	b.n	80023ca <Save_3+0x6e>
	{
		case 0x07U :
		{
			Copy_Holding_Registers(0x00U,18);
 8002376:	2112      	movs	r1, #18
 8002378:	2000      	movs	r0, #0
 800237a:	f009 ff47 	bl	800c20c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray2_1=0x01U;
 800237e:	4b16      	ldr	r3, [pc, #88]	@ (80023d8 <Save_3+0x7c>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	7813      	ldrb	r3, [r2, #0]
 8002384:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002388:	7013      	strb	r3, [r2, #0]
			Reset_Tray(0x03);
 800238a:	2003      	movs	r0, #3
 800238c:	f009 ff60 	bl	800c250 <Reset_Tray>
		}
		break;
 8002390:	e01b      	b.n	80023ca <Save_3+0x6e>
		case 0x08U :
		{
			Copy_Holding_Registers(0x00U,20U);
 8002392:	2114      	movs	r1, #20
 8002394:	2000      	movs	r0, #0
 8002396:	f009 ff39 	bl	800c20c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray2_2=0x01U;
 800239a:	4b0f      	ldr	r3, [pc, #60]	@ (80023d8 <Save_3+0x7c>)
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	7813      	ldrb	r3, [r2, #0]
 80023a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023a4:	7013      	strb	r3, [r2, #0]
			Reset_Tray(0x03);
 80023a6:	2003      	movs	r0, #3
 80023a8:	f009 ff52 	bl	800c250 <Reset_Tray>
		}
		break;
 80023ac:	e00d      	b.n	80023ca <Save_3+0x6e>
		case 0x09U :
		{
			Copy_Holding_Registers(0x00U,22U);
 80023ae:	2116      	movs	r1, #22
 80023b0:	2000      	movs	r0, #0
 80023b2:	f009 ff2b 	bl	800c20c <Copy_Holding_Registers>
			Motor_Lamp->bits.tray2_3=0x01U;
 80023b6:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <Save_3+0x7c>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	7853      	ldrb	r3, [r2, #1]
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	7053      	strb	r3, [r2, #1]

			Reset_Tray(0x04);
 80023c2:	2004      	movs	r0, #4
 80023c4:	f009 ff44 	bl	800c250 <Reset_Tray>
		}
		break;
 80023c8:	bf00      	nop
	}
	save=0x00;
 80023ca:	4b02      	ldr	r3, [pc, #8]	@ (80023d4 <Save_3+0x78>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]

}
 80023d0:	bf00      	nop
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	200005cb 	.word	0x200005cb
 80023d8:	200001b8 	.word	0x200001b8

080023dc <Setmove_point>:
void Setmove_point(void)
{
 80023dc:	b598      	push	{r3, r4, r7, lr}
 80023de:	af00      	add	r7, sp, #0
	switch(save)
 80023e0:	4b78      	ldr	r3, [pc, #480]	@ (80025c4 <Setmove_point+0x1e8>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	3b01      	subs	r3, #1
 80023e6:	2b08      	cmp	r3, #8
 80023e8:	f200 80dc 	bhi.w	80025a4 <Setmove_point+0x1c8>
 80023ec:	a201      	add	r2, pc, #4	@ (adr r2, 80023f4 <Setmove_point+0x18>)
 80023ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f2:	bf00      	nop
 80023f4:	08002419 	.word	0x08002419
 80023f8:	08002445 	.word	0x08002445
 80023fc:	08002471 	.word	0x08002471
 8002400:	0800249d 	.word	0x0800249d
 8002404:	080024c9 	.word	0x080024c9
 8002408:	080024f5 	.word	0x080024f5
 800240c:	08002521 	.word	0x08002521
 8002410:	0800254d 	.word	0x0800254d
 8002414:	08002579 	.word	0x08002579
	{
		case 0x01:
		{
			MC_MoveLinear(Get_Holding_Registers(6),Get_Holding_Registers(7),Holding_Registers_Database[2],10000);
 8002418:	2006      	movs	r0, #6
 800241a:	f009 fee1 	bl	800c1e0 <Get_Holding_Registers>
 800241e:	4603      	mov	r3, r0
 8002420:	461c      	mov	r4, r3
 8002422:	2007      	movs	r0, #7
 8002424:	f009 fedc 	bl	800c1e0 <Get_Holding_Registers>
 8002428:	4603      	mov	r3, r0
 800242a:	4619      	mov	r1, r3
 800242c:	4b66      	ldr	r3, [pc, #408]	@ (80025c8 <Setmove_point+0x1ec>)
 800242e:	889b      	ldrh	r3, [r3, #4]
 8002430:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 80025cc <Setmove_point+0x1f0>
 8002434:	461a      	mov	r2, r3
 8002436:	4620      	mov	r0, r4
 8002438:	f7fe fbfa 	bl	8000c30 <MC_MoveLinear>
			Reset_Tray(0x03);
 800243c:	2003      	movs	r0, #3
 800243e:	f009 ff07 	bl	800c250 <Reset_Tray>
		}
		break;
 8002442:	e0b0      	b.n	80025a6 <Setmove_point+0x1ca>
		case 0x02:
		{
			MC_MoveLinear(Get_Holding_Registers(8),Get_Holding_Registers(9),Holding_Registers_Database[2],10000);
 8002444:	2008      	movs	r0, #8
 8002446:	f009 fecb 	bl	800c1e0 <Get_Holding_Registers>
 800244a:	4603      	mov	r3, r0
 800244c:	461c      	mov	r4, r3
 800244e:	2009      	movs	r0, #9
 8002450:	f009 fec6 	bl	800c1e0 <Get_Holding_Registers>
 8002454:	4603      	mov	r3, r0
 8002456:	4619      	mov	r1, r3
 8002458:	4b5b      	ldr	r3, [pc, #364]	@ (80025c8 <Setmove_point+0x1ec>)
 800245a:	889b      	ldrh	r3, [r3, #4]
 800245c:	ed9f 0a5b 	vldr	s0, [pc, #364]	@ 80025cc <Setmove_point+0x1f0>
 8002460:	461a      	mov	r2, r3
 8002462:	4620      	mov	r0, r4
 8002464:	f7fe fbe4 	bl	8000c30 <MC_MoveLinear>
			Reset_Tray(0x03);
 8002468:	2003      	movs	r0, #3
 800246a:	f009 fef1 	bl	800c250 <Reset_Tray>
		}
		break;
 800246e:	e09a      	b.n	80025a6 <Setmove_point+0x1ca>
		case 0x03:
		{
			MC_MoveLinear(Get_Holding_Registers(10),Get_Holding_Registers(11),Holding_Registers_Database[2],10000);
 8002470:	200a      	movs	r0, #10
 8002472:	f009 feb5 	bl	800c1e0 <Get_Holding_Registers>
 8002476:	4603      	mov	r3, r0
 8002478:	461c      	mov	r4, r3
 800247a:	200b      	movs	r0, #11
 800247c:	f009 feb0 	bl	800c1e0 <Get_Holding_Registers>
 8002480:	4603      	mov	r3, r0
 8002482:	4619      	mov	r1, r3
 8002484:	4b50      	ldr	r3, [pc, #320]	@ (80025c8 <Setmove_point+0x1ec>)
 8002486:	889b      	ldrh	r3, [r3, #4]
 8002488:	ed9f 0a50 	vldr	s0, [pc, #320]	@ 80025cc <Setmove_point+0x1f0>
 800248c:	461a      	mov	r2, r3
 800248e:	4620      	mov	r0, r4
 8002490:	f7fe fbce 	bl	8000c30 <MC_MoveLinear>
			Reset_Tray(0x03);
 8002494:	2003      	movs	r0, #3
 8002496:	f009 fedb 	bl	800c250 <Reset_Tray>
		}
		break;
 800249a:	e084      	b.n	80025a6 <Setmove_point+0x1ca>
		case 0x04:
		{
			MC_MoveLinear(Get_Holding_Registers(12),Get_Holding_Registers(13),Holding_Registers_Database[2],10000);
 800249c:	200c      	movs	r0, #12
 800249e:	f009 fe9f 	bl	800c1e0 <Get_Holding_Registers>
 80024a2:	4603      	mov	r3, r0
 80024a4:	461c      	mov	r4, r3
 80024a6:	200d      	movs	r0, #13
 80024a8:	f009 fe9a 	bl	800c1e0 <Get_Holding_Registers>
 80024ac:	4603      	mov	r3, r0
 80024ae:	4619      	mov	r1, r3
 80024b0:	4b45      	ldr	r3, [pc, #276]	@ (80025c8 <Setmove_point+0x1ec>)
 80024b2:	889b      	ldrh	r3, [r3, #4]
 80024b4:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 80025cc <Setmove_point+0x1f0>
 80024b8:	461a      	mov	r2, r3
 80024ba:	4620      	mov	r0, r4
 80024bc:	f7fe fbb8 	bl	8000c30 <MC_MoveLinear>
			Reset_Tray(0x03);
 80024c0:	2003      	movs	r0, #3
 80024c2:	f009 fec5 	bl	800c250 <Reset_Tray>
		}
		break;
 80024c6:	e06e      	b.n	80025a6 <Setmove_point+0x1ca>
		case 0x05:
		{
			MC_MoveLinear(Get_Holding_Registers(14),Get_Holding_Registers(15),Holding_Registers_Database[2],10000);
 80024c8:	200e      	movs	r0, #14
 80024ca:	f009 fe89 	bl	800c1e0 <Get_Holding_Registers>
 80024ce:	4603      	mov	r3, r0
 80024d0:	461c      	mov	r4, r3
 80024d2:	200f      	movs	r0, #15
 80024d4:	f009 fe84 	bl	800c1e0 <Get_Holding_Registers>
 80024d8:	4603      	mov	r3, r0
 80024da:	4619      	mov	r1, r3
 80024dc:	4b3a      	ldr	r3, [pc, #232]	@ (80025c8 <Setmove_point+0x1ec>)
 80024de:	889b      	ldrh	r3, [r3, #4]
 80024e0:	ed9f 0a3a 	vldr	s0, [pc, #232]	@ 80025cc <Setmove_point+0x1f0>
 80024e4:	461a      	mov	r2, r3
 80024e6:	4620      	mov	r0, r4
 80024e8:	f7fe fba2 	bl	8000c30 <MC_MoveLinear>
			Reset_Tray(0x03);
 80024ec:	2003      	movs	r0, #3
 80024ee:	f009 feaf 	bl	800c250 <Reset_Tray>
		}
		break;
 80024f2:	e058      	b.n	80025a6 <Setmove_point+0x1ca>
		case 0x06:
		{
			MC_MoveLinear(Get_Holding_Registers(16),Get_Holding_Registers(17),Holding_Registers_Database[2],10000);
 80024f4:	2010      	movs	r0, #16
 80024f6:	f009 fe73 	bl	800c1e0 <Get_Holding_Registers>
 80024fa:	4603      	mov	r3, r0
 80024fc:	461c      	mov	r4, r3
 80024fe:	2011      	movs	r0, #17
 8002500:	f009 fe6e 	bl	800c1e0 <Get_Holding_Registers>
 8002504:	4603      	mov	r3, r0
 8002506:	4619      	mov	r1, r3
 8002508:	4b2f      	ldr	r3, [pc, #188]	@ (80025c8 <Setmove_point+0x1ec>)
 800250a:	889b      	ldrh	r3, [r3, #4]
 800250c:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 80025cc <Setmove_point+0x1f0>
 8002510:	461a      	mov	r2, r3
 8002512:	4620      	mov	r0, r4
 8002514:	f7fe fb8c 	bl	8000c30 <MC_MoveLinear>
			Reset_Tray(0x03);
 8002518:	2003      	movs	r0, #3
 800251a:	f009 fe99 	bl	800c250 <Reset_Tray>
		}
		break;
 800251e:	e042      	b.n	80025a6 <Setmove_point+0x1ca>
		case 0x07:
		{
			MC_MoveLinear(Get_Holding_Registers(18),Get_Holding_Registers(19),Holding_Registers_Database[2],10000);
 8002520:	2012      	movs	r0, #18
 8002522:	f009 fe5d 	bl	800c1e0 <Get_Holding_Registers>
 8002526:	4603      	mov	r3, r0
 8002528:	461c      	mov	r4, r3
 800252a:	2013      	movs	r0, #19
 800252c:	f009 fe58 	bl	800c1e0 <Get_Holding_Registers>
 8002530:	4603      	mov	r3, r0
 8002532:	4619      	mov	r1, r3
 8002534:	4b24      	ldr	r3, [pc, #144]	@ (80025c8 <Setmove_point+0x1ec>)
 8002536:	889b      	ldrh	r3, [r3, #4]
 8002538:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 80025cc <Setmove_point+0x1f0>
 800253c:	461a      	mov	r2, r3
 800253e:	4620      	mov	r0, r4
 8002540:	f7fe fb76 	bl	8000c30 <MC_MoveLinear>
			Reset_Tray(0x03);
 8002544:	2003      	movs	r0, #3
 8002546:	f009 fe83 	bl	800c250 <Reset_Tray>
		}
		break;
 800254a:	e02c      	b.n	80025a6 <Setmove_point+0x1ca>
		case 0x08:
		{
			MC_MoveLinear(Get_Holding_Registers(20),Get_Holding_Registers(21),Holding_Registers_Database[2],10000);
 800254c:	2014      	movs	r0, #20
 800254e:	f009 fe47 	bl	800c1e0 <Get_Holding_Registers>
 8002552:	4603      	mov	r3, r0
 8002554:	461c      	mov	r4, r3
 8002556:	2015      	movs	r0, #21
 8002558:	f009 fe42 	bl	800c1e0 <Get_Holding_Registers>
 800255c:	4603      	mov	r3, r0
 800255e:	4619      	mov	r1, r3
 8002560:	4b19      	ldr	r3, [pc, #100]	@ (80025c8 <Setmove_point+0x1ec>)
 8002562:	889b      	ldrh	r3, [r3, #4]
 8002564:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 80025cc <Setmove_point+0x1f0>
 8002568:	461a      	mov	r2, r3
 800256a:	4620      	mov	r0, r4
 800256c:	f7fe fb60 	bl	8000c30 <MC_MoveLinear>
			Reset_Tray(0x03);
 8002570:	2003      	movs	r0, #3
 8002572:	f009 fe6d 	bl	800c250 <Reset_Tray>
		}
		break;
 8002576:	e016      	b.n	80025a6 <Setmove_point+0x1ca>
		case 0x09:
		{
			MC_MoveLinear(Get_Holding_Registers(22),Get_Holding_Registers(23),Holding_Registers_Database[2],10000);
 8002578:	2016      	movs	r0, #22
 800257a:	f009 fe31 	bl	800c1e0 <Get_Holding_Registers>
 800257e:	4603      	mov	r3, r0
 8002580:	461c      	mov	r4, r3
 8002582:	2017      	movs	r0, #23
 8002584:	f009 fe2c 	bl	800c1e0 <Get_Holding_Registers>
 8002588:	4603      	mov	r3, r0
 800258a:	4619      	mov	r1, r3
 800258c:	4b0e      	ldr	r3, [pc, #56]	@ (80025c8 <Setmove_point+0x1ec>)
 800258e:	889b      	ldrh	r3, [r3, #4]
 8002590:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 80025cc <Setmove_point+0x1f0>
 8002594:	461a      	mov	r2, r3
 8002596:	4620      	mov	r0, r4
 8002598:	f7fe fb4a 	bl	8000c30 <MC_MoveLinear>
			Reset_Tray(0x04);
 800259c:	2004      	movs	r0, #4
 800259e:	f009 fe57 	bl	800c250 <Reset_Tray>
		}
		break;
 80025a2:	e000      	b.n	80025a6 <Setmove_point+0x1ca>
		default:
		break;
 80025a4:	bf00      	nop
	}
	Reset_Tray(0x02);
 80025a6:	2002      	movs	r0, #2
 80025a8:	f009 fe52 	bl	800c250 <Reset_Tray>
	save=0x00U;
 80025ac:	4b05      	ldr	r3, [pc, #20]	@ (80025c4 <Setmove_point+0x1e8>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]
	Motor_Lamp->bits.led_move=0x01U;
 80025b2:	4b07      	ldr	r3, [pc, #28]	@ (80025d0 <Setmove_point+0x1f4>)
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	7853      	ldrb	r3, [r2, #1]
 80025b8:	f043 0302 	orr.w	r3, r3, #2
 80025bc:	7053      	strb	r3, [r2, #1]

}
 80025be:	bf00      	nop
 80025c0:	bd98      	pop	{r3, r4, r7, pc}
 80025c2:	bf00      	nop
 80025c4:	200005cb 	.word	0x200005cb
 80025c8:	20002400 	.word	0x20002400
 80025cc:	461c4000 	.word	0x461c4000
 80025d0:	200001b8 	.word	0x200001b8

080025d4 <Save_Glass_1>:
void Save_Glass_1(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_1 7 và 8
	save=0x01;
 80025d8:	4b03      	ldr	r3, [pc, #12]	@ (80025e8 <Save_Glass_1+0x14>)
 80025da:	2201      	movs	r2, #1
 80025dc:	701a      	strb	r2, [r3, #0]
}
 80025de:	bf00      	nop
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	200005cb 	.word	0x200005cb

080025ec <Save_Glass_2>:
void Save_Glass_2(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x02;
 80025f0:	4b03      	ldr	r3, [pc, #12]	@ (8002600 <Save_Glass_2+0x14>)
 80025f2:	2202      	movs	r2, #2
 80025f4:	701a      	strb	r2, [r3, #0]
}
 80025f6:	bf00      	nop
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	200005cb 	.word	0x200005cb

08002604 <Save_Glass_3>:
void Save_Glass_3(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_3 vào flash và trên biến
	save=0x03;
 8002608:	4b03      	ldr	r3, [pc, #12]	@ (8002618 <Save_Glass_3+0x14>)
 800260a:	2203      	movs	r2, #3
 800260c:	701a      	strb	r2, [r3, #0]
}
 800260e:	bf00      	nop
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	200005cb 	.word	0x200005cb

0800261c <Save_Cover_1>:
{
	// Lưu giá trị glass_2 vào flash và trên biến

}
void Save_Cover_1(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x04;
 8002620:	4b03      	ldr	r3, [pc, #12]	@ (8002630 <Save_Cover_1+0x14>)
 8002622:	2204      	movs	r2, #4
 8002624:	701a      	strb	r2, [r3, #0]
}
 8002626:	bf00      	nop
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	200005cb 	.word	0x200005cb

08002634 <Save_Cover_2>:
void Save_Cover_2(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x05;
 8002638:	4b03      	ldr	r3, [pc, #12]	@ (8002648 <Save_Cover_2+0x14>)
 800263a:	2205      	movs	r2, #5
 800263c:	701a      	strb	r2, [r3, #0]
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	200005cb 	.word	0x200005cb

0800264c <Save_Cover_3>:
void Save_Cover_3(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x06;
 8002650:	4b03      	ldr	r3, [pc, #12]	@ (8002660 <Save_Cover_3+0x14>)
 8002652:	2206      	movs	r2, #6
 8002654:	701a      	strb	r2, [r3, #0]
}
 8002656:	bf00      	nop
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	200005cb 	.word	0x200005cb

08002664 <Save_Tray_1>:
void Save_Cover_All(void)
{
	// Lưu giá trị glass_2 vào flash và trên biến
}
void Save_Tray_1(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
	save=0x07U;
 8002668:	4b03      	ldr	r3, [pc, #12]	@ (8002678 <Save_Tray_1+0x14>)
 800266a:	2207      	movs	r2, #7
 800266c:	701a      	strb	r2, [r3, #0]
}
 800266e:	bf00      	nop
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	200005cb 	.word	0x200005cb

0800267c <Save_Tray_2>:
void Save_Tray_2(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0

	save=0x08U;
 8002680:	4b03      	ldr	r3, [pc, #12]	@ (8002690 <Save_Tray_2+0x14>)
 8002682:	2208      	movs	r2, #8
 8002684:	701a      	strb	r2, [r3, #0]
}
 8002686:	bf00      	nop
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	200005cb 	.word	0x200005cb

08002694 <Save_Tray_3>:
void Save_Tray_3(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0

	save=0x09U;
 8002698:	4b03      	ldr	r3, [pc, #12]	@ (80026a8 <Save_Tray_3+0x14>)
 800269a:	2209      	movs	r2, #9
 800269c:	701a      	strb	r2, [r3, #0]
}
 800269e:	bf00      	nop
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	200005cb 	.word	0x200005cb

080026ac <Handle_Set>:
void Handle_Set(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
	MC_MoveLinear(Holding_Registers_Database[0],Holding_Registers_Database[1],Holding_Registers_Database[2],10000);
 80026b0:	4b07      	ldr	r3, [pc, #28]	@ (80026d0 <Handle_Set+0x24>)
 80026b2:	881b      	ldrh	r3, [r3, #0]
 80026b4:	4618      	mov	r0, r3
 80026b6:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <Handle_Set+0x24>)
 80026b8:	885b      	ldrh	r3, [r3, #2]
 80026ba:	4619      	mov	r1, r3
 80026bc:	4b04      	ldr	r3, [pc, #16]	@ (80026d0 <Handle_Set+0x24>)
 80026be:	889b      	ldrh	r3, [r3, #4]
 80026c0:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 80026d4 <Handle_Set+0x28>
 80026c4:	461a      	mov	r2, r3
 80026c6:	f7fe fab3 	bl	8000c30 <MC_MoveLinear>

}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20002400 	.word	0x20002400
 80026d4:	461c4000 	.word	0x461c4000

080026d8 <Handle_Home>:
void Handle_Home(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
	if(home==0x00U)
 80026dc:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <Handle_Home+0x20>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d102      	bne.n	80026ec <Handle_Home+0x14>
	{
		home=0x01U;
 80026e6:	4b04      	ldr	r3, [pc, #16]	@ (80026f8 <Handle_Home+0x20>)
 80026e8:	2201      	movs	r2, #1
 80026ea:	701a      	strb	r2, [r3, #0]
	}
	// đi về hôm với với quang đường tối đa là max hoặc chạm cảm biến rồi dừng
	// đi xa home 1 đoạn 10cm
	// lùi lại home với tần số 1Hz, để chạm home thì đó set current_pos =0x00U;
}
 80026ec:	bf00      	nop
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	200005cc 	.word	0x200005cc

080026fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	607b      	str	r3, [r7, #4]
 8002706:	4b10      	ldr	r3, [pc, #64]	@ (8002748 <HAL_MspInit+0x4c>)
 8002708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270a:	4a0f      	ldr	r2, [pc, #60]	@ (8002748 <HAL_MspInit+0x4c>)
 800270c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002710:	6453      	str	r3, [r2, #68]	@ 0x44
 8002712:	4b0d      	ldr	r3, [pc, #52]	@ (8002748 <HAL_MspInit+0x4c>)
 8002714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002716:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800271a:	607b      	str	r3, [r7, #4]
 800271c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	603b      	str	r3, [r7, #0]
 8002722:	4b09      	ldr	r3, [pc, #36]	@ (8002748 <HAL_MspInit+0x4c>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	4a08      	ldr	r2, [pc, #32]	@ (8002748 <HAL_MspInit+0x4c>)
 8002728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800272c:	6413      	str	r3, [r2, #64]	@ 0x40
 800272e:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <HAL_MspInit+0x4c>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002736:	603b      	str	r3, [r7, #0]
 8002738:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800273a:	bf00      	nop
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40023800 	.word	0x40023800

0800274c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b08a      	sub	sp, #40	@ 0x28
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a4a      	ldr	r2, [pc, #296]	@ (8002884 <HAL_TIM_Base_MspInit+0x138>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d10e      	bne.n	800277c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
 8002762:	4b49      	ldr	r3, [pc, #292]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002766:	4a48      	ldr	r2, [pc, #288]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002768:	f043 0301 	orr.w	r3, r3, #1
 800276c:	6453      	str	r3, [r2, #68]	@ 0x44
 800276e:	4b46      	ldr	r3, [pc, #280]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	627b      	str	r3, [r7, #36]	@ 0x24
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800277a:	e07e      	b.n	800287a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002784:	d10e      	bne.n	80027a4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	623b      	str	r3, [r7, #32]
 800278a:	4b3f      	ldr	r3, [pc, #252]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 800278c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278e:	4a3e      	ldr	r2, [pc, #248]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	6413      	str	r3, [r2, #64]	@ 0x40
 8002796:	4b3c      	ldr	r3, [pc, #240]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	623b      	str	r3, [r7, #32]
 80027a0:	6a3b      	ldr	r3, [r7, #32]
}
 80027a2:	e06a      	b.n	800287a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a38      	ldr	r2, [pc, #224]	@ (800288c <HAL_TIM_Base_MspInit+0x140>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d10e      	bne.n	80027cc <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	61fb      	str	r3, [r7, #28]
 80027b2:	4b35      	ldr	r3, [pc, #212]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	4a34      	ldr	r2, [pc, #208]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 80027b8:	f043 0302 	orr.w	r3, r3, #2
 80027bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80027be:	4b32      	ldr	r3, [pc, #200]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	61fb      	str	r3, [r7, #28]
 80027c8:	69fb      	ldr	r3, [r7, #28]
}
 80027ca:	e056      	b.n	800287a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a2f      	ldr	r2, [pc, #188]	@ (8002890 <HAL_TIM_Base_MspInit+0x144>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d10e      	bne.n	80027f4 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
 80027da:	4b2b      	ldr	r3, [pc, #172]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	4a2a      	ldr	r2, [pc, #168]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 80027e0:	f043 0304 	orr.w	r3, r3, #4
 80027e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027e6:	4b28      	ldr	r3, [pc, #160]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	61bb      	str	r3, [r7, #24]
 80027f0:	69bb      	ldr	r3, [r7, #24]
}
 80027f2:	e042      	b.n	800287a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a26      	ldr	r2, [pc, #152]	@ (8002894 <HAL_TIM_Base_MspInit+0x148>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d10e      	bne.n	800281c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	617b      	str	r3, [r7, #20]
 8002802:	4b21      	ldr	r3, [pc, #132]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	4a20      	ldr	r2, [pc, #128]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002808:	f043 0308 	orr.w	r3, r3, #8
 800280c:	6413      	str	r3, [r2, #64]	@ 0x40
 800280e:	4b1e      	ldr	r3, [pc, #120]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	f003 0308 	and.w	r3, r3, #8
 8002816:	617b      	str	r3, [r7, #20]
 8002818:	697b      	ldr	r3, [r7, #20]
}
 800281a:	e02e      	b.n	800287a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a1d      	ldr	r2, [pc, #116]	@ (8002898 <HAL_TIM_Base_MspInit+0x14c>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d116      	bne.n	8002854 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	4b17      	ldr	r3, [pc, #92]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	4a16      	ldr	r2, [pc, #88]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002830:	f043 0320 	orr.w	r3, r3, #32
 8002834:	6413      	str	r3, [r2, #64]	@ 0x40
 8002836:	4b14      	ldr	r3, [pc, #80]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283a:	f003 0320 	and.w	r3, r3, #32
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002842:	2200      	movs	r2, #0
 8002844:	2100      	movs	r1, #0
 8002846:	2037      	movs	r0, #55	@ 0x37
 8002848:	f000 fb3d 	bl	8002ec6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800284c:	2037      	movs	r0, #55	@ 0x37
 800284e:	f000 fb56 	bl	8002efe <HAL_NVIC_EnableIRQ>
}
 8002852:	e012      	b.n	800287a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM8)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a10      	ldr	r2, [pc, #64]	@ (800289c <HAL_TIM_Base_MspInit+0x150>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d10d      	bne.n	800287a <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	60fb      	str	r3, [r7, #12]
 8002862:	4b09      	ldr	r3, [pc, #36]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002866:	4a08      	ldr	r2, [pc, #32]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002868:	f043 0302 	orr.w	r3, r3, #2
 800286c:	6453      	str	r3, [r2, #68]	@ 0x44
 800286e:	4b06      	ldr	r3, [pc, #24]	@ (8002888 <HAL_TIM_Base_MspInit+0x13c>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	60fb      	str	r3, [r7, #12]
 8002878:	68fb      	ldr	r3, [r7, #12]
}
 800287a:	bf00      	nop
 800287c:	3728      	adds	r7, #40	@ 0x28
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40010000 	.word	0x40010000
 8002888:	40023800 	.word	0x40023800
 800288c:	40000400 	.word	0x40000400
 8002890:	40000800 	.word	0x40000800
 8002894:	40000c00 	.word	0x40000c00
 8002898:	40001400 	.word	0x40001400
 800289c:	40010400 	.word	0x40010400

080028a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08a      	sub	sp, #40	@ 0x28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	60da      	str	r2, [r3, #12]
 80028b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a37      	ldr	r2, [pc, #220]	@ (800299c <HAL_TIM_MspPostInit+0xfc>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d11f      	bne.n	8002902 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	4b36      	ldr	r3, [pc, #216]	@ (80029a0 <HAL_TIM_MspPostInit+0x100>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	4a35      	ldr	r2, [pc, #212]	@ (80029a0 <HAL_TIM_MspPostInit+0x100>)
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d2:	4b33      	ldr	r3, [pc, #204]	@ (80029a0 <HAL_TIM_MspPostInit+0x100>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80028de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e4:	2302      	movs	r3, #2
 80028e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ec:	2300      	movs	r3, #0
 80028ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028f0:	2301      	movs	r3, #1
 80028f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f4:	f107 0314 	add.w	r3, r7, #20
 80028f8:	4619      	mov	r1, r3
 80028fa:	482a      	ldr	r0, [pc, #168]	@ (80029a4 <HAL_TIM_MspPostInit+0x104>)
 80028fc:	f000 ff1c 	bl	8003738 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002900:	e047      	b.n	8002992 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a28      	ldr	r2, [pc, #160]	@ (80029a8 <HAL_TIM_MspPostInit+0x108>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d11e      	bne.n	800294a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800290c:	2300      	movs	r3, #0
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	4b23      	ldr	r3, [pc, #140]	@ (80029a0 <HAL_TIM_MspPostInit+0x100>)
 8002912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002914:	4a22      	ldr	r2, [pc, #136]	@ (80029a0 <HAL_TIM_MspPostInit+0x100>)
 8002916:	f043 0304 	orr.w	r3, r3, #4
 800291a:	6313      	str	r3, [r2, #48]	@ 0x30
 800291c:	4b20      	ldr	r3, [pc, #128]	@ (80029a0 <HAL_TIM_MspPostInit+0x100>)
 800291e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002928:	2340      	movs	r3, #64	@ 0x40
 800292a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800292c:	2302      	movs	r3, #2
 800292e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002930:	2300      	movs	r3, #0
 8002932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002934:	2300      	movs	r3, #0
 8002936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002938:	2302      	movs	r3, #2
 800293a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800293c:	f107 0314 	add.w	r3, r7, #20
 8002940:	4619      	mov	r1, r3
 8002942:	481a      	ldr	r0, [pc, #104]	@ (80029ac <HAL_TIM_MspPostInit+0x10c>)
 8002944:	f000 fef8 	bl	8003738 <HAL_GPIO_Init>
}
 8002948:	e023      	b.n	8002992 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a18      	ldr	r2, [pc, #96]	@ (80029b0 <HAL_TIM_MspPostInit+0x110>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d11e      	bne.n	8002992 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002954:	2300      	movs	r3, #0
 8002956:	60bb      	str	r3, [r7, #8]
 8002958:	4b11      	ldr	r3, [pc, #68]	@ (80029a0 <HAL_TIM_MspPostInit+0x100>)
 800295a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295c:	4a10      	ldr	r2, [pc, #64]	@ (80029a0 <HAL_TIM_MspPostInit+0x100>)
 800295e:	f043 0304 	orr.w	r3, r3, #4
 8002962:	6313      	str	r3, [r2, #48]	@ 0x30
 8002964:	4b0e      	ldr	r3, [pc, #56]	@ (80029a0 <HAL_TIM_MspPostInit+0x100>)
 8002966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002968:	f003 0304 	and.w	r3, r3, #4
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002970:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297e:	2300      	movs	r3, #0
 8002980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002982:	2303      	movs	r3, #3
 8002984:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002986:	f107 0314 	add.w	r3, r7, #20
 800298a:	4619      	mov	r1, r3
 800298c:	4807      	ldr	r0, [pc, #28]	@ (80029ac <HAL_TIM_MspPostInit+0x10c>)
 800298e:	f000 fed3 	bl	8003738 <HAL_GPIO_Init>
}
 8002992:	bf00      	nop
 8002994:	3728      	adds	r7, #40	@ 0x28
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40010000 	.word	0x40010000
 80029a0:	40023800 	.word	0x40023800
 80029a4:	40020000 	.word	0x40020000
 80029a8:	40000400 	.word	0x40000400
 80029ac:	40020800 	.word	0x40020800
 80029b0:	40010400 	.word	0x40010400

080029b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b08a      	sub	sp, #40	@ 0x28
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029bc:	f107 0314 	add.w	r3, r7, #20
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a34      	ldr	r2, [pc, #208]	@ (8002aa4 <HAL_UART_MspInit+0xf0>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d161      	bne.n	8002a9a <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	613b      	str	r3, [r7, #16]
 80029da:	4b33      	ldr	r3, [pc, #204]	@ (8002aa8 <HAL_UART_MspInit+0xf4>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029de:	4a32      	ldr	r2, [pc, #200]	@ (8002aa8 <HAL_UART_MspInit+0xf4>)
 80029e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029e6:	4b30      	ldr	r3, [pc, #192]	@ (8002aa8 <HAL_UART_MspInit+0xf4>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ee:	613b      	str	r3, [r7, #16]
 80029f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	4b2c      	ldr	r3, [pc, #176]	@ (8002aa8 <HAL_UART_MspInit+0xf4>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	4a2b      	ldr	r2, [pc, #172]	@ (8002aa8 <HAL_UART_MspInit+0xf4>)
 80029fc:	f043 0301 	orr.w	r3, r3, #1
 8002a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a02:	4b29      	ldr	r3, [pc, #164]	@ (8002aa8 <HAL_UART_MspInit+0xf4>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a0e:	230c      	movs	r3, #12
 8002a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a12:	2302      	movs	r3, #2
 8002a14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a1e:	2307      	movs	r3, #7
 8002a20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a22:	f107 0314 	add.w	r3, r7, #20
 8002a26:	4619      	mov	r1, r3
 8002a28:	4820      	ldr	r0, [pc, #128]	@ (8002aac <HAL_UART_MspInit+0xf8>)
 8002a2a:	f000 fe85 	bl	8003738 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002a2e:	4b20      	ldr	r3, [pc, #128]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a30:	4a20      	ldr	r2, [pc, #128]	@ (8002ab4 <HAL_UART_MspInit+0x100>)
 8002a32:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002a34:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a36:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a3a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a3c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a42:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a48:	4b19      	ldr	r3, [pc, #100]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a4e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a50:	4b17      	ldr	r3, [pc, #92]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a56:	4b16      	ldr	r3, [pc, #88]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002a5c:	4b14      	ldr	r3, [pc, #80]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a62:	4b13      	ldr	r3, [pc, #76]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a68:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002a6e:	4810      	ldr	r0, [pc, #64]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a70:	f000 fa60 	bl	8002f34 <HAL_DMA_Init>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002a7a:	f7ff fa57 	bl	8001f2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a0b      	ldr	r2, [pc, #44]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a82:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a84:	4a0a      	ldr	r2, [pc, #40]	@ (8002ab0 <HAL_UART_MspInit+0xfc>)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	2026      	movs	r0, #38	@ 0x26
 8002a90:	f000 fa19 	bl	8002ec6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a94:	2026      	movs	r0, #38	@ 0x26
 8002a96:	f000 fa32 	bl	8002efe <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002a9a:	bf00      	nop
 8002a9c:	3728      	adds	r7, #40	@ 0x28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40004400 	.word	0x40004400
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	40020000 	.word	0x40020000
 8002ab0:	20000568 	.word	0x20000568
 8002ab4:	40026088 	.word	0x40026088

08002ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002abc:	bf00      	nop
 8002abe:	e7fd      	b.n	8002abc <NMI_Handler+0x4>

08002ac0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <HardFault_Handler+0x4>

08002ac8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002acc:	bf00      	nop
 8002ace:	e7fd      	b.n	8002acc <MemManage_Handler+0x4>

08002ad0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ad4:	bf00      	nop
 8002ad6:	e7fd      	b.n	8002ad4 <BusFault_Handler+0x4>

08002ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002adc:	bf00      	nop
 8002ade:	e7fd      	b.n	8002adc <UsageFault_Handler+0x4>

08002ae0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b00:	bf00      	nop
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b0e:	f000 f8bb 	bl	8002c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002b1c:	4802      	ldr	r0, [pc, #8]	@ (8002b28 <DMA1_Stream5_IRQHandler+0x10>)
 8002b1e:	f000 fba1 	bl	8003264 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002b22:	bf00      	nop
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	20000568 	.word	0x20000568

08002b2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b30:	4802      	ldr	r0, [pc, #8]	@ (8002b3c <USART2_IRQHandler+0x10>)
 8002b32:	f004 f9b5 	bl	8006ea0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b36:	bf00      	nop
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	20000520 	.word	0x20000520

08002b40 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  TIM7_Interrupt();
 8002b44:	f7fe fb6a 	bl	800121c <TIM7_Interrupt>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002b48:	4802      	ldr	r0, [pc, #8]	@ (8002b54 <TIM7_IRQHandler+0x14>)
 8002b4a:	f003 f8ff 	bl	8005d4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20000490 	.word	0x20000490

08002b58 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002b5c:	4802      	ldr	r0, [pc, #8]	@ (8002b68 <OTG_FS_IRQHandler+0x10>)
 8002b5e:	f001 f8fc 	bl	8003d5a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	20001afc 	.word	0x20001afc

08002b6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b70:	4b06      	ldr	r3, [pc, #24]	@ (8002b8c <SystemInit+0x20>)
 8002b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b76:	4a05      	ldr	r2, [pc, #20]	@ (8002b8c <SystemInit+0x20>)
 8002b78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b80:	bf00      	nop
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	e000ed00 	.word	0xe000ed00

08002b90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002b90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bc8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b94:	f7ff ffea 	bl	8002b6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b98:	480c      	ldr	r0, [pc, #48]	@ (8002bcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b9a:	490d      	ldr	r1, [pc, #52]	@ (8002bd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ba0:	e002      	b.n	8002ba8 <LoopCopyDataInit>

08002ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ba6:	3304      	adds	r3, #4

08002ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bac:	d3f9      	bcc.n	8002ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bae:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bb0:	4c0a      	ldr	r4, [pc, #40]	@ (8002bdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bb4:	e001      	b.n	8002bba <LoopFillZerobss>

08002bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bb8:	3204      	adds	r2, #4

08002bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bbc:	d3fb      	bcc.n	8002bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bbe:	f00a f821 	bl	800cc04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bc2:	f7fe fc81 	bl	80014c8 <main>
  bx  lr    
 8002bc6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002bc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bd0:	200001c0 	.word	0x200001c0
  ldr r2, =_sidata
 8002bd4:	0800d138 	.word	0x0800d138
  ldr r2, =_sbss
 8002bd8:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 8002bdc:	20002530 	.word	0x20002530

08002be0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002be0:	e7fe      	b.n	8002be0 <ADC_IRQHandler>
	...

08002be4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002be8:	4b0e      	ldr	r3, [pc, #56]	@ (8002c24 <HAL_Init+0x40>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a0d      	ldr	r2, [pc, #52]	@ (8002c24 <HAL_Init+0x40>)
 8002bee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bf2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c24 <HAL_Init+0x40>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8002c24 <HAL_Init+0x40>)
 8002bfa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c00:	4b08      	ldr	r3, [pc, #32]	@ (8002c24 <HAL_Init+0x40>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a07      	ldr	r2, [pc, #28]	@ (8002c24 <HAL_Init+0x40>)
 8002c06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c0c:	2003      	movs	r0, #3
 8002c0e:	f000 f94f 	bl	8002eb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c12:	200f      	movs	r0, #15
 8002c14:	f000 f808 	bl	8002c28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c18:	f7ff fd70 	bl	80026fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40023c00 	.word	0x40023c00

08002c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c30:	4b12      	ldr	r3, [pc, #72]	@ (8002c7c <HAL_InitTick+0x54>)
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	4b12      	ldr	r3, [pc, #72]	@ (8002c80 <HAL_InitTick+0x58>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c46:	4618      	mov	r0, r3
 8002c48:	f000 f967 	bl	8002f1a <HAL_SYSTICK_Config>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e00e      	b.n	8002c74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b0f      	cmp	r3, #15
 8002c5a:	d80a      	bhi.n	8002c72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	6879      	ldr	r1, [r7, #4]
 8002c60:	f04f 30ff 	mov.w	r0, #4294967295
 8002c64:	f000 f92f 	bl	8002ec6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c68:	4a06      	ldr	r2, [pc, #24]	@ (8002c84 <HAL_InitTick+0x5c>)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	e000      	b.n	8002c74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	200000b0 	.word	0x200000b0
 8002c80:	200000b8 	.word	0x200000b8
 8002c84:	200000b4 	.word	0x200000b4

08002c88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ca8 <HAL_IncTick+0x20>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	461a      	mov	r2, r3
 8002c92:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <HAL_IncTick+0x24>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4413      	add	r3, r2
 8002c98:	4a04      	ldr	r2, [pc, #16]	@ (8002cac <HAL_IncTick+0x24>)
 8002c9a:	6013      	str	r3, [r2, #0]
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	200000b8 	.word	0x200000b8
 8002cac:	20000618 	.word	0x20000618

08002cb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002cb4:	4b03      	ldr	r3, [pc, #12]	@ (8002cc4 <HAL_GetTick+0x14>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	20000618 	.word	0x20000618

08002cc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cd0:	f7ff ffee 	bl	8002cb0 <HAL_GetTick>
 8002cd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce0:	d005      	beq.n	8002cee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8002d0c <HAL_Delay+0x44>)
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4413      	add	r3, r2
 8002cec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cee:	bf00      	nop
 8002cf0:	f7ff ffde 	bl	8002cb0 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d8f7      	bhi.n	8002cf0 <HAL_Delay+0x28>
  {
  }
}
 8002d00:	bf00      	nop
 8002d02:	bf00      	nop
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	200000b8 	.word	0x200000b8

08002d10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f003 0307 	and.w	r3, r3, #7
 8002d1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d20:	4b0c      	ldr	r3, [pc, #48]	@ (8002d54 <__NVIC_SetPriorityGrouping+0x44>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d26:	68ba      	ldr	r2, [r7, #8]
 8002d28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d42:	4a04      	ldr	r2, [pc, #16]	@ (8002d54 <__NVIC_SetPriorityGrouping+0x44>)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	60d3      	str	r3, [r2, #12]
}
 8002d48:	bf00      	nop
 8002d4a:	3714      	adds	r7, #20
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	e000ed00 	.word	0xe000ed00

08002d58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d5c:	4b04      	ldr	r3, [pc, #16]	@ (8002d70 <__NVIC_GetPriorityGrouping+0x18>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	0a1b      	lsrs	r3, r3, #8
 8002d62:	f003 0307 	and.w	r3, r3, #7
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr
 8002d70:	e000ed00 	.word	0xe000ed00

08002d74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	db0b      	blt.n	8002d9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	f003 021f 	and.w	r2, r3, #31
 8002d8c:	4907      	ldr	r1, [pc, #28]	@ (8002dac <__NVIC_EnableIRQ+0x38>)
 8002d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d92:	095b      	lsrs	r3, r3, #5
 8002d94:	2001      	movs	r0, #1
 8002d96:	fa00 f202 	lsl.w	r2, r0, r2
 8002d9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	e000e100 	.word	0xe000e100

08002db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	6039      	str	r1, [r7, #0]
 8002dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	db0a      	blt.n	8002dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	b2da      	uxtb	r2, r3
 8002dc8:	490c      	ldr	r1, [pc, #48]	@ (8002dfc <__NVIC_SetPriority+0x4c>)
 8002dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dce:	0112      	lsls	r2, r2, #4
 8002dd0:	b2d2      	uxtb	r2, r2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dd8:	e00a      	b.n	8002df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	4908      	ldr	r1, [pc, #32]	@ (8002e00 <__NVIC_SetPriority+0x50>)
 8002de0:	79fb      	ldrb	r3, [r7, #7]
 8002de2:	f003 030f 	and.w	r3, r3, #15
 8002de6:	3b04      	subs	r3, #4
 8002de8:	0112      	lsls	r2, r2, #4
 8002dea:	b2d2      	uxtb	r2, r2
 8002dec:	440b      	add	r3, r1
 8002dee:	761a      	strb	r2, [r3, #24]
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	e000e100 	.word	0xe000e100
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b089      	sub	sp, #36	@ 0x24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	f1c3 0307 	rsb	r3, r3, #7
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	bf28      	it	cs
 8002e22:	2304      	movcs	r3, #4
 8002e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3304      	adds	r3, #4
 8002e2a:	2b06      	cmp	r3, #6
 8002e2c:	d902      	bls.n	8002e34 <NVIC_EncodePriority+0x30>
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	3b03      	subs	r3, #3
 8002e32:	e000      	b.n	8002e36 <NVIC_EncodePriority+0x32>
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e38:	f04f 32ff 	mov.w	r2, #4294967295
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43da      	mvns	r2, r3
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	401a      	ands	r2, r3
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	fa01 f303 	lsl.w	r3, r1, r3
 8002e56:	43d9      	mvns	r1, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e5c:	4313      	orrs	r3, r2
         );
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3724      	adds	r7, #36	@ 0x24
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
	...

08002e6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	3b01      	subs	r3, #1
 8002e78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e7c:	d301      	bcc.n	8002e82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e00f      	b.n	8002ea2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e82:	4a0a      	ldr	r2, [pc, #40]	@ (8002eac <SysTick_Config+0x40>)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e8a:	210f      	movs	r1, #15
 8002e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e90:	f7ff ff8e 	bl	8002db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e94:	4b05      	ldr	r3, [pc, #20]	@ (8002eac <SysTick_Config+0x40>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e9a:	4b04      	ldr	r3, [pc, #16]	@ (8002eac <SysTick_Config+0x40>)
 8002e9c:	2207      	movs	r2, #7
 8002e9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	e000e010 	.word	0xe000e010

08002eb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f7ff ff29 	bl	8002d10 <__NVIC_SetPriorityGrouping>
}
 8002ebe:	bf00      	nop
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b086      	sub	sp, #24
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	4603      	mov	r3, r0
 8002ece:	60b9      	str	r1, [r7, #8]
 8002ed0:	607a      	str	r2, [r7, #4]
 8002ed2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ed8:	f7ff ff3e 	bl	8002d58 <__NVIC_GetPriorityGrouping>
 8002edc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	68b9      	ldr	r1, [r7, #8]
 8002ee2:	6978      	ldr	r0, [r7, #20]
 8002ee4:	f7ff ff8e 	bl	8002e04 <NVIC_EncodePriority>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eee:	4611      	mov	r1, r2
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff ff5d 	bl	8002db0 <__NVIC_SetPriority>
}
 8002ef6:	bf00      	nop
 8002ef8:	3718      	adds	r7, #24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b082      	sub	sp, #8
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	4603      	mov	r3, r0
 8002f06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff ff31 	bl	8002d74 <__NVIC_EnableIRQ>
}
 8002f12:	bf00      	nop
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7ff ffa2 	bl	8002e6c <SysTick_Config>
 8002f28:	4603      	mov	r3, r0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f40:	f7ff feb6 	bl	8002cb0 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e099      	b.n	8003084 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2202      	movs	r2, #2
 8002f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 0201 	bic.w	r2, r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f70:	e00f      	b.n	8002f92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f72:	f7ff fe9d 	bl	8002cb0 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b05      	cmp	r3, #5
 8002f7e:	d908      	bls.n	8002f92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2220      	movs	r2, #32
 8002f84:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2203      	movs	r2, #3
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e078      	b.n	8003084 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d1e8      	bne.n	8002f72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	4b38      	ldr	r3, [pc, #224]	@ (800308c <HAL_DMA_Init+0x158>)
 8002fac:	4013      	ands	r3, r2
 8002fae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe8:	2b04      	cmp	r3, #4
 8002fea:	d107      	bne.n	8002ffc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	f023 0307 	bic.w	r3, r3, #7
 8003012:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	4313      	orrs	r3, r2
 800301c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003022:	2b04      	cmp	r3, #4
 8003024:	d117      	bne.n	8003056 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302a:	697a      	ldr	r2, [r7, #20]
 800302c:	4313      	orrs	r3, r2
 800302e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00e      	beq.n	8003056 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f000 fb01 	bl	8003640 <DMA_CheckFifoParam>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d008      	beq.n	8003056 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2240      	movs	r2, #64	@ 0x40
 8003048:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003052:	2301      	movs	r3, #1
 8003054:	e016      	b.n	8003084 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 fab8 	bl	80035d4 <DMA_CalcBaseAndBitshift>
 8003064:	4603      	mov	r3, r0
 8003066:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306c:	223f      	movs	r2, #63	@ 0x3f
 800306e:	409a      	lsls	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	f010803f 	.word	0xf010803f

08003090 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
 800309c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800309e:	2300      	movs	r3, #0
 80030a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d101      	bne.n	80030b6 <HAL_DMA_Start_IT+0x26>
 80030b2:	2302      	movs	r3, #2
 80030b4:	e040      	b.n	8003138 <HAL_DMA_Start_IT+0xa8>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d12f      	bne.n	800312a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2202      	movs	r2, #2
 80030ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	68b9      	ldr	r1, [r7, #8]
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f000 fa4a 	bl	8003578 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e8:	223f      	movs	r2, #63	@ 0x3f
 80030ea:	409a      	lsls	r2, r3
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f042 0216 	orr.w	r2, r2, #22
 80030fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	2b00      	cmp	r3, #0
 8003106:	d007      	beq.n	8003118 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f042 0208 	orr.w	r2, r2, #8
 8003116:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0201 	orr.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	e005      	b.n	8003136 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003132:	2302      	movs	r3, #2
 8003134:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003136:	7dfb      	ldrb	r3, [r7, #23]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800314c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800314e:	f7ff fdaf 	bl	8002cb0 <HAL_GetTick>
 8003152:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d008      	beq.n	8003172 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2280      	movs	r2, #128	@ 0x80
 8003164:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e052      	b.n	8003218 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0216 	bic.w	r2, r2, #22
 8003180:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695a      	ldr	r2, [r3, #20]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003190:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d103      	bne.n	80031a2 <HAL_DMA_Abort+0x62>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d007      	beq.n	80031b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 0208 	bic.w	r2, r2, #8
 80031b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 0201 	bic.w	r2, r2, #1
 80031c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031c2:	e013      	b.n	80031ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031c4:	f7ff fd74 	bl	8002cb0 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b05      	cmp	r3, #5
 80031d0:	d90c      	bls.n	80031ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2220      	movs	r2, #32
 80031d6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2203      	movs	r2, #3
 80031dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e015      	b.n	8003218 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1e4      	bne.n	80031c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031fe:	223f      	movs	r2, #63	@ 0x3f
 8003200:	409a      	lsls	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003216:	2300      	movs	r3, #0
}
 8003218:	4618      	mov	r0, r3
 800321a:	3710      	adds	r7, #16
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800322e:	b2db      	uxtb	r3, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d004      	beq.n	800323e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2280      	movs	r2, #128	@ 0x80
 8003238:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e00c      	b.n	8003258 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2205      	movs	r2, #5
 8003242:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f022 0201 	bic.w	r2, r2, #1
 8003254:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800326c:	2300      	movs	r3, #0
 800326e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003270:	4b8e      	ldr	r3, [pc, #568]	@ (80034ac <HAL_DMA_IRQHandler+0x248>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a8e      	ldr	r2, [pc, #568]	@ (80034b0 <HAL_DMA_IRQHandler+0x24c>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	0a9b      	lsrs	r3, r3, #10
 800327c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003282:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800328e:	2208      	movs	r2, #8
 8003290:	409a      	lsls	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	4013      	ands	r3, r2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d01a      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0304 	and.w	r3, r3, #4
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d013      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f022 0204 	bic.w	r2, r2, #4
 80032b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032bc:	2208      	movs	r2, #8
 80032be:	409a      	lsls	r2, r3
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c8:	f043 0201 	orr.w	r2, r3, #1
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032d4:	2201      	movs	r2, #1
 80032d6:	409a      	lsls	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4013      	ands	r3, r2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d012      	beq.n	8003306 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00b      	beq.n	8003306 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f2:	2201      	movs	r2, #1
 80032f4:	409a      	lsls	r2, r3
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032fe:	f043 0202 	orr.w	r2, r3, #2
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330a:	2204      	movs	r2, #4
 800330c:	409a      	lsls	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	4013      	ands	r3, r2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d012      	beq.n	800333c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00b      	beq.n	800333c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003328:	2204      	movs	r2, #4
 800332a:	409a      	lsls	r2, r3
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003334:	f043 0204 	orr.w	r2, r3, #4
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003340:	2210      	movs	r2, #16
 8003342:	409a      	lsls	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4013      	ands	r3, r2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d043      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0308 	and.w	r3, r3, #8
 8003356:	2b00      	cmp	r3, #0
 8003358:	d03c      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335e:	2210      	movs	r2, #16
 8003360:	409a      	lsls	r2, r3
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d018      	beq.n	80033a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d108      	bne.n	8003394 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003386:	2b00      	cmp	r3, #0
 8003388:	d024      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	4798      	blx	r3
 8003392:	e01f      	b.n	80033d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003398:	2b00      	cmp	r3, #0
 800339a:	d01b      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	4798      	blx	r3
 80033a4:	e016      	b.n	80033d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d107      	bne.n	80033c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f022 0208 	bic.w	r2, r2, #8
 80033c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d003      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d8:	2220      	movs	r2, #32
 80033da:	409a      	lsls	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4013      	ands	r3, r2
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	f000 808f 	beq.w	8003504 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0310 	and.w	r3, r3, #16
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 8087 	beq.w	8003504 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033fa:	2220      	movs	r2, #32
 80033fc:	409a      	lsls	r2, r3
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b05      	cmp	r3, #5
 800340c:	d136      	bne.n	800347c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 0216 	bic.w	r2, r2, #22
 800341c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	695a      	ldr	r2, [r3, #20]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800342c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003432:	2b00      	cmp	r3, #0
 8003434:	d103      	bne.n	800343e <HAL_DMA_IRQHandler+0x1da>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800343a:	2b00      	cmp	r3, #0
 800343c:	d007      	beq.n	800344e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0208 	bic.w	r2, r2, #8
 800344c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003452:	223f      	movs	r2, #63	@ 0x3f
 8003454:	409a      	lsls	r2, r3
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800346e:	2b00      	cmp	r3, #0
 8003470:	d07e      	beq.n	8003570 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	4798      	blx	r3
        }
        return;
 800347a:	e079      	b.n	8003570 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d01d      	beq.n	80034c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10d      	bne.n	80034b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800349c:	2b00      	cmp	r3, #0
 800349e:	d031      	beq.n	8003504 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	4798      	blx	r3
 80034a8:	e02c      	b.n	8003504 <HAL_DMA_IRQHandler+0x2a0>
 80034aa:	bf00      	nop
 80034ac:	200000b0 	.word	0x200000b0
 80034b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d023      	beq.n	8003504 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	4798      	blx	r3
 80034c4:	e01e      	b.n	8003504 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10f      	bne.n	80034f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0210 	bic.w	r2, r2, #16
 80034e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d003      	beq.n	8003504 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003508:	2b00      	cmp	r3, #0
 800350a:	d032      	beq.n	8003572 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b00      	cmp	r3, #0
 8003516:	d022      	beq.n	800355e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2205      	movs	r2, #5
 800351c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	3301      	adds	r3, #1
 8003534:	60bb      	str	r3, [r7, #8]
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	429a      	cmp	r2, r3
 800353a:	d307      	bcc.n	800354c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f2      	bne.n	8003530 <HAL_DMA_IRQHandler+0x2cc>
 800354a:	e000      	b.n	800354e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800354c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003562:	2b00      	cmp	r3, #0
 8003564:	d005      	beq.n	8003572 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	4798      	blx	r3
 800356e:	e000      	b.n	8003572 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003570:	bf00      	nop
    }
  }
}
 8003572:	3718      	adds	r7, #24
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
 8003584:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003594:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	2b40      	cmp	r3, #64	@ 0x40
 80035a4:	d108      	bne.n	80035b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80035b6:	e007      	b.n	80035c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	60da      	str	r2, [r3, #12]
}
 80035c8:	bf00      	nop
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	3b10      	subs	r3, #16
 80035e4:	4a14      	ldr	r2, [pc, #80]	@ (8003638 <DMA_CalcBaseAndBitshift+0x64>)
 80035e6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ea:	091b      	lsrs	r3, r3, #4
 80035ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80035ee:	4a13      	ldr	r2, [pc, #76]	@ (800363c <DMA_CalcBaseAndBitshift+0x68>)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4413      	add	r3, r2
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	461a      	mov	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2b03      	cmp	r3, #3
 8003600:	d909      	bls.n	8003616 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800360a:	f023 0303 	bic.w	r3, r3, #3
 800360e:	1d1a      	adds	r2, r3, #4
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	659a      	str	r2, [r3, #88]	@ 0x58
 8003614:	e007      	b.n	8003626 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800361e:	f023 0303 	bic.w	r3, r3, #3
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800362a:	4618      	mov	r0, r3
 800362c:	3714      	adds	r7, #20
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	aaaaaaab 	.word	0xaaaaaaab
 800363c:	0800cf20 	.word	0x0800cf20

08003640 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003648:	2300      	movs	r3, #0
 800364a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003650:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d11f      	bne.n	800369a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2b03      	cmp	r3, #3
 800365e:	d856      	bhi.n	800370e <DMA_CheckFifoParam+0xce>
 8003660:	a201      	add	r2, pc, #4	@ (adr r2, 8003668 <DMA_CheckFifoParam+0x28>)
 8003662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003666:	bf00      	nop
 8003668:	08003679 	.word	0x08003679
 800366c:	0800368b 	.word	0x0800368b
 8003670:	08003679 	.word	0x08003679
 8003674:	0800370f 	.word	0x0800370f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800367c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d046      	beq.n	8003712 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003688:	e043      	b.n	8003712 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003692:	d140      	bne.n	8003716 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003698:	e03d      	b.n	8003716 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036a2:	d121      	bne.n	80036e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	2b03      	cmp	r3, #3
 80036a8:	d837      	bhi.n	800371a <DMA_CheckFifoParam+0xda>
 80036aa:	a201      	add	r2, pc, #4	@ (adr r2, 80036b0 <DMA_CheckFifoParam+0x70>)
 80036ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b0:	080036c1 	.word	0x080036c1
 80036b4:	080036c7 	.word	0x080036c7
 80036b8:	080036c1 	.word	0x080036c1
 80036bc:	080036d9 	.word	0x080036d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	73fb      	strb	r3, [r7, #15]
      break;
 80036c4:	e030      	b.n	8003728 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d025      	beq.n	800371e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036d6:	e022      	b.n	800371e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80036e0:	d11f      	bne.n	8003722 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80036e6:	e01c      	b.n	8003722 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d903      	bls.n	80036f6 <DMA_CheckFifoParam+0xb6>
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	2b03      	cmp	r3, #3
 80036f2:	d003      	beq.n	80036fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80036f4:	e018      	b.n	8003728 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	73fb      	strb	r3, [r7, #15]
      break;
 80036fa:	e015      	b.n	8003728 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003700:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00e      	beq.n	8003726 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
      break;
 800370c:	e00b      	b.n	8003726 <DMA_CheckFifoParam+0xe6>
      break;
 800370e:	bf00      	nop
 8003710:	e00a      	b.n	8003728 <DMA_CheckFifoParam+0xe8>
      break;
 8003712:	bf00      	nop
 8003714:	e008      	b.n	8003728 <DMA_CheckFifoParam+0xe8>
      break;
 8003716:	bf00      	nop
 8003718:	e006      	b.n	8003728 <DMA_CheckFifoParam+0xe8>
      break;
 800371a:	bf00      	nop
 800371c:	e004      	b.n	8003728 <DMA_CheckFifoParam+0xe8>
      break;
 800371e:	bf00      	nop
 8003720:	e002      	b.n	8003728 <DMA_CheckFifoParam+0xe8>
      break;   
 8003722:	bf00      	nop
 8003724:	e000      	b.n	8003728 <DMA_CheckFifoParam+0xe8>
      break;
 8003726:	bf00      	nop
    }
  } 
  
  return status; 
 8003728:	7bfb      	ldrb	r3, [r7, #15]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop

08003738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003738:	b480      	push	{r7}
 800373a:	b089      	sub	sp, #36	@ 0x24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003746:	2300      	movs	r3, #0
 8003748:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800374a:	2300      	movs	r3, #0
 800374c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800374e:	2300      	movs	r3, #0
 8003750:	61fb      	str	r3, [r7, #28]
 8003752:	e16b      	b.n	8003a2c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003754:	2201      	movs	r2, #1
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	4013      	ands	r3, r2
 8003766:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	429a      	cmp	r2, r3
 800376e:	f040 815a 	bne.w	8003a26 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	2b01      	cmp	r3, #1
 800377c:	d005      	beq.n	800378a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003786:	2b02      	cmp	r3, #2
 8003788:	d130      	bne.n	80037ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	2203      	movs	r2, #3
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	43db      	mvns	r3, r3
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	4013      	ands	r3, r2
 80037a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	68da      	ldr	r2, [r3, #12]
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	69ba      	ldr	r2, [r7, #24]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69ba      	ldr	r2, [r7, #24]
 80037b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037c0:	2201      	movs	r2, #1
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43db      	mvns	r3, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	091b      	lsrs	r3, r3, #4
 80037d6:	f003 0201 	and.w	r2, r3, #1
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f003 0303 	and.w	r3, r3, #3
 80037f4:	2b03      	cmp	r3, #3
 80037f6:	d017      	beq.n	8003828 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	2203      	movs	r2, #3
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4313      	orrs	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	2b02      	cmp	r3, #2
 8003832:	d123      	bne.n	800387c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	08da      	lsrs	r2, r3, #3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3208      	adds	r2, #8
 800383c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003840:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	220f      	movs	r2, #15
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	4013      	ands	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	691a      	ldr	r2, [r3, #16]
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	4313      	orrs	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	08da      	lsrs	r2, r3, #3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3208      	adds	r2, #8
 8003876:	69b9      	ldr	r1, [r7, #24]
 8003878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	2203      	movs	r2, #3
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4013      	ands	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 0203 	and.w	r2, r3, #3
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f000 80b4 	beq.w	8003a26 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	60fb      	str	r3, [r7, #12]
 80038c2:	4b60      	ldr	r3, [pc, #384]	@ (8003a44 <HAL_GPIO_Init+0x30c>)
 80038c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c6:	4a5f      	ldr	r2, [pc, #380]	@ (8003a44 <HAL_GPIO_Init+0x30c>)
 80038c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80038ce:	4b5d      	ldr	r3, [pc, #372]	@ (8003a44 <HAL_GPIO_Init+0x30c>)
 80038d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038da:	4a5b      	ldr	r2, [pc, #364]	@ (8003a48 <HAL_GPIO_Init+0x310>)
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	089b      	lsrs	r3, r3, #2
 80038e0:	3302      	adds	r3, #2
 80038e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	f003 0303 	and.w	r3, r3, #3
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	220f      	movs	r2, #15
 80038f2:	fa02 f303 	lsl.w	r3, r2, r3
 80038f6:	43db      	mvns	r3, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4013      	ands	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a52      	ldr	r2, [pc, #328]	@ (8003a4c <HAL_GPIO_Init+0x314>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d02b      	beq.n	800395e <HAL_GPIO_Init+0x226>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a51      	ldr	r2, [pc, #324]	@ (8003a50 <HAL_GPIO_Init+0x318>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d025      	beq.n	800395a <HAL_GPIO_Init+0x222>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a50      	ldr	r2, [pc, #320]	@ (8003a54 <HAL_GPIO_Init+0x31c>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d01f      	beq.n	8003956 <HAL_GPIO_Init+0x21e>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a4f      	ldr	r2, [pc, #316]	@ (8003a58 <HAL_GPIO_Init+0x320>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d019      	beq.n	8003952 <HAL_GPIO_Init+0x21a>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a4e      	ldr	r2, [pc, #312]	@ (8003a5c <HAL_GPIO_Init+0x324>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d013      	beq.n	800394e <HAL_GPIO_Init+0x216>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a4d      	ldr	r2, [pc, #308]	@ (8003a60 <HAL_GPIO_Init+0x328>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d00d      	beq.n	800394a <HAL_GPIO_Init+0x212>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a4c      	ldr	r2, [pc, #304]	@ (8003a64 <HAL_GPIO_Init+0x32c>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d007      	beq.n	8003946 <HAL_GPIO_Init+0x20e>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a4b      	ldr	r2, [pc, #300]	@ (8003a68 <HAL_GPIO_Init+0x330>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d101      	bne.n	8003942 <HAL_GPIO_Init+0x20a>
 800393e:	2307      	movs	r3, #7
 8003940:	e00e      	b.n	8003960 <HAL_GPIO_Init+0x228>
 8003942:	2308      	movs	r3, #8
 8003944:	e00c      	b.n	8003960 <HAL_GPIO_Init+0x228>
 8003946:	2306      	movs	r3, #6
 8003948:	e00a      	b.n	8003960 <HAL_GPIO_Init+0x228>
 800394a:	2305      	movs	r3, #5
 800394c:	e008      	b.n	8003960 <HAL_GPIO_Init+0x228>
 800394e:	2304      	movs	r3, #4
 8003950:	e006      	b.n	8003960 <HAL_GPIO_Init+0x228>
 8003952:	2303      	movs	r3, #3
 8003954:	e004      	b.n	8003960 <HAL_GPIO_Init+0x228>
 8003956:	2302      	movs	r3, #2
 8003958:	e002      	b.n	8003960 <HAL_GPIO_Init+0x228>
 800395a:	2301      	movs	r3, #1
 800395c:	e000      	b.n	8003960 <HAL_GPIO_Init+0x228>
 800395e:	2300      	movs	r3, #0
 8003960:	69fa      	ldr	r2, [r7, #28]
 8003962:	f002 0203 	and.w	r2, r2, #3
 8003966:	0092      	lsls	r2, r2, #2
 8003968:	4093      	lsls	r3, r2
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	4313      	orrs	r3, r2
 800396e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003970:	4935      	ldr	r1, [pc, #212]	@ (8003a48 <HAL_GPIO_Init+0x310>)
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	089b      	lsrs	r3, r3, #2
 8003976:	3302      	adds	r3, #2
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800397e:	4b3b      	ldr	r3, [pc, #236]	@ (8003a6c <HAL_GPIO_Init+0x334>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	43db      	mvns	r3, r3
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	4013      	ands	r3, r2
 800398c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	4313      	orrs	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039a2:	4a32      	ldr	r2, [pc, #200]	@ (8003a6c <HAL_GPIO_Init+0x334>)
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039a8:	4b30      	ldr	r3, [pc, #192]	@ (8003a6c <HAL_GPIO_Init+0x334>)
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039cc:	4a27      	ldr	r2, [pc, #156]	@ (8003a6c <HAL_GPIO_Init+0x334>)
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80039d2:	4b26      	ldr	r3, [pc, #152]	@ (8003a6c <HAL_GPIO_Init+0x334>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	43db      	mvns	r3, r3
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	4013      	ands	r3, r2
 80039e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039f6:	4a1d      	ldr	r2, [pc, #116]	@ (8003a6c <HAL_GPIO_Init+0x334>)
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039fc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a6c <HAL_GPIO_Init+0x334>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	43db      	mvns	r3, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d003      	beq.n	8003a20 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a20:	4a12      	ldr	r2, [pc, #72]	@ (8003a6c <HAL_GPIO_Init+0x334>)
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	3301      	adds	r3, #1
 8003a2a:	61fb      	str	r3, [r7, #28]
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	2b0f      	cmp	r3, #15
 8003a30:	f67f ae90 	bls.w	8003754 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop
 8003a38:	3724      	adds	r7, #36	@ 0x24
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	40023800 	.word	0x40023800
 8003a48:	40013800 	.word	0x40013800
 8003a4c:	40020000 	.word	0x40020000
 8003a50:	40020400 	.word	0x40020400
 8003a54:	40020800 	.word	0x40020800
 8003a58:	40020c00 	.word	0x40020c00
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	40021400 	.word	0x40021400
 8003a64:	40021800 	.word	0x40021800
 8003a68:	40021c00 	.word	0x40021c00
 8003a6c:	40013c00 	.word	0x40013c00

08003a70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	460b      	mov	r3, r1
 8003a7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	691a      	ldr	r2, [r3, #16]
 8003a80:	887b      	ldrh	r3, [r7, #2]
 8003a82:	4013      	ands	r3, r2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d002      	beq.n	8003a8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	73fb      	strb	r3, [r7, #15]
 8003a8c:	e001      	b.n	8003a92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3714      	adds	r7, #20
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	807b      	strh	r3, [r7, #2]
 8003aac:	4613      	mov	r3, r2
 8003aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ab0:	787b      	ldrb	r3, [r7, #1]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ab6:	887a      	ldrh	r2, [r7, #2]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003abc:	e003      	b.n	8003ac6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003abe:	887b      	ldrh	r3, [r7, #2]
 8003ac0:	041a      	lsls	r2, r3, #16
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	619a      	str	r2, [r3, #24]
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b086      	sub	sp, #24
 8003ad6:	af02      	add	r7, sp, #8
 8003ad8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d101      	bne.n	8003ae4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e101      	b.n	8003ce8 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d106      	bne.n	8003b04 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f007 ffb0 	bl	800ba64 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2203      	movs	r2, #3
 8003b08:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b12:	d102      	bne.n	8003b1a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f004 fbdb 	bl	80082da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6818      	ldr	r0, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	7c1a      	ldrb	r2, [r3, #16]
 8003b2c:	f88d 2000 	strb.w	r2, [sp]
 8003b30:	3304      	adds	r3, #4
 8003b32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b34:	f004 faba 	bl	80080ac <USB_CoreInit>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d005      	beq.n	8003b4a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2202      	movs	r2, #2
 8003b42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e0ce      	b.n	8003ce8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2100      	movs	r1, #0
 8003b50:	4618      	mov	r0, r3
 8003b52:	f004 fbd3 	bl	80082fc <USB_SetCurrentMode>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d005      	beq.n	8003b68 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e0bf      	b.n	8003ce8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b68:	2300      	movs	r3, #0
 8003b6a:	73fb      	strb	r3, [r7, #15]
 8003b6c:	e04a      	b.n	8003c04 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b6e:	7bfa      	ldrb	r2, [r7, #15]
 8003b70:	6879      	ldr	r1, [r7, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	4413      	add	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	3315      	adds	r3, #21
 8003b7e:	2201      	movs	r2, #1
 8003b80:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b82:	7bfa      	ldrb	r2, [r7, #15]
 8003b84:	6879      	ldr	r1, [r7, #4]
 8003b86:	4613      	mov	r3, r2
 8003b88:	00db      	lsls	r3, r3, #3
 8003b8a:	4413      	add	r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	440b      	add	r3, r1
 8003b90:	3314      	adds	r3, #20
 8003b92:	7bfa      	ldrb	r2, [r7, #15]
 8003b94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b96:	7bfa      	ldrb	r2, [r7, #15]
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	b298      	uxth	r0, r3
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	4413      	add	r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	440b      	add	r3, r1
 8003ba8:	332e      	adds	r3, #46	@ 0x2e
 8003baa:	4602      	mov	r2, r0
 8003bac:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003bae:	7bfa      	ldrb	r2, [r7, #15]
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	00db      	lsls	r3, r3, #3
 8003bb6:	4413      	add	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	440b      	add	r3, r1
 8003bbc:	3318      	adds	r3, #24
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003bc2:	7bfa      	ldrb	r2, [r7, #15]
 8003bc4:	6879      	ldr	r1, [r7, #4]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4413      	add	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	331c      	adds	r3, #28
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003bd6:	7bfa      	ldrb	r2, [r7, #15]
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	4413      	add	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	440b      	add	r3, r1
 8003be4:	3320      	adds	r3, #32
 8003be6:	2200      	movs	r2, #0
 8003be8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003bea:	7bfa      	ldrb	r2, [r7, #15]
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	4413      	add	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	3324      	adds	r3, #36	@ 0x24
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bfe:	7bfb      	ldrb	r3, [r7, #15]
 8003c00:	3301      	adds	r3, #1
 8003c02:	73fb      	strb	r3, [r7, #15]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	791b      	ldrb	r3, [r3, #4]
 8003c08:	7bfa      	ldrb	r2, [r7, #15]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d3af      	bcc.n	8003b6e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c0e:	2300      	movs	r3, #0
 8003c10:	73fb      	strb	r3, [r7, #15]
 8003c12:	e044      	b.n	8003c9e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003c14:	7bfa      	ldrb	r2, [r7, #15]
 8003c16:	6879      	ldr	r1, [r7, #4]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	4413      	add	r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	440b      	add	r3, r1
 8003c22:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003c26:	2200      	movs	r2, #0
 8003c28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003c2a:	7bfa      	ldrb	r2, [r7, #15]
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	4413      	add	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	440b      	add	r3, r1
 8003c38:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003c3c:	7bfa      	ldrb	r2, [r7, #15]
 8003c3e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003c40:	7bfa      	ldrb	r2, [r7, #15]
 8003c42:	6879      	ldr	r1, [r7, #4]
 8003c44:	4613      	mov	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	4413      	add	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	440b      	add	r3, r1
 8003c4e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003c52:	2200      	movs	r2, #0
 8003c54:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003c56:	7bfa      	ldrb	r2, [r7, #15]
 8003c58:	6879      	ldr	r1, [r7, #4]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	00db      	lsls	r3, r3, #3
 8003c5e:	4413      	add	r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	440b      	add	r3, r1
 8003c64:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c6c:	7bfa      	ldrb	r2, [r7, #15]
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	4613      	mov	r3, r2
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	4413      	add	r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003c7e:	2200      	movs	r2, #0
 8003c80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c82:	7bfa      	ldrb	r2, [r7, #15]
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	440b      	add	r3, r1
 8003c90:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c98:	7bfb      	ldrb	r3, [r7, #15]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	73fb      	strb	r3, [r7, #15]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	791b      	ldrb	r3, [r3, #4]
 8003ca2:	7bfa      	ldrb	r2, [r7, #15]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d3b5      	bcc.n	8003c14 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6818      	ldr	r0, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	7c1a      	ldrb	r2, [r3, #16]
 8003cb0:	f88d 2000 	strb.w	r2, [sp]
 8003cb4:	3304      	adds	r3, #4
 8003cb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003cb8:	f004 fb6c 	bl	8008394 <USB_DevInit>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2202      	movs	r2, #2
 8003cc6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e00c      	b.n	8003ce8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f005 fbb6 	bl	8009452 <USB_DevDisconnect>

  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d101      	bne.n	8003d0c <HAL_PCD_Start+0x1c>
 8003d08:	2302      	movs	r3, #2
 8003d0a:	e022      	b.n	8003d52 <HAL_PCD_Start+0x62>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d009      	beq.n	8003d34 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d105      	bne.n	8003d34 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f004 fabd 	bl	80082b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f005 fb64 	bl	8009410 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003d5a:	b590      	push	{r4, r7, lr}
 8003d5c:	b08d      	sub	sp, #52	@ 0x34
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d68:	6a3b      	ldr	r3, [r7, #32]
 8003d6a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4618      	mov	r0, r3
 8003d72:	f005 fc22 	bl	80095ba <USB_GetMode>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f040 848c 	bne.w	8004696 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f005 fb86 	bl	8009494 <USB_ReadInterrupts>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	f000 8482 	beq.w	8004694 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	0a1b      	lsrs	r3, r3, #8
 8003d9a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f005 fb73 	bl	8009494 <USB_ReadInterrupts>
 8003dae:	4603      	mov	r3, r0
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d107      	bne.n	8003dc8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695a      	ldr	r2, [r3, #20]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f002 0202 	and.w	r2, r2, #2
 8003dc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f005 fb61 	bl	8009494 <USB_ReadInterrupts>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	f003 0310 	and.w	r3, r3, #16
 8003dd8:	2b10      	cmp	r3, #16
 8003dda:	d161      	bne.n	8003ea0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	699a      	ldr	r2, [r3, #24]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0210 	bic.w	r2, r2, #16
 8003dea:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003dec:	6a3b      	ldr	r3, [r7, #32]
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	f003 020f 	and.w	r2, r3, #15
 8003df8:	4613      	mov	r3, r2
 8003dfa:	00db      	lsls	r3, r3, #3
 8003dfc:	4413      	add	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	4413      	add	r3, r2
 8003e08:	3304      	adds	r3, #4
 8003e0a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	0c5b      	lsrs	r3, r3, #17
 8003e10:	f003 030f 	and.w	r3, r3, #15
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d124      	bne.n	8003e62 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003e1e:	4013      	ands	r3, r2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d035      	beq.n	8003e90 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	091b      	lsrs	r3, r3, #4
 8003e2c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	461a      	mov	r2, r3
 8003e36:	6a38      	ldr	r0, [r7, #32]
 8003e38:	f005 f998 	bl	800916c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e48:	441a      	add	r2, r3
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	695a      	ldr	r2, [r3, #20]
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	091b      	lsrs	r3, r3, #4
 8003e56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e5a:	441a      	add	r2, r3
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	615a      	str	r2, [r3, #20]
 8003e60:	e016      	b.n	8003e90 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	0c5b      	lsrs	r3, r3, #17
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	2b06      	cmp	r3, #6
 8003e6c:	d110      	bne.n	8003e90 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e74:	2208      	movs	r2, #8
 8003e76:	4619      	mov	r1, r3
 8003e78:	6a38      	ldr	r0, [r7, #32]
 8003e7a:	f005 f977 	bl	800916c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	695a      	ldr	r2, [r3, #20]
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	091b      	lsrs	r3, r3, #4
 8003e86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e8a:	441a      	add	r2, r3
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	699a      	ldr	r2, [r3, #24]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0210 	orr.w	r2, r2, #16
 8003e9e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f005 faf5 	bl	8009494 <USB_ReadInterrupts>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003eb0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003eb4:	f040 80a7 	bne.w	8004006 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f005 fafa 	bl	80094ba <USB_ReadDevAllOutEpInterrupt>
 8003ec6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003ec8:	e099      	b.n	8003ffe <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	f000 808e 	beq.w	8003ff2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003edc:	b2d2      	uxtb	r2, r2
 8003ede:	4611      	mov	r1, r2
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f005 fb1e 	bl	8009522 <USB_ReadDevOutEPInterrupt>
 8003ee6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00c      	beq.n	8003f0c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef4:	015a      	lsls	r2, r3, #5
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	4413      	add	r3, r2
 8003efa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003efe:	461a      	mov	r2, r3
 8003f00:	2301      	movs	r3, #1
 8003f02:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003f04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 fea4 	bl	8004c54 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	f003 0308 	and.w	r3, r3, #8
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00c      	beq.n	8003f30 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f18:	015a      	lsls	r2, r3, #5
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f22:	461a      	mov	r2, r3
 8003f24:	2308      	movs	r3, #8
 8003f26:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003f28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 ff7a 	bl	8004e24 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	f003 0310 	and.w	r3, r3, #16
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d008      	beq.n	8003f4c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3c:	015a      	lsls	r2, r3, #5
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	4413      	add	r3, r2
 8003f42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f46:	461a      	mov	r2, r3
 8003f48:	2310      	movs	r3, #16
 8003f4a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d030      	beq.n	8003fb8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003f56:	6a3b      	ldr	r3, [r7, #32]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f5e:	2b80      	cmp	r3, #128	@ 0x80
 8003f60:	d109      	bne.n	8003f76 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	69fa      	ldr	r2, [r7, #28]
 8003f6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f74:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f78:	4613      	mov	r3, r2
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	4413      	add	r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	4413      	add	r3, r2
 8003f88:	3304      	adds	r3, #4
 8003f8a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	78db      	ldrb	r3, [r3, #3]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d108      	bne.n	8003fa6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	2200      	movs	r2, #0
 8003f98:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f007 fe65 	bl	800bc70 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa8:	015a      	lsls	r2, r3, #5
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	4413      	add	r3, r2
 8003fae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	f003 0320 	and.w	r3, r3, #32
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d008      	beq.n	8003fd4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	015a      	lsls	r2, r3, #5
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	4413      	add	r3, r2
 8003fca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fce:	461a      	mov	r2, r3
 8003fd0:	2320      	movs	r3, #32
 8003fd2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d009      	beq.n	8003ff2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe0:	015a      	lsls	r2, r3, #5
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fea:	461a      	mov	r2, r3
 8003fec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ff0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ffa:	085b      	lsrs	r3, r3, #1
 8003ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004000:	2b00      	cmp	r3, #0
 8004002:	f47f af62 	bne.w	8003eca <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4618      	mov	r0, r3
 800400c:	f005 fa42 	bl	8009494 <USB_ReadInterrupts>
 8004010:	4603      	mov	r3, r0
 8004012:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004016:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800401a:	f040 80db 	bne.w	80041d4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4618      	mov	r0, r3
 8004024:	f005 fa63 	bl	80094ee <USB_ReadDevAllInEpInterrupt>
 8004028:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800402a:	2300      	movs	r3, #0
 800402c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800402e:	e0cd      	b.n	80041cc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	f000 80c2 	beq.w	80041c0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	4611      	mov	r1, r2
 8004046:	4618      	mov	r0, r3
 8004048:	f005 fa89 	bl	800955e <USB_ReadDevInEPInterrupt>
 800404c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	2b00      	cmp	r3, #0
 8004056:	d057      	beq.n	8004108 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405a:	f003 030f 	and.w	r3, r3, #15
 800405e:	2201      	movs	r2, #1
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800406c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	43db      	mvns	r3, r3
 8004072:	69f9      	ldr	r1, [r7, #28]
 8004074:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004078:	4013      	ands	r3, r2
 800407a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800407c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407e:	015a      	lsls	r2, r3, #5
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	4413      	add	r3, r2
 8004084:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004088:	461a      	mov	r2, r3
 800408a:	2301      	movs	r3, #1
 800408c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	799b      	ldrb	r3, [r3, #6]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d132      	bne.n	80040fc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800409a:	4613      	mov	r3, r2
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	4413      	add	r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	3320      	adds	r3, #32
 80040a6:	6819      	ldr	r1, [r3, #0]
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ac:	4613      	mov	r3, r2
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	4413      	add	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	4403      	add	r3, r0
 80040b6:	331c      	adds	r3, #28
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4419      	add	r1, r3
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040c0:	4613      	mov	r3, r2
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	4413      	add	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4403      	add	r3, r0
 80040ca:	3320      	adds	r3, #32
 80040cc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80040ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d113      	bne.n	80040fc <HAL_PCD_IRQHandler+0x3a2>
 80040d4:	6879      	ldr	r1, [r7, #4]
 80040d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040d8:	4613      	mov	r3, r2
 80040da:	00db      	lsls	r3, r3, #3
 80040dc:	4413      	add	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	440b      	add	r3, r1
 80040e2:	3324      	adds	r3, #36	@ 0x24
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d108      	bne.n	80040fc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6818      	ldr	r0, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040f4:	461a      	mov	r2, r3
 80040f6:	2101      	movs	r1, #1
 80040f8:	f005 fa90 	bl	800961c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80040fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	4619      	mov	r1, r3
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f007 fd2f 	bl	800bb66 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d008      	beq.n	8004124 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	015a      	lsls	r2, r3, #5
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	4413      	add	r3, r2
 800411a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800411e:	461a      	mov	r2, r3
 8004120:	2308      	movs	r3, #8
 8004122:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f003 0310 	and.w	r3, r3, #16
 800412a:	2b00      	cmp	r3, #0
 800412c:	d008      	beq.n	8004140 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800412e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004130:	015a      	lsls	r2, r3, #5
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	4413      	add	r3, r2
 8004136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800413a:	461a      	mov	r2, r3
 800413c:	2310      	movs	r3, #16
 800413e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004146:	2b00      	cmp	r3, #0
 8004148:	d008      	beq.n	800415c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800414a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414c:	015a      	lsls	r2, r3, #5
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	4413      	add	r3, r2
 8004152:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004156:	461a      	mov	r2, r3
 8004158:	2340      	movs	r3, #64	@ 0x40
 800415a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d023      	beq.n	80041ae <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004166:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004168:	6a38      	ldr	r0, [r7, #32]
 800416a:	f004 fa77 	bl	800865c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800416e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004170:	4613      	mov	r3, r2
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	4413      	add	r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	3310      	adds	r3, #16
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	4413      	add	r3, r2
 800417e:	3304      	adds	r3, #4
 8004180:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	78db      	ldrb	r3, [r3, #3]
 8004186:	2b01      	cmp	r3, #1
 8004188:	d108      	bne.n	800419c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	2200      	movs	r2, #0
 800418e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004192:	b2db      	uxtb	r3, r3
 8004194:	4619      	mov	r1, r3
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f007 fd7c 	bl	800bc94 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800419c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419e:	015a      	lsls	r2, r3, #5
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	4413      	add	r3, r2
 80041a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041a8:	461a      	mov	r2, r3
 80041aa:	2302      	movs	r3, #2
 80041ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80041b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 fcbd 	bl	8004b3a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80041c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c2:	3301      	adds	r3, #1
 80041c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80041c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c8:	085b      	lsrs	r3, r3, #1
 80041ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80041cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f47f af2e 	bne.w	8004030 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4618      	mov	r0, r3
 80041da:	f005 f95b 	bl	8009494 <USB_ReadInterrupts>
 80041de:	4603      	mov	r3, r0
 80041e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041e8:	d122      	bne.n	8004230 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	69fa      	ldr	r2, [r7, #28]
 80041f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041f8:	f023 0301 	bic.w	r3, r3, #1
 80041fc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004204:	2b01      	cmp	r3, #1
 8004206:	d108      	bne.n	800421a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004210:	2100      	movs	r1, #0
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 fea4 	bl	8004f60 <HAL_PCDEx_LPM_Callback>
 8004218:	e002      	b.n	8004220 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f007 fd1a 	bl	800bc54 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695a      	ldr	r2, [r3, #20]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800422e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4618      	mov	r0, r3
 8004236:	f005 f92d 	bl	8009494 <USB_ReadInterrupts>
 800423a:	4603      	mov	r3, r0
 800423c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004240:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004244:	d112      	bne.n	800426c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 0301 	and.w	r3, r3, #1
 8004252:	2b01      	cmp	r3, #1
 8004254:	d102      	bne.n	800425c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f007 fcd6 	bl	800bc08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695a      	ldr	r2, [r3, #20]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800426a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4618      	mov	r0, r3
 8004272:	f005 f90f 	bl	8009494 <USB_ReadInterrupts>
 8004276:	4603      	mov	r3, r0
 8004278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800427c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004280:	f040 80b7 	bne.w	80043f2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	69fa      	ldr	r2, [r7, #28]
 800428e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004292:	f023 0301 	bic.w	r3, r3, #1
 8004296:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2110      	movs	r1, #16
 800429e:	4618      	mov	r0, r3
 80042a0:	f004 f9dc 	bl	800865c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042a4:	2300      	movs	r3, #0
 80042a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042a8:	e046      	b.n	8004338 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80042aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ac:	015a      	lsls	r2, r3, #5
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	4413      	add	r3, r2
 80042b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042b6:	461a      	mov	r2, r3
 80042b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80042bc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80042be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c0:	015a      	lsls	r2, r3, #5
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	4413      	add	r3, r2
 80042c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042ce:	0151      	lsls	r1, r2, #5
 80042d0:	69fa      	ldr	r2, [r7, #28]
 80042d2:	440a      	add	r2, r1
 80042d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80042dc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80042de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042e0:	015a      	lsls	r2, r3, #5
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	4413      	add	r3, r2
 80042e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042ea:	461a      	mov	r2, r3
 80042ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80042f0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80042f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f4:	015a      	lsls	r2, r3, #5
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	4413      	add	r3, r2
 80042fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004302:	0151      	lsls	r1, r2, #5
 8004304:	69fa      	ldr	r2, [r7, #28]
 8004306:	440a      	add	r2, r1
 8004308:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800430c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004310:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004314:	015a      	lsls	r2, r3, #5
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	4413      	add	r3, r2
 800431a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004322:	0151      	lsls	r1, r2, #5
 8004324:	69fa      	ldr	r2, [r7, #28]
 8004326:	440a      	add	r2, r1
 8004328:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800432c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004330:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004334:	3301      	adds	r3, #1
 8004336:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	791b      	ldrb	r3, [r3, #4]
 800433c:	461a      	mov	r2, r3
 800433e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004340:	4293      	cmp	r3, r2
 8004342:	d3b2      	bcc.n	80042aa <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	69fa      	ldr	r2, [r7, #28]
 800434e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004352:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004356:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	7bdb      	ldrb	r3, [r3, #15]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d016      	beq.n	800438e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004366:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800436a:	69fa      	ldr	r2, [r7, #28]
 800436c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004370:	f043 030b 	orr.w	r3, r3, #11
 8004374:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800437e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004380:	69fa      	ldr	r2, [r7, #28]
 8004382:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004386:	f043 030b 	orr.w	r3, r3, #11
 800438a:	6453      	str	r3, [r2, #68]	@ 0x44
 800438c:	e015      	b.n	80043ba <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	69fa      	ldr	r2, [r7, #28]
 8004398:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800439c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80043a0:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80043a4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	69fa      	ldr	r2, [r7, #28]
 80043b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043b4:	f043 030b 	orr.w	r3, r3, #11
 80043b8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	69fa      	ldr	r2, [r7, #28]
 80043c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043c8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80043cc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6818      	ldr	r0, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80043dc:	461a      	mov	r2, r3
 80043de:	f005 f91d 	bl	800961c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	695a      	ldr	r2, [r3, #20]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80043f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f005 f84c 	bl	8009494 <USB_ReadInterrupts>
 80043fc:	4603      	mov	r3, r0
 80043fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004402:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004406:	d123      	bne.n	8004450 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4618      	mov	r0, r3
 800440e:	f005 f8e2 	bl	80095d6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4618      	mov	r0, r3
 8004418:	f004 f999 	bl	800874e <USB_GetDevSpeed>
 800441c:	4603      	mov	r3, r0
 800441e:	461a      	mov	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681c      	ldr	r4, [r3, #0]
 8004428:	f001 fa0a 	bl	8005840 <HAL_RCC_GetHCLKFreq>
 800442c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004432:	461a      	mov	r2, r3
 8004434:	4620      	mov	r0, r4
 8004436:	f003 fe9d 	bl	8008174 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f007 fbbb 	bl	800bbb6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	695a      	ldr	r2, [r3, #20]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800444e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4618      	mov	r0, r3
 8004456:	f005 f81d 	bl	8009494 <USB_ReadInterrupts>
 800445a:	4603      	mov	r3, r0
 800445c:	f003 0308 	and.w	r3, r3, #8
 8004460:	2b08      	cmp	r3, #8
 8004462:	d10a      	bne.n	800447a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f007 fb98 	bl	800bb9a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	695a      	ldr	r2, [r3, #20]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f002 0208 	and.w	r2, r2, #8
 8004478:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4618      	mov	r0, r3
 8004480:	f005 f808 	bl	8009494 <USB_ReadInterrupts>
 8004484:	4603      	mov	r3, r0
 8004486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800448a:	2b80      	cmp	r3, #128	@ 0x80
 800448c:	d123      	bne.n	80044d6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800448e:	6a3b      	ldr	r3, [r7, #32]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004496:	6a3b      	ldr	r3, [r7, #32]
 8004498:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800449a:	2301      	movs	r3, #1
 800449c:	627b      	str	r3, [r7, #36]	@ 0x24
 800449e:	e014      	b.n	80044ca <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80044a0:	6879      	ldr	r1, [r7, #4]
 80044a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044a4:	4613      	mov	r3, r2
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	4413      	add	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	440b      	add	r3, r1
 80044ae:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d105      	bne.n	80044c4 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	4619      	mov	r1, r3
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fb0a 	bl	8004ad8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c6:	3301      	adds	r3, #1
 80044c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	791b      	ldrb	r3, [r3, #4]
 80044ce:	461a      	mov	r2, r3
 80044d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d3e4      	bcc.n	80044a0 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4618      	mov	r0, r3
 80044dc:	f004 ffda 	bl	8009494 <USB_ReadInterrupts>
 80044e0:	4603      	mov	r3, r0
 80044e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044ea:	d13c      	bne.n	8004566 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044ec:	2301      	movs	r3, #1
 80044ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80044f0:	e02b      	b.n	800454a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80044f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f4:	015a      	lsls	r2, r3, #5
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	4413      	add	r3, r2
 80044fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004506:	4613      	mov	r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	4413      	add	r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	440b      	add	r3, r1
 8004510:	3318      	adds	r3, #24
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d115      	bne.n	8004544 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004518:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800451a:	2b00      	cmp	r3, #0
 800451c:	da12      	bge.n	8004544 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004522:	4613      	mov	r3, r2
 8004524:	00db      	lsls	r3, r3, #3
 8004526:	4413      	add	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	440b      	add	r3, r1
 800452c:	3317      	adds	r3, #23
 800452e:	2201      	movs	r2, #1
 8004530:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	b2db      	uxtb	r3, r3
 8004536:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800453a:	b2db      	uxtb	r3, r3
 800453c:	4619      	mov	r1, r3
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 faca 	bl	8004ad8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004546:	3301      	adds	r3, #1
 8004548:	627b      	str	r3, [r7, #36]	@ 0x24
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	791b      	ldrb	r3, [r3, #4]
 800454e:	461a      	mov	r2, r3
 8004550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004552:	4293      	cmp	r3, r2
 8004554:	d3cd      	bcc.n	80044f2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	695a      	ldr	r2, [r3, #20]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004564:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4618      	mov	r0, r3
 800456c:	f004 ff92 	bl	8009494 <USB_ReadInterrupts>
 8004570:	4603      	mov	r3, r0
 8004572:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004576:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800457a:	d156      	bne.n	800462a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800457c:	2301      	movs	r3, #1
 800457e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004580:	e045      	b.n	800460e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004584:	015a      	lsls	r2, r3, #5
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	4413      	add	r3, r2
 800458a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004596:	4613      	mov	r3, r2
 8004598:	00db      	lsls	r3, r3, #3
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	440b      	add	r3, r1
 80045a0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d12e      	bne.n	8004608 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80045aa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	da2b      	bge.n	8004608 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	0c1a      	lsrs	r2, r3, #16
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80045ba:	4053      	eors	r3, r2
 80045bc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d121      	bne.n	8004608 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c8:	4613      	mov	r3, r2
 80045ca:	00db      	lsls	r3, r3, #3
 80045cc:	4413      	add	r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	440b      	add	r3, r1
 80045d2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80045d6:	2201      	movs	r2, #1
 80045d8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80045da:	6a3b      	ldr	r3, [r7, #32]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80045e6:	6a3b      	ldr	r3, [r7, #32]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10a      	bne.n	8004608 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	69fa      	ldr	r2, [r7, #28]
 80045fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004600:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004604:	6053      	str	r3, [r2, #4]
            break;
 8004606:	e008      	b.n	800461a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460a:	3301      	adds	r3, #1
 800460c:	627b      	str	r3, [r7, #36]	@ 0x24
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	791b      	ldrb	r3, [r3, #4]
 8004612:	461a      	mov	r2, r3
 8004614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004616:	4293      	cmp	r3, r2
 8004618:	d3b3      	bcc.n	8004582 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	695a      	ldr	r2, [r3, #20]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004628:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4618      	mov	r0, r3
 8004630:	f004 ff30 	bl	8009494 <USB_ReadInterrupts>
 8004634:	4603      	mov	r3, r0
 8004636:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800463a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800463e:	d10a      	bne.n	8004656 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f007 fb39 	bl	800bcb8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	695a      	ldr	r2, [r3, #20]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004654:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4618      	mov	r0, r3
 800465c:	f004 ff1a 	bl	8009494 <USB_ReadInterrupts>
 8004660:	4603      	mov	r3, r0
 8004662:	f003 0304 	and.w	r3, r3, #4
 8004666:	2b04      	cmp	r3, #4
 8004668:	d115      	bne.n	8004696 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	f003 0304 	and.w	r3, r3, #4
 8004678:	2b00      	cmp	r3, #0
 800467a:	d002      	beq.n	8004682 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f007 fb29 	bl	800bcd4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	6859      	ldr	r1, [r3, #4]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	430a      	orrs	r2, r1
 8004690:	605a      	str	r2, [r3, #4]
 8004692:	e000      	b.n	8004696 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004694:	bf00      	nop
    }
  }
}
 8004696:	3734      	adds	r7, #52	@ 0x34
 8004698:	46bd      	mov	sp, r7
 800469a:	bd90      	pop	{r4, r7, pc}

0800469c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	460b      	mov	r3, r1
 80046a6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d101      	bne.n	80046b6 <HAL_PCD_SetAddress+0x1a>
 80046b2:	2302      	movs	r3, #2
 80046b4:	e012      	b.n	80046dc <HAL_PCD_SetAddress+0x40>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	78fa      	ldrb	r2, [r7, #3]
 80046c2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	78fa      	ldrb	r2, [r7, #3]
 80046ca:	4611      	mov	r1, r2
 80046cc:	4618      	mov	r0, r3
 80046ce:	f004 fe79 	bl	80093c4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3708      	adds	r7, #8
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	4608      	mov	r0, r1
 80046ee:	4611      	mov	r1, r2
 80046f0:	461a      	mov	r2, r3
 80046f2:	4603      	mov	r3, r0
 80046f4:	70fb      	strb	r3, [r7, #3]
 80046f6:	460b      	mov	r3, r1
 80046f8:	803b      	strh	r3, [r7, #0]
 80046fa:	4613      	mov	r3, r2
 80046fc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004702:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004706:	2b00      	cmp	r3, #0
 8004708:	da0f      	bge.n	800472a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800470a:	78fb      	ldrb	r3, [r7, #3]
 800470c:	f003 020f 	and.w	r2, r3, #15
 8004710:	4613      	mov	r3, r2
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	4413      	add	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	3310      	adds	r3, #16
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	4413      	add	r3, r2
 800471e:	3304      	adds	r3, #4
 8004720:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2201      	movs	r2, #1
 8004726:	705a      	strb	r2, [r3, #1]
 8004728:	e00f      	b.n	800474a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800472a:	78fb      	ldrb	r3, [r7, #3]
 800472c:	f003 020f 	and.w	r2, r3, #15
 8004730:	4613      	mov	r3, r2
 8004732:	00db      	lsls	r3, r3, #3
 8004734:	4413      	add	r3, r2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	4413      	add	r3, r2
 8004740:	3304      	adds	r3, #4
 8004742:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800474a:	78fb      	ldrb	r3, [r7, #3]
 800474c:	f003 030f 	and.w	r3, r3, #15
 8004750:	b2da      	uxtb	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004756:	883b      	ldrh	r3, [r7, #0]
 8004758:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	78ba      	ldrb	r2, [r7, #2]
 8004764:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	785b      	ldrb	r3, [r3, #1]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d004      	beq.n	8004778 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	461a      	mov	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004778:	78bb      	ldrb	r3, [r7, #2]
 800477a:	2b02      	cmp	r3, #2
 800477c:	d102      	bne.n	8004784 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800478a:	2b01      	cmp	r3, #1
 800478c:	d101      	bne.n	8004792 <HAL_PCD_EP_Open+0xae>
 800478e:	2302      	movs	r3, #2
 8004790:	e00e      	b.n	80047b0 <HAL_PCD_EP_Open+0xcc>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68f9      	ldr	r1, [r7, #12]
 80047a0:	4618      	mov	r0, r3
 80047a2:	f003 fff9 	bl	8008798 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80047ae:	7afb      	ldrb	r3, [r7, #11]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	460b      	mov	r3, r1
 80047c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80047c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	da0f      	bge.n	80047ec <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047cc:	78fb      	ldrb	r3, [r7, #3]
 80047ce:	f003 020f 	and.w	r2, r3, #15
 80047d2:	4613      	mov	r3, r2
 80047d4:	00db      	lsls	r3, r3, #3
 80047d6:	4413      	add	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	3310      	adds	r3, #16
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	4413      	add	r3, r2
 80047e0:	3304      	adds	r3, #4
 80047e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2201      	movs	r2, #1
 80047e8:	705a      	strb	r2, [r3, #1]
 80047ea:	e00f      	b.n	800480c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047ec:	78fb      	ldrb	r3, [r7, #3]
 80047ee:	f003 020f 	and.w	r2, r3, #15
 80047f2:	4613      	mov	r3, r2
 80047f4:	00db      	lsls	r3, r3, #3
 80047f6:	4413      	add	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	4413      	add	r3, r2
 8004802:	3304      	adds	r3, #4
 8004804:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800480c:	78fb      	ldrb	r3, [r7, #3]
 800480e:	f003 030f 	and.w	r3, r3, #15
 8004812:	b2da      	uxtb	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800481e:	2b01      	cmp	r3, #1
 8004820:	d101      	bne.n	8004826 <HAL_PCD_EP_Close+0x6e>
 8004822:	2302      	movs	r3, #2
 8004824:	e00e      	b.n	8004844 <HAL_PCD_EP_Close+0x8c>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68f9      	ldr	r1, [r7, #12]
 8004834:	4618      	mov	r0, r3
 8004836:	f004 f837 	bl	80088a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b086      	sub	sp, #24
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	607a      	str	r2, [r7, #4]
 8004856:	603b      	str	r3, [r7, #0]
 8004858:	460b      	mov	r3, r1
 800485a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800485c:	7afb      	ldrb	r3, [r7, #11]
 800485e:	f003 020f 	and.w	r2, r3, #15
 8004862:	4613      	mov	r3, r2
 8004864:	00db      	lsls	r3, r3, #3
 8004866:	4413      	add	r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4413      	add	r3, r2
 8004872:	3304      	adds	r3, #4
 8004874:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	683a      	ldr	r2, [r7, #0]
 8004880:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2200      	movs	r2, #0
 8004886:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	2200      	movs	r2, #0
 800488c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800488e:	7afb      	ldrb	r3, [r7, #11]
 8004890:	f003 030f 	and.w	r3, r3, #15
 8004894:	b2da      	uxtb	r2, r3
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	799b      	ldrb	r3, [r3, #6]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d102      	bne.n	80048a8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6818      	ldr	r0, [r3, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	799b      	ldrb	r3, [r3, #6]
 80048b0:	461a      	mov	r2, r3
 80048b2:	6979      	ldr	r1, [r7, #20]
 80048b4:	f004 f8d4 	bl	8008a60 <USB_EPStartXfer>

  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3718      	adds	r7, #24
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80048c2:	b480      	push	{r7}
 80048c4:	b083      	sub	sp, #12
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	460b      	mov	r3, r1
 80048cc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80048ce:	78fb      	ldrb	r3, [r7, #3]
 80048d0:	f003 020f 	and.w	r2, r3, #15
 80048d4:	6879      	ldr	r1, [r7, #4]
 80048d6:	4613      	mov	r3, r2
 80048d8:	00db      	lsls	r3, r3, #3
 80048da:	4413      	add	r3, r2
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	440b      	add	r3, r1
 80048e0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80048e4:	681b      	ldr	r3, [r3, #0]
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr

080048f2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80048f2:	b580      	push	{r7, lr}
 80048f4:	b086      	sub	sp, #24
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	60f8      	str	r0, [r7, #12]
 80048fa:	607a      	str	r2, [r7, #4]
 80048fc:	603b      	str	r3, [r7, #0]
 80048fe:	460b      	mov	r3, r1
 8004900:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004902:	7afb      	ldrb	r3, [r7, #11]
 8004904:	f003 020f 	and.w	r2, r3, #15
 8004908:	4613      	mov	r3, r2
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	4413      	add	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	3310      	adds	r3, #16
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	4413      	add	r3, r2
 8004916:	3304      	adds	r3, #4
 8004918:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	683a      	ldr	r2, [r7, #0]
 8004924:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	2200      	movs	r2, #0
 800492a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	2201      	movs	r2, #1
 8004930:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004932:	7afb      	ldrb	r3, [r7, #11]
 8004934:	f003 030f 	and.w	r3, r3, #15
 8004938:	b2da      	uxtb	r2, r3
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	799b      	ldrb	r3, [r3, #6]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d102      	bne.n	800494c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6818      	ldr	r0, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	799b      	ldrb	r3, [r3, #6]
 8004954:	461a      	mov	r2, r3
 8004956:	6979      	ldr	r1, [r7, #20]
 8004958:	f004 f882 	bl	8008a60 <USB_EPStartXfer>

  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3718      	adds	r7, #24
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b084      	sub	sp, #16
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
 800496e:	460b      	mov	r3, r1
 8004970:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004972:	78fb      	ldrb	r3, [r7, #3]
 8004974:	f003 030f 	and.w	r3, r3, #15
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	7912      	ldrb	r2, [r2, #4]
 800497c:	4293      	cmp	r3, r2
 800497e:	d901      	bls.n	8004984 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e04f      	b.n	8004a24 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004984:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004988:	2b00      	cmp	r3, #0
 800498a:	da0f      	bge.n	80049ac <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800498c:	78fb      	ldrb	r3, [r7, #3]
 800498e:	f003 020f 	and.w	r2, r3, #15
 8004992:	4613      	mov	r3, r2
 8004994:	00db      	lsls	r3, r3, #3
 8004996:	4413      	add	r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	3310      	adds	r3, #16
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	4413      	add	r3, r2
 80049a0:	3304      	adds	r3, #4
 80049a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2201      	movs	r2, #1
 80049a8:	705a      	strb	r2, [r3, #1]
 80049aa:	e00d      	b.n	80049c8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80049ac:	78fa      	ldrb	r2, [r7, #3]
 80049ae:	4613      	mov	r3, r2
 80049b0:	00db      	lsls	r3, r3, #3
 80049b2:	4413      	add	r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	4413      	add	r3, r2
 80049be:	3304      	adds	r3, #4
 80049c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2201      	movs	r2, #1
 80049cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049ce:	78fb      	ldrb	r3, [r7, #3]
 80049d0:	f003 030f 	and.w	r3, r3, #15
 80049d4:	b2da      	uxtb	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d101      	bne.n	80049e8 <HAL_PCD_EP_SetStall+0x82>
 80049e4:	2302      	movs	r3, #2
 80049e6:	e01d      	b.n	8004a24 <HAL_PCD_EP_SetStall+0xbe>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68f9      	ldr	r1, [r7, #12]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f004 fc10 	bl	800921c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80049fc:	78fb      	ldrb	r3, [r7, #3]
 80049fe:	f003 030f 	and.w	r3, r3, #15
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d109      	bne.n	8004a1a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6818      	ldr	r0, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	7999      	ldrb	r1, [r3, #6]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a14:	461a      	mov	r2, r3
 8004a16:	f004 fe01 	bl	800961c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	460b      	mov	r3, r1
 8004a36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004a38:	78fb      	ldrb	r3, [r7, #3]
 8004a3a:	f003 030f 	and.w	r3, r3, #15
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	7912      	ldrb	r2, [r2, #4]
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e042      	b.n	8004ad0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	da0f      	bge.n	8004a72 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a52:	78fb      	ldrb	r3, [r7, #3]
 8004a54:	f003 020f 	and.w	r2, r3, #15
 8004a58:	4613      	mov	r3, r2
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	4413      	add	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	3310      	adds	r3, #16
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	4413      	add	r3, r2
 8004a66:	3304      	adds	r3, #4
 8004a68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	705a      	strb	r2, [r3, #1]
 8004a70:	e00f      	b.n	8004a92 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a72:	78fb      	ldrb	r3, [r7, #3]
 8004a74:	f003 020f 	and.w	r2, r3, #15
 8004a78:	4613      	mov	r3, r2
 8004a7a:	00db      	lsls	r3, r3, #3
 8004a7c:	4413      	add	r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	4413      	add	r3, r2
 8004a88:	3304      	adds	r3, #4
 8004a8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a98:	78fb      	ldrb	r3, [r7, #3]
 8004a9a:	f003 030f 	and.w	r3, r3, #15
 8004a9e:	b2da      	uxtb	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d101      	bne.n	8004ab2 <HAL_PCD_EP_ClrStall+0x86>
 8004aae:	2302      	movs	r3, #2
 8004ab0:	e00e      	b.n	8004ad0 <HAL_PCD_EP_ClrStall+0xa4>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68f9      	ldr	r1, [r7, #12]
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f004 fc19 	bl	80092f8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004ae4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	da0c      	bge.n	8004b06 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004aec:	78fb      	ldrb	r3, [r7, #3]
 8004aee:	f003 020f 	and.w	r2, r3, #15
 8004af2:	4613      	mov	r3, r2
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	4413      	add	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	3310      	adds	r3, #16
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	4413      	add	r3, r2
 8004b00:	3304      	adds	r3, #4
 8004b02:	60fb      	str	r3, [r7, #12]
 8004b04:	e00c      	b.n	8004b20 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b06:	78fb      	ldrb	r3, [r7, #3]
 8004b08:	f003 020f 	and.w	r2, r3, #15
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	4413      	add	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	3304      	adds	r3, #4
 8004b1e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68f9      	ldr	r1, [r7, #12]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f004 fa38 	bl	8008f9c <USB_EPStopXfer>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004b30:	7afb      	ldrb	r3, [r7, #11]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b08a      	sub	sp, #40	@ 0x28
 8004b3e:	af02      	add	r7, sp, #8
 8004b40:	6078      	str	r0, [r7, #4]
 8004b42:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004b4e:	683a      	ldr	r2, [r7, #0]
 8004b50:	4613      	mov	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	4413      	add	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	3310      	adds	r3, #16
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	3304      	adds	r3, #4
 8004b60:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	695a      	ldr	r2, [r3, #20]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d901      	bls.n	8004b72 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e06b      	b.n	8004c4a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	691a      	ldr	r2, [r3, #16]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d902      	bls.n	8004b8e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	3303      	adds	r3, #3
 8004b92:	089b      	lsrs	r3, r3, #2
 8004b94:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004b96:	e02a      	b.n	8004bee <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	691a      	ldr	r2, [r3, #16]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d902      	bls.n	8004bb4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	3303      	adds	r3, #3
 8004bb8:	089b      	lsrs	r3, r3, #2
 8004bba:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	68d9      	ldr	r1, [r3, #12]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	b2da      	uxtb	r2, r3
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	4603      	mov	r3, r0
 8004bd0:	6978      	ldr	r0, [r7, #20]
 8004bd2:	f004 fa8d 	bl	80090f0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	68da      	ldr	r2, [r3, #12]
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	441a      	add	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	695a      	ldr	r2, [r3, #20]
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	441a      	add	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	015a      	lsls	r2, r3, #5
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d809      	bhi.n	8004c18 <PCD_WriteEmptyTxFifo+0xde>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	695a      	ldr	r2, [r3, #20]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d203      	bcs.n	8004c18 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1bf      	bne.n	8004b98 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	691a      	ldr	r2, [r3, #16]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d811      	bhi.n	8004c48 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	f003 030f 	and.w	r3, r3, #15
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c30:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	43db      	mvns	r3, r3
 8004c3e:	6939      	ldr	r1, [r7, #16]
 8004c40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c44:	4013      	ands	r3, r2
 8004c46:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3720      	adds	r7, #32
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
	...

08004c54 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	333c      	adds	r3, #60	@ 0x3c
 8004c6c:	3304      	adds	r3, #4
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	015a      	lsls	r2, r3, #5
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	4413      	add	r3, r2
 8004c7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	799b      	ldrb	r3, [r3, #6]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d17b      	bne.n	8004d82 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	f003 0308 	and.w	r3, r3, #8
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d015      	beq.n	8004cc0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	4a61      	ldr	r2, [pc, #388]	@ (8004e1c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	f240 80b9 	bls.w	8004e10 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 80b3 	beq.w	8004e10 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	015a      	lsls	r2, r3, #5
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	4413      	add	r3, r2
 8004cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cbc:	6093      	str	r3, [r2, #8]
 8004cbe:	e0a7      	b.n	8004e10 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	f003 0320 	and.w	r3, r3, #32
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d009      	beq.n	8004cde <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	015a      	lsls	r2, r3, #5
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	2320      	movs	r3, #32
 8004cda:	6093      	str	r3, [r2, #8]
 8004cdc:	e098      	b.n	8004e10 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f040 8093 	bne.w	8004e10 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	4a4b      	ldr	r2, [pc, #300]	@ (8004e1c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d90f      	bls.n	8004d12 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00a      	beq.n	8004d12 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	015a      	lsls	r2, r3, #5
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	4413      	add	r3, r2
 8004d04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d08:	461a      	mov	r2, r3
 8004d0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d0e:	6093      	str	r3, [r2, #8]
 8004d10:	e07e      	b.n	8004e10 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004d12:	683a      	ldr	r2, [r7, #0]
 8004d14:	4613      	mov	r3, r2
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	4413      	add	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	4413      	add	r3, r2
 8004d24:	3304      	adds	r3, #4
 8004d26:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6a1a      	ldr	r2, [r3, #32]
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	0159      	lsls	r1, r3, #5
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	440b      	add	r3, r1
 8004d34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d3e:	1ad2      	subs	r2, r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d114      	bne.n	8004d74 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d109      	bne.n	8004d66 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	2101      	movs	r1, #1
 8004d60:	f004 fc5c 	bl	800961c <USB_EP0_OutStart>
 8004d64:	e006      	b.n	8004d74 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	68da      	ldr	r2, [r3, #12]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	441a      	add	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	4619      	mov	r1, r3
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f006 fed8 	bl	800bb30 <HAL_PCD_DataOutStageCallback>
 8004d80:	e046      	b.n	8004e10 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	4a26      	ldr	r2, [pc, #152]	@ (8004e20 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d124      	bne.n	8004dd4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d00a      	beq.n	8004daa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da0:	461a      	mov	r2, r3
 8004da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004da6:	6093      	str	r3, [r2, #8]
 8004da8:	e032      	b.n	8004e10 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f003 0320 	and.w	r3, r3, #32
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d008      	beq.n	8004dc6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	015a      	lsls	r2, r3, #5
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	4413      	add	r3, r2
 8004dbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	4619      	mov	r1, r3
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f006 feaf 	bl	800bb30 <HAL_PCD_DataOutStageCallback>
 8004dd2:	e01d      	b.n	8004e10 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d114      	bne.n	8004e04 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	4613      	mov	r3, r2
 8004de0:	00db      	lsls	r3, r3, #3
 8004de2:	4413      	add	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	440b      	add	r3, r1
 8004de8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d108      	bne.n	8004e04 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6818      	ldr	r0, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	2100      	movs	r1, #0
 8004e00:	f004 fc0c 	bl	800961c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	4619      	mov	r1, r3
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f006 fe90 	bl	800bb30 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3720      	adds	r7, #32
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	4f54300a 	.word	0x4f54300a
 8004e20:	4f54310a 	.word	0x4f54310a

08004e24 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b086      	sub	sp, #24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	333c      	adds	r3, #60	@ 0x3c
 8004e3c:	3304      	adds	r3, #4
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	015a      	lsls	r2, r3, #5
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	4413      	add	r3, r2
 8004e4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	4a15      	ldr	r2, [pc, #84]	@ (8004eac <PCD_EP_OutSetupPacket_int+0x88>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d90e      	bls.n	8004e78 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d009      	beq.n	8004e78 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	015a      	lsls	r2, r3, #5
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e70:	461a      	mov	r2, r3
 8004e72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e76:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f006 fe47 	bl	800bb0c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	4a0a      	ldr	r2, [pc, #40]	@ (8004eac <PCD_EP_OutSetupPacket_int+0x88>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d90c      	bls.n	8004ea0 <PCD_EP_OutSetupPacket_int+0x7c>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	799b      	ldrb	r3, [r3, #6]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d108      	bne.n	8004ea0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6818      	ldr	r0, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e98:	461a      	mov	r2, r3
 8004e9a:	2101      	movs	r1, #1
 8004e9c:	f004 fbbe 	bl	800961c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3718      	adds	r7, #24
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	4f54300a 	.word	0x4f54300a

08004eb0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	460b      	mov	r3, r1
 8004eba:	70fb      	strb	r3, [r7, #3]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004ec8:	78fb      	ldrb	r3, [r7, #3]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d107      	bne.n	8004ede <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004ece:	883b      	ldrh	r3, [r7, #0]
 8004ed0:	0419      	lsls	r1, r3, #16
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	629a      	str	r2, [r3, #40]	@ 0x28
 8004edc:	e028      	b.n	8004f30 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee4:	0c1b      	lsrs	r3, r3, #16
 8004ee6:	68ba      	ldr	r2, [r7, #8]
 8004ee8:	4413      	add	r3, r2
 8004eea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004eec:	2300      	movs	r3, #0
 8004eee:	73fb      	strb	r3, [r7, #15]
 8004ef0:	e00d      	b.n	8004f0e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	7bfb      	ldrb	r3, [r7, #15]
 8004ef8:	3340      	adds	r3, #64	@ 0x40
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	4413      	add	r3, r2
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	0c1b      	lsrs	r3, r3, #16
 8004f02:	68ba      	ldr	r2, [r7, #8]
 8004f04:	4413      	add	r3, r2
 8004f06:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004f08:	7bfb      	ldrb	r3, [r7, #15]
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	73fb      	strb	r3, [r7, #15]
 8004f0e:	7bfa      	ldrb	r2, [r7, #15]
 8004f10:	78fb      	ldrb	r3, [r7, #3]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d3ec      	bcc.n	8004ef2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004f18:	883b      	ldrh	r3, [r7, #0]
 8004f1a:	0418      	lsls	r0, r3, #16
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6819      	ldr	r1, [r3, #0]
 8004f20:	78fb      	ldrb	r3, [r7, #3]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	68ba      	ldr	r2, [r7, #8]
 8004f26:	4302      	orrs	r2, r0
 8004f28:	3340      	adds	r3, #64	@ 0x40
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	440b      	add	r3, r1
 8004f2e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3714      	adds	r7, #20
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr

08004f3e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004f3e:	b480      	push	{r7}
 8004f40:	b083      	sub	sp, #12
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
 8004f46:	460b      	mov	r3, r1
 8004f48:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	887a      	ldrh	r2, [r7, #2]
 8004f50:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr

08004f60 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	460b      	mov	r3, r1
 8004f6a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e267      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d075      	beq.n	8005082 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f96:	4b88      	ldr	r3, [pc, #544]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f003 030c 	and.w	r3, r3, #12
 8004f9e:	2b04      	cmp	r3, #4
 8004fa0:	d00c      	beq.n	8004fbc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fa2:	4b85      	ldr	r3, [pc, #532]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004faa:	2b08      	cmp	r3, #8
 8004fac:	d112      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fae:	4b82      	ldr	r3, [pc, #520]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fba:	d10b      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fbc:	4b7e      	ldr	r3, [pc, #504]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d05b      	beq.n	8005080 <HAL_RCC_OscConfig+0x108>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d157      	bne.n	8005080 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e242      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fdc:	d106      	bne.n	8004fec <HAL_RCC_OscConfig+0x74>
 8004fde:	4b76      	ldr	r3, [pc, #472]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a75      	ldr	r2, [pc, #468]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8004fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fe8:	6013      	str	r3, [r2, #0]
 8004fea:	e01d      	b.n	8005028 <HAL_RCC_OscConfig+0xb0>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ff4:	d10c      	bne.n	8005010 <HAL_RCC_OscConfig+0x98>
 8004ff6:	4b70      	ldr	r3, [pc, #448]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a6f      	ldr	r2, [pc, #444]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8004ffc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005000:	6013      	str	r3, [r2, #0]
 8005002:	4b6d      	ldr	r3, [pc, #436]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a6c      	ldr	r2, [pc, #432]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8005008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800500c:	6013      	str	r3, [r2, #0]
 800500e:	e00b      	b.n	8005028 <HAL_RCC_OscConfig+0xb0>
 8005010:	4b69      	ldr	r3, [pc, #420]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a68      	ldr	r2, [pc, #416]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8005016:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800501a:	6013      	str	r3, [r2, #0]
 800501c:	4b66      	ldr	r3, [pc, #408]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a65      	ldr	r2, [pc, #404]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8005022:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005026:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d013      	beq.n	8005058 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005030:	f7fd fe3e 	bl	8002cb0 <HAL_GetTick>
 8005034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005036:	e008      	b.n	800504a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005038:	f7fd fe3a 	bl	8002cb0 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b64      	cmp	r3, #100	@ 0x64
 8005044:	d901      	bls.n	800504a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e207      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800504a:	4b5b      	ldr	r3, [pc, #364]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d0f0      	beq.n	8005038 <HAL_RCC_OscConfig+0xc0>
 8005056:	e014      	b.n	8005082 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005058:	f7fd fe2a 	bl	8002cb0 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005060:	f7fd fe26 	bl	8002cb0 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b64      	cmp	r3, #100	@ 0x64
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e1f3      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005072:	4b51      	ldr	r3, [pc, #324]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0xe8>
 800507e:	e000      	b.n	8005082 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005080:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0302 	and.w	r3, r3, #2
 800508a:	2b00      	cmp	r3, #0
 800508c:	d063      	beq.n	8005156 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800508e:	4b4a      	ldr	r3, [pc, #296]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f003 030c 	and.w	r3, r3, #12
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00b      	beq.n	80050b2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800509a:	4b47      	ldr	r3, [pc, #284]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80050a2:	2b08      	cmp	r3, #8
 80050a4:	d11c      	bne.n	80050e0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050a6:	4b44      	ldr	r3, [pc, #272]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d116      	bne.n	80050e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050b2:	4b41      	ldr	r3, [pc, #260]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d005      	beq.n	80050ca <HAL_RCC_OscConfig+0x152>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d001      	beq.n	80050ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e1c7      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050ca:	4b3b      	ldr	r3, [pc, #236]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	00db      	lsls	r3, r3, #3
 80050d8:	4937      	ldr	r1, [pc, #220]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050de:	e03a      	b.n	8005156 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d020      	beq.n	800512a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050e8:	4b34      	ldr	r3, [pc, #208]	@ (80051bc <HAL_RCC_OscConfig+0x244>)
 80050ea:	2201      	movs	r2, #1
 80050ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ee:	f7fd fddf 	bl	8002cb0 <HAL_GetTick>
 80050f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050f4:	e008      	b.n	8005108 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050f6:	f7fd fddb 	bl	8002cb0 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d901      	bls.n	8005108 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e1a8      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005108:	4b2b      	ldr	r3, [pc, #172]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d0f0      	beq.n	80050f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005114:	4b28      	ldr	r3, [pc, #160]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	691b      	ldr	r3, [r3, #16]
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	4925      	ldr	r1, [pc, #148]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 8005124:	4313      	orrs	r3, r2
 8005126:	600b      	str	r3, [r1, #0]
 8005128:	e015      	b.n	8005156 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800512a:	4b24      	ldr	r3, [pc, #144]	@ (80051bc <HAL_RCC_OscConfig+0x244>)
 800512c:	2200      	movs	r2, #0
 800512e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005130:	f7fd fdbe 	bl	8002cb0 <HAL_GetTick>
 8005134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005138:	f7fd fdba 	bl	8002cb0 <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e187      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800514a:	4b1b      	ldr	r3, [pc, #108]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1f0      	bne.n	8005138 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0308 	and.w	r3, r3, #8
 800515e:	2b00      	cmp	r3, #0
 8005160:	d036      	beq.n	80051d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d016      	beq.n	8005198 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800516a:	4b15      	ldr	r3, [pc, #84]	@ (80051c0 <HAL_RCC_OscConfig+0x248>)
 800516c:	2201      	movs	r2, #1
 800516e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005170:	f7fd fd9e 	bl	8002cb0 <HAL_GetTick>
 8005174:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005176:	e008      	b.n	800518a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005178:	f7fd fd9a 	bl	8002cb0 <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	2b02      	cmp	r3, #2
 8005184:	d901      	bls.n	800518a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e167      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800518a:	4b0b      	ldr	r3, [pc, #44]	@ (80051b8 <HAL_RCC_OscConfig+0x240>)
 800518c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800518e:	f003 0302 	and.w	r3, r3, #2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d0f0      	beq.n	8005178 <HAL_RCC_OscConfig+0x200>
 8005196:	e01b      	b.n	80051d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005198:	4b09      	ldr	r3, [pc, #36]	@ (80051c0 <HAL_RCC_OscConfig+0x248>)
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800519e:	f7fd fd87 	bl	8002cb0 <HAL_GetTick>
 80051a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051a4:	e00e      	b.n	80051c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051a6:	f7fd fd83 	bl	8002cb0 <HAL_GetTick>
 80051aa:	4602      	mov	r2, r0
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d907      	bls.n	80051c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e150      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
 80051b8:	40023800 	.word	0x40023800
 80051bc:	42470000 	.word	0x42470000
 80051c0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051c4:	4b88      	ldr	r3, [pc, #544]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 80051c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1ea      	bne.n	80051a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0304 	and.w	r3, r3, #4
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f000 8097 	beq.w	800530c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051de:	2300      	movs	r3, #0
 80051e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051e2:	4b81      	ldr	r3, [pc, #516]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 80051e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10f      	bne.n	800520e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ee:	2300      	movs	r3, #0
 80051f0:	60bb      	str	r3, [r7, #8]
 80051f2:	4b7d      	ldr	r3, [pc, #500]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 80051f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f6:	4a7c      	ldr	r2, [pc, #496]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 80051f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80051fe:	4b7a      	ldr	r3, [pc, #488]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005206:	60bb      	str	r3, [r7, #8]
 8005208:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800520a:	2301      	movs	r3, #1
 800520c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800520e:	4b77      	ldr	r3, [pc, #476]	@ (80053ec <HAL_RCC_OscConfig+0x474>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005216:	2b00      	cmp	r3, #0
 8005218:	d118      	bne.n	800524c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800521a:	4b74      	ldr	r3, [pc, #464]	@ (80053ec <HAL_RCC_OscConfig+0x474>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a73      	ldr	r2, [pc, #460]	@ (80053ec <HAL_RCC_OscConfig+0x474>)
 8005220:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005224:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005226:	f7fd fd43 	bl	8002cb0 <HAL_GetTick>
 800522a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800522c:	e008      	b.n	8005240 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800522e:	f7fd fd3f 	bl	8002cb0 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	2b02      	cmp	r3, #2
 800523a:	d901      	bls.n	8005240 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e10c      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005240:	4b6a      	ldr	r3, [pc, #424]	@ (80053ec <HAL_RCC_OscConfig+0x474>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005248:	2b00      	cmp	r3, #0
 800524a:	d0f0      	beq.n	800522e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d106      	bne.n	8005262 <HAL_RCC_OscConfig+0x2ea>
 8005254:	4b64      	ldr	r3, [pc, #400]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005258:	4a63      	ldr	r2, [pc, #396]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 800525a:	f043 0301 	orr.w	r3, r3, #1
 800525e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005260:	e01c      	b.n	800529c <HAL_RCC_OscConfig+0x324>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	2b05      	cmp	r3, #5
 8005268:	d10c      	bne.n	8005284 <HAL_RCC_OscConfig+0x30c>
 800526a:	4b5f      	ldr	r3, [pc, #380]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 800526c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800526e:	4a5e      	ldr	r2, [pc, #376]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005270:	f043 0304 	orr.w	r3, r3, #4
 8005274:	6713      	str	r3, [r2, #112]	@ 0x70
 8005276:	4b5c      	ldr	r3, [pc, #368]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800527a:	4a5b      	ldr	r2, [pc, #364]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 800527c:	f043 0301 	orr.w	r3, r3, #1
 8005280:	6713      	str	r3, [r2, #112]	@ 0x70
 8005282:	e00b      	b.n	800529c <HAL_RCC_OscConfig+0x324>
 8005284:	4b58      	ldr	r3, [pc, #352]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005288:	4a57      	ldr	r2, [pc, #348]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 800528a:	f023 0301 	bic.w	r3, r3, #1
 800528e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005290:	4b55      	ldr	r3, [pc, #340]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005294:	4a54      	ldr	r2, [pc, #336]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005296:	f023 0304 	bic.w	r3, r3, #4
 800529a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d015      	beq.n	80052d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052a4:	f7fd fd04 	bl	8002cb0 <HAL_GetTick>
 80052a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052aa:	e00a      	b.n	80052c2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ac:	f7fd fd00 	bl	8002cb0 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e0cb      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052c2:	4b49      	ldr	r3, [pc, #292]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 80052c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0ee      	beq.n	80052ac <HAL_RCC_OscConfig+0x334>
 80052ce:	e014      	b.n	80052fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052d0:	f7fd fcee 	bl	8002cb0 <HAL_GetTick>
 80052d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052d6:	e00a      	b.n	80052ee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052d8:	f7fd fcea 	bl	8002cb0 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e0b5      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052ee:	4b3e      	ldr	r3, [pc, #248]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 80052f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1ee      	bne.n	80052d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052fa:	7dfb      	ldrb	r3, [r7, #23]
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d105      	bne.n	800530c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005300:	4b39      	ldr	r3, [pc, #228]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005304:	4a38      	ldr	r2, [pc, #224]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005306:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800530a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	2b00      	cmp	r3, #0
 8005312:	f000 80a1 	beq.w	8005458 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005316:	4b34      	ldr	r3, [pc, #208]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 030c 	and.w	r3, r3, #12
 800531e:	2b08      	cmp	r3, #8
 8005320:	d05c      	beq.n	80053dc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	699b      	ldr	r3, [r3, #24]
 8005326:	2b02      	cmp	r3, #2
 8005328:	d141      	bne.n	80053ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800532a:	4b31      	ldr	r3, [pc, #196]	@ (80053f0 <HAL_RCC_OscConfig+0x478>)
 800532c:	2200      	movs	r2, #0
 800532e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005330:	f7fd fcbe 	bl	8002cb0 <HAL_GetTick>
 8005334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005336:	e008      	b.n	800534a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005338:	f7fd fcba 	bl	8002cb0 <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	2b02      	cmp	r3, #2
 8005344:	d901      	bls.n	800534a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e087      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800534a:	4b27      	ldr	r3, [pc, #156]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1f0      	bne.n	8005338 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	69da      	ldr	r2, [r3, #28]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	431a      	orrs	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005364:	019b      	lsls	r3, r3, #6
 8005366:	431a      	orrs	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800536c:	085b      	lsrs	r3, r3, #1
 800536e:	3b01      	subs	r3, #1
 8005370:	041b      	lsls	r3, r3, #16
 8005372:	431a      	orrs	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005378:	061b      	lsls	r3, r3, #24
 800537a:	491b      	ldr	r1, [pc, #108]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 800537c:	4313      	orrs	r3, r2
 800537e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005380:	4b1b      	ldr	r3, [pc, #108]	@ (80053f0 <HAL_RCC_OscConfig+0x478>)
 8005382:	2201      	movs	r2, #1
 8005384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005386:	f7fd fc93 	bl	8002cb0 <HAL_GetTick>
 800538a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800538c:	e008      	b.n	80053a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800538e:	f7fd fc8f 	bl	8002cb0 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b02      	cmp	r3, #2
 800539a:	d901      	bls.n	80053a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e05c      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053a0:	4b11      	ldr	r3, [pc, #68]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d0f0      	beq.n	800538e <HAL_RCC_OscConfig+0x416>
 80053ac:	e054      	b.n	8005458 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053ae:	4b10      	ldr	r3, [pc, #64]	@ (80053f0 <HAL_RCC_OscConfig+0x478>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b4:	f7fd fc7c 	bl	8002cb0 <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ba:	e008      	b.n	80053ce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053bc:	f7fd fc78 	bl	8002cb0 <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e045      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ce:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <HAL_RCC_OscConfig+0x470>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1f0      	bne.n	80053bc <HAL_RCC_OscConfig+0x444>
 80053da:	e03d      	b.n	8005458 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	699b      	ldr	r3, [r3, #24]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d107      	bne.n	80053f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e038      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
 80053e8:	40023800 	.word	0x40023800
 80053ec:	40007000 	.word	0x40007000
 80053f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053f4:	4b1b      	ldr	r3, [pc, #108]	@ (8005464 <HAL_RCC_OscConfig+0x4ec>)
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d028      	beq.n	8005454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800540c:	429a      	cmp	r2, r3
 800540e:	d121      	bne.n	8005454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800541a:	429a      	cmp	r2, r3
 800541c:	d11a      	bne.n	8005454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005424:	4013      	ands	r3, r2
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800542a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800542c:	4293      	cmp	r3, r2
 800542e:	d111      	bne.n	8005454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800543a:	085b      	lsrs	r3, r3, #1
 800543c:	3b01      	subs	r3, #1
 800543e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005440:	429a      	cmp	r2, r3
 8005442:	d107      	bne.n	8005454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005450:	429a      	cmp	r2, r3
 8005452:	d001      	beq.n	8005458 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e000      	b.n	800545a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3718      	adds	r7, #24
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	40023800 	.word	0x40023800

08005468 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e0cc      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800547c:	4b68      	ldr	r3, [pc, #416]	@ (8005620 <HAL_RCC_ClockConfig+0x1b8>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0307 	and.w	r3, r3, #7
 8005484:	683a      	ldr	r2, [r7, #0]
 8005486:	429a      	cmp	r2, r3
 8005488:	d90c      	bls.n	80054a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800548a:	4b65      	ldr	r3, [pc, #404]	@ (8005620 <HAL_RCC_ClockConfig+0x1b8>)
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	b2d2      	uxtb	r2, r2
 8005490:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005492:	4b63      	ldr	r3, [pc, #396]	@ (8005620 <HAL_RCC_ClockConfig+0x1b8>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 0307 	and.w	r3, r3, #7
 800549a:	683a      	ldr	r2, [r7, #0]
 800549c:	429a      	cmp	r2, r3
 800549e:	d001      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e0b8      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d020      	beq.n	80054f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d005      	beq.n	80054c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054bc:	4b59      	ldr	r3, [pc, #356]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	4a58      	ldr	r2, [pc, #352]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80054c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80054c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0308 	and.w	r3, r3, #8
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d005      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054d4:	4b53      	ldr	r3, [pc, #332]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	4a52      	ldr	r2, [pc, #328]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80054da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80054de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054e0:	4b50      	ldr	r3, [pc, #320]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	494d      	ldr	r1, [pc, #308]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d044      	beq.n	8005588 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d107      	bne.n	8005516 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005506:	4b47      	ldr	r3, [pc, #284]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d119      	bne.n	8005546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e07f      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	2b02      	cmp	r3, #2
 800551c:	d003      	beq.n	8005526 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005522:	2b03      	cmp	r3, #3
 8005524:	d107      	bne.n	8005536 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005526:	4b3f      	ldr	r3, [pc, #252]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d109      	bne.n	8005546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e06f      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005536:	4b3b      	ldr	r3, [pc, #236]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0302 	and.w	r3, r3, #2
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e067      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005546:	4b37      	ldr	r3, [pc, #220]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f023 0203 	bic.w	r2, r3, #3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	4934      	ldr	r1, [pc, #208]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 8005554:	4313      	orrs	r3, r2
 8005556:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005558:	f7fd fbaa 	bl	8002cb0 <HAL_GetTick>
 800555c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800555e:	e00a      	b.n	8005576 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005560:	f7fd fba6 	bl	8002cb0 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800556e:	4293      	cmp	r3, r2
 8005570:	d901      	bls.n	8005576 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e04f      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005576:	4b2b      	ldr	r3, [pc, #172]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f003 020c 	and.w	r2, r3, #12
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	429a      	cmp	r2, r3
 8005586:	d1eb      	bne.n	8005560 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005588:	4b25      	ldr	r3, [pc, #148]	@ (8005620 <HAL_RCC_ClockConfig+0x1b8>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0307 	and.w	r3, r3, #7
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	429a      	cmp	r2, r3
 8005594:	d20c      	bcs.n	80055b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005596:	4b22      	ldr	r3, [pc, #136]	@ (8005620 <HAL_RCC_ClockConfig+0x1b8>)
 8005598:	683a      	ldr	r2, [r7, #0]
 800559a:	b2d2      	uxtb	r2, r2
 800559c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800559e:	4b20      	ldr	r3, [pc, #128]	@ (8005620 <HAL_RCC_ClockConfig+0x1b8>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0307 	and.w	r3, r3, #7
 80055a6:	683a      	ldr	r2, [r7, #0]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d001      	beq.n	80055b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e032      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 0304 	and.w	r3, r3, #4
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d008      	beq.n	80055ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055bc:	4b19      	ldr	r3, [pc, #100]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	4916      	ldr	r1, [pc, #88]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0308 	and.w	r3, r3, #8
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d009      	beq.n	80055ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055da:	4b12      	ldr	r3, [pc, #72]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	691b      	ldr	r3, [r3, #16]
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	490e      	ldr	r1, [pc, #56]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055ee:	f000 f821 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 80055f2:	4602      	mov	r2, r0
 80055f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005624 <HAL_RCC_ClockConfig+0x1bc>)
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	091b      	lsrs	r3, r3, #4
 80055fa:	f003 030f 	and.w	r3, r3, #15
 80055fe:	490a      	ldr	r1, [pc, #40]	@ (8005628 <HAL_RCC_ClockConfig+0x1c0>)
 8005600:	5ccb      	ldrb	r3, [r1, r3]
 8005602:	fa22 f303 	lsr.w	r3, r2, r3
 8005606:	4a09      	ldr	r2, [pc, #36]	@ (800562c <HAL_RCC_ClockConfig+0x1c4>)
 8005608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800560a:	4b09      	ldr	r3, [pc, #36]	@ (8005630 <HAL_RCC_ClockConfig+0x1c8>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4618      	mov	r0, r3
 8005610:	f7fd fb0a 	bl	8002c28 <HAL_InitTick>

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	40023c00 	.word	0x40023c00
 8005624:	40023800 	.word	0x40023800
 8005628:	0800cf08 	.word	0x0800cf08
 800562c:	200000b0 	.word	0x200000b0
 8005630:	200000b4 	.word	0x200000b4

08005634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005638:	b094      	sub	sp, #80	@ 0x50
 800563a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800563c:	2300      	movs	r3, #0
 800563e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005640:	2300      	movs	r3, #0
 8005642:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005644:	2300      	movs	r3, #0
 8005646:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005648:	2300      	movs	r3, #0
 800564a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800564c:	4b79      	ldr	r3, [pc, #484]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 030c 	and.w	r3, r3, #12
 8005654:	2b08      	cmp	r3, #8
 8005656:	d00d      	beq.n	8005674 <HAL_RCC_GetSysClockFreq+0x40>
 8005658:	2b08      	cmp	r3, #8
 800565a:	f200 80e1 	bhi.w	8005820 <HAL_RCC_GetSysClockFreq+0x1ec>
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <HAL_RCC_GetSysClockFreq+0x34>
 8005662:	2b04      	cmp	r3, #4
 8005664:	d003      	beq.n	800566e <HAL_RCC_GetSysClockFreq+0x3a>
 8005666:	e0db      	b.n	8005820 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005668:	4b73      	ldr	r3, [pc, #460]	@ (8005838 <HAL_RCC_GetSysClockFreq+0x204>)
 800566a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800566c:	e0db      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800566e:	4b73      	ldr	r3, [pc, #460]	@ (800583c <HAL_RCC_GetSysClockFreq+0x208>)
 8005670:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005672:	e0d8      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005674:	4b6f      	ldr	r3, [pc, #444]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800567c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800567e:	4b6d      	ldr	r3, [pc, #436]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d063      	beq.n	8005752 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800568a:	4b6a      	ldr	r3, [pc, #424]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	099b      	lsrs	r3, r3, #6
 8005690:	2200      	movs	r2, #0
 8005692:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005694:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800569c:	633b      	str	r3, [r7, #48]	@ 0x30
 800569e:	2300      	movs	r3, #0
 80056a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80056a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80056a6:	4622      	mov	r2, r4
 80056a8:	462b      	mov	r3, r5
 80056aa:	f04f 0000 	mov.w	r0, #0
 80056ae:	f04f 0100 	mov.w	r1, #0
 80056b2:	0159      	lsls	r1, r3, #5
 80056b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056b8:	0150      	lsls	r0, r2, #5
 80056ba:	4602      	mov	r2, r0
 80056bc:	460b      	mov	r3, r1
 80056be:	4621      	mov	r1, r4
 80056c0:	1a51      	subs	r1, r2, r1
 80056c2:	6139      	str	r1, [r7, #16]
 80056c4:	4629      	mov	r1, r5
 80056c6:	eb63 0301 	sbc.w	r3, r3, r1
 80056ca:	617b      	str	r3, [r7, #20]
 80056cc:	f04f 0200 	mov.w	r2, #0
 80056d0:	f04f 0300 	mov.w	r3, #0
 80056d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056d8:	4659      	mov	r1, fp
 80056da:	018b      	lsls	r3, r1, #6
 80056dc:	4651      	mov	r1, sl
 80056de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80056e2:	4651      	mov	r1, sl
 80056e4:	018a      	lsls	r2, r1, #6
 80056e6:	4651      	mov	r1, sl
 80056e8:	ebb2 0801 	subs.w	r8, r2, r1
 80056ec:	4659      	mov	r1, fp
 80056ee:	eb63 0901 	sbc.w	r9, r3, r1
 80056f2:	f04f 0200 	mov.w	r2, #0
 80056f6:	f04f 0300 	mov.w	r3, #0
 80056fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005702:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005706:	4690      	mov	r8, r2
 8005708:	4699      	mov	r9, r3
 800570a:	4623      	mov	r3, r4
 800570c:	eb18 0303 	adds.w	r3, r8, r3
 8005710:	60bb      	str	r3, [r7, #8]
 8005712:	462b      	mov	r3, r5
 8005714:	eb49 0303 	adc.w	r3, r9, r3
 8005718:	60fb      	str	r3, [r7, #12]
 800571a:	f04f 0200 	mov.w	r2, #0
 800571e:	f04f 0300 	mov.w	r3, #0
 8005722:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005726:	4629      	mov	r1, r5
 8005728:	024b      	lsls	r3, r1, #9
 800572a:	4621      	mov	r1, r4
 800572c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005730:	4621      	mov	r1, r4
 8005732:	024a      	lsls	r2, r1, #9
 8005734:	4610      	mov	r0, r2
 8005736:	4619      	mov	r1, r3
 8005738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800573a:	2200      	movs	r2, #0
 800573c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800573e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005740:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005744:	f7fa fd40 	bl	80001c8 <__aeabi_uldivmod>
 8005748:	4602      	mov	r2, r0
 800574a:	460b      	mov	r3, r1
 800574c:	4613      	mov	r3, r2
 800574e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005750:	e058      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005752:	4b38      	ldr	r3, [pc, #224]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	099b      	lsrs	r3, r3, #6
 8005758:	2200      	movs	r2, #0
 800575a:	4618      	mov	r0, r3
 800575c:	4611      	mov	r1, r2
 800575e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005762:	623b      	str	r3, [r7, #32]
 8005764:	2300      	movs	r3, #0
 8005766:	627b      	str	r3, [r7, #36]	@ 0x24
 8005768:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800576c:	4642      	mov	r2, r8
 800576e:	464b      	mov	r3, r9
 8005770:	f04f 0000 	mov.w	r0, #0
 8005774:	f04f 0100 	mov.w	r1, #0
 8005778:	0159      	lsls	r1, r3, #5
 800577a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800577e:	0150      	lsls	r0, r2, #5
 8005780:	4602      	mov	r2, r0
 8005782:	460b      	mov	r3, r1
 8005784:	4641      	mov	r1, r8
 8005786:	ebb2 0a01 	subs.w	sl, r2, r1
 800578a:	4649      	mov	r1, r9
 800578c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005790:	f04f 0200 	mov.w	r2, #0
 8005794:	f04f 0300 	mov.w	r3, #0
 8005798:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800579c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80057a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80057a4:	ebb2 040a 	subs.w	r4, r2, sl
 80057a8:	eb63 050b 	sbc.w	r5, r3, fp
 80057ac:	f04f 0200 	mov.w	r2, #0
 80057b0:	f04f 0300 	mov.w	r3, #0
 80057b4:	00eb      	lsls	r3, r5, #3
 80057b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057ba:	00e2      	lsls	r2, r4, #3
 80057bc:	4614      	mov	r4, r2
 80057be:	461d      	mov	r5, r3
 80057c0:	4643      	mov	r3, r8
 80057c2:	18e3      	adds	r3, r4, r3
 80057c4:	603b      	str	r3, [r7, #0]
 80057c6:	464b      	mov	r3, r9
 80057c8:	eb45 0303 	adc.w	r3, r5, r3
 80057cc:	607b      	str	r3, [r7, #4]
 80057ce:	f04f 0200 	mov.w	r2, #0
 80057d2:	f04f 0300 	mov.w	r3, #0
 80057d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057da:	4629      	mov	r1, r5
 80057dc:	028b      	lsls	r3, r1, #10
 80057de:	4621      	mov	r1, r4
 80057e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80057e4:	4621      	mov	r1, r4
 80057e6:	028a      	lsls	r2, r1, #10
 80057e8:	4610      	mov	r0, r2
 80057ea:	4619      	mov	r1, r3
 80057ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ee:	2200      	movs	r2, #0
 80057f0:	61bb      	str	r3, [r7, #24]
 80057f2:	61fa      	str	r2, [r7, #28]
 80057f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057f8:	f7fa fce6 	bl	80001c8 <__aeabi_uldivmod>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	4613      	mov	r3, r2
 8005802:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005804:	4b0b      	ldr	r3, [pc, #44]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	0c1b      	lsrs	r3, r3, #16
 800580a:	f003 0303 	and.w	r3, r3, #3
 800580e:	3301      	adds	r3, #1
 8005810:	005b      	lsls	r3, r3, #1
 8005812:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005814:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005818:	fbb2 f3f3 	udiv	r3, r2, r3
 800581c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800581e:	e002      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005820:	4b05      	ldr	r3, [pc, #20]	@ (8005838 <HAL_RCC_GetSysClockFreq+0x204>)
 8005822:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005824:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005828:	4618      	mov	r0, r3
 800582a:	3750      	adds	r7, #80	@ 0x50
 800582c:	46bd      	mov	sp, r7
 800582e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005832:	bf00      	nop
 8005834:	40023800 	.word	0x40023800
 8005838:	00f42400 	.word	0x00f42400
 800583c:	007a1200 	.word	0x007a1200

08005840 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005840:	b480      	push	{r7}
 8005842:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005844:	4b03      	ldr	r3, [pc, #12]	@ (8005854 <HAL_RCC_GetHCLKFreq+0x14>)
 8005846:	681b      	ldr	r3, [r3, #0]
}
 8005848:	4618      	mov	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	200000b0 	.word	0x200000b0

08005858 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800585c:	f7ff fff0 	bl	8005840 <HAL_RCC_GetHCLKFreq>
 8005860:	4602      	mov	r2, r0
 8005862:	4b05      	ldr	r3, [pc, #20]	@ (8005878 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	0a9b      	lsrs	r3, r3, #10
 8005868:	f003 0307 	and.w	r3, r3, #7
 800586c:	4903      	ldr	r1, [pc, #12]	@ (800587c <HAL_RCC_GetPCLK1Freq+0x24>)
 800586e:	5ccb      	ldrb	r3, [r1, r3]
 8005870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005874:	4618      	mov	r0, r3
 8005876:	bd80      	pop	{r7, pc}
 8005878:	40023800 	.word	0x40023800
 800587c:	0800cf18 	.word	0x0800cf18

08005880 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005884:	f7ff ffdc 	bl	8005840 <HAL_RCC_GetHCLKFreq>
 8005888:	4602      	mov	r2, r0
 800588a:	4b05      	ldr	r3, [pc, #20]	@ (80058a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	0b5b      	lsrs	r3, r3, #13
 8005890:	f003 0307 	and.w	r3, r3, #7
 8005894:	4903      	ldr	r1, [pc, #12]	@ (80058a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005896:	5ccb      	ldrb	r3, [r1, r3]
 8005898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800589c:	4618      	mov	r0, r3
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	40023800 	.word	0x40023800
 80058a4:	0800cf18 	.word	0x0800cf18

080058a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d101      	bne.n	80058ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e041      	b.n	800593e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d106      	bne.n	80058d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7fc ff3c 	bl	800274c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681a      	ldr	r2, [r3, #0]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	3304      	adds	r3, #4
 80058e4:	4619      	mov	r1, r3
 80058e6:	4610      	mov	r0, r2
 80058e8:	f000 fd1e 	bl	8006328 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
	...

08005948 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005956:	b2db      	uxtb	r3, r3
 8005958:	2b01      	cmp	r3, #1
 800595a:	d001      	beq.n	8005960 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e04e      	b.n	80059fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2202      	movs	r2, #2
 8005964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68da      	ldr	r2, [r3, #12]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f042 0201 	orr.w	r2, r2, #1
 8005976:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a23      	ldr	r2, [pc, #140]	@ (8005a0c <HAL_TIM_Base_Start_IT+0xc4>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d022      	beq.n	80059c8 <HAL_TIM_Base_Start_IT+0x80>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800598a:	d01d      	beq.n	80059c8 <HAL_TIM_Base_Start_IT+0x80>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a1f      	ldr	r2, [pc, #124]	@ (8005a10 <HAL_TIM_Base_Start_IT+0xc8>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d018      	beq.n	80059c8 <HAL_TIM_Base_Start_IT+0x80>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a1e      	ldr	r2, [pc, #120]	@ (8005a14 <HAL_TIM_Base_Start_IT+0xcc>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d013      	beq.n	80059c8 <HAL_TIM_Base_Start_IT+0x80>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005a18 <HAL_TIM_Base_Start_IT+0xd0>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d00e      	beq.n	80059c8 <HAL_TIM_Base_Start_IT+0x80>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a1b      	ldr	r2, [pc, #108]	@ (8005a1c <HAL_TIM_Base_Start_IT+0xd4>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d009      	beq.n	80059c8 <HAL_TIM_Base_Start_IT+0x80>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a19      	ldr	r2, [pc, #100]	@ (8005a20 <HAL_TIM_Base_Start_IT+0xd8>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d004      	beq.n	80059c8 <HAL_TIM_Base_Start_IT+0x80>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a18      	ldr	r2, [pc, #96]	@ (8005a24 <HAL_TIM_Base_Start_IT+0xdc>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d111      	bne.n	80059ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f003 0307 	and.w	r3, r3, #7
 80059d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2b06      	cmp	r3, #6
 80059d8:	d010      	beq.n	80059fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f042 0201 	orr.w	r2, r2, #1
 80059e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059ea:	e007      	b.n	80059fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0201 	orr.w	r2, r2, #1
 80059fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3714      	adds	r7, #20
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	40010000 	.word	0x40010000
 8005a10:	40000400 	.word	0x40000400
 8005a14:	40000800 	.word	0x40000800
 8005a18:	40000c00 	.word	0x40000c00
 8005a1c:	40010400 	.word	0x40010400
 8005a20:	40014000 	.word	0x40014000
 8005a24:	40001800 	.word	0x40001800

08005a28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e041      	b.n	8005abe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d106      	bne.n	8005a54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f839 	bl	8005ac6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2202      	movs	r2, #2
 8005a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3304      	adds	r3, #4
 8005a64:	4619      	mov	r1, r3
 8005a66:	4610      	mov	r0, r2
 8005a68:	f000 fc5e 	bl	8006328 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3708      	adds	r7, #8
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}

08005ac6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b083      	sub	sp, #12
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ace:	bf00      	nop
 8005ad0:	370c      	adds	r7, #12
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
	...

08005adc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d109      	bne.n	8005b00 <HAL_TIM_PWM_Start+0x24>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	bf14      	ite	ne
 8005af8:	2301      	movne	r3, #1
 8005afa:	2300      	moveq	r3, #0
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	e022      	b.n	8005b46 <HAL_TIM_PWM_Start+0x6a>
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	2b04      	cmp	r3, #4
 8005b04:	d109      	bne.n	8005b1a <HAL_TIM_PWM_Start+0x3e>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	bf14      	ite	ne
 8005b12:	2301      	movne	r3, #1
 8005b14:	2300      	moveq	r3, #0
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	e015      	b.n	8005b46 <HAL_TIM_PWM_Start+0x6a>
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	2b08      	cmp	r3, #8
 8005b1e:	d109      	bne.n	8005b34 <HAL_TIM_PWM_Start+0x58>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	bf14      	ite	ne
 8005b2c:	2301      	movne	r3, #1
 8005b2e:	2300      	moveq	r3, #0
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	e008      	b.n	8005b46 <HAL_TIM_PWM_Start+0x6a>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	bf14      	ite	ne
 8005b40:	2301      	movne	r3, #1
 8005b42:	2300      	moveq	r3, #0
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e07c      	b.n	8005c48 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d104      	bne.n	8005b5e <HAL_TIM_PWM_Start+0x82>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2202      	movs	r2, #2
 8005b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b5c:	e013      	b.n	8005b86 <HAL_TIM_PWM_Start+0xaa>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b04      	cmp	r3, #4
 8005b62:	d104      	bne.n	8005b6e <HAL_TIM_PWM_Start+0x92>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2202      	movs	r2, #2
 8005b68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b6c:	e00b      	b.n	8005b86 <HAL_TIM_PWM_Start+0xaa>
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b08      	cmp	r3, #8
 8005b72:	d104      	bne.n	8005b7e <HAL_TIM_PWM_Start+0xa2>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2202      	movs	r2, #2
 8005b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b7c:	e003      	b.n	8005b86 <HAL_TIM_PWM_Start+0xaa>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2202      	movs	r2, #2
 8005b82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	6839      	ldr	r1, [r7, #0]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 ff4b 	bl	8006a2a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a2d      	ldr	r2, [pc, #180]	@ (8005c50 <HAL_TIM_PWM_Start+0x174>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d004      	beq.n	8005ba8 <HAL_TIM_PWM_Start+0xcc>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a2c      	ldr	r2, [pc, #176]	@ (8005c54 <HAL_TIM_PWM_Start+0x178>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d101      	bne.n	8005bac <HAL_TIM_PWM_Start+0xd0>
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e000      	b.n	8005bae <HAL_TIM_PWM_Start+0xd2>
 8005bac:	2300      	movs	r3, #0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d007      	beq.n	8005bc2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bc0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a22      	ldr	r2, [pc, #136]	@ (8005c50 <HAL_TIM_PWM_Start+0x174>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d022      	beq.n	8005c12 <HAL_TIM_PWM_Start+0x136>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bd4:	d01d      	beq.n	8005c12 <HAL_TIM_PWM_Start+0x136>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a1f      	ldr	r2, [pc, #124]	@ (8005c58 <HAL_TIM_PWM_Start+0x17c>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d018      	beq.n	8005c12 <HAL_TIM_PWM_Start+0x136>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a1d      	ldr	r2, [pc, #116]	@ (8005c5c <HAL_TIM_PWM_Start+0x180>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d013      	beq.n	8005c12 <HAL_TIM_PWM_Start+0x136>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a1c      	ldr	r2, [pc, #112]	@ (8005c60 <HAL_TIM_PWM_Start+0x184>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d00e      	beq.n	8005c12 <HAL_TIM_PWM_Start+0x136>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a16      	ldr	r2, [pc, #88]	@ (8005c54 <HAL_TIM_PWM_Start+0x178>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d009      	beq.n	8005c12 <HAL_TIM_PWM_Start+0x136>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a18      	ldr	r2, [pc, #96]	@ (8005c64 <HAL_TIM_PWM_Start+0x188>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d004      	beq.n	8005c12 <HAL_TIM_PWM_Start+0x136>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a16      	ldr	r2, [pc, #88]	@ (8005c68 <HAL_TIM_PWM_Start+0x18c>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d111      	bne.n	8005c36 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f003 0307 	and.w	r3, r3, #7
 8005c1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2b06      	cmp	r3, #6
 8005c22:	d010      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c34:	e007      	b.n	8005c46 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f042 0201 	orr.w	r2, r2, #1
 8005c44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3710      	adds	r7, #16
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	40010000 	.word	0x40010000
 8005c54:	40010400 	.word	0x40010400
 8005c58:	40000400 	.word	0x40000400
 8005c5c:	40000800 	.word	0x40000800
 8005c60:	40000c00 	.word	0x40000c00
 8005c64:	40014000 	.word	0x40014000
 8005c68:	40001800 	.word	0x40001800

08005c6c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	6839      	ldr	r1, [r7, #0]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 fed3 	bl	8006a2a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a2e      	ldr	r2, [pc, #184]	@ (8005d44 <HAL_TIM_PWM_Stop+0xd8>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d004      	beq.n	8005c98 <HAL_TIM_PWM_Stop+0x2c>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a2d      	ldr	r2, [pc, #180]	@ (8005d48 <HAL_TIM_PWM_Stop+0xdc>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d101      	bne.n	8005c9c <HAL_TIM_PWM_Stop+0x30>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e000      	b.n	8005c9e <HAL_TIM_PWM_Stop+0x32>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d017      	beq.n	8005cd2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	6a1a      	ldr	r2, [r3, #32]
 8005ca8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005cac:	4013      	ands	r3, r2
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10f      	bne.n	8005cd2 <HAL_TIM_PWM_Stop+0x66>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	6a1a      	ldr	r2, [r3, #32]
 8005cb8:	f240 4344 	movw	r3, #1092	@ 0x444
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d107      	bne.n	8005cd2 <HAL_TIM_PWM_Stop+0x66>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005cd0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	6a1a      	ldr	r2, [r3, #32]
 8005cd8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005cdc:	4013      	ands	r3, r2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d10f      	bne.n	8005d02 <HAL_TIM_PWM_Stop+0x96>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	6a1a      	ldr	r2, [r3, #32]
 8005ce8:	f240 4344 	movw	r3, #1092	@ 0x444
 8005cec:	4013      	ands	r3, r2
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d107      	bne.n	8005d02 <HAL_TIM_PWM_Stop+0x96>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 0201 	bic.w	r2, r2, #1
 8005d00:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d104      	bne.n	8005d12 <HAL_TIM_PWM_Stop+0xa6>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d10:	e013      	b.n	8005d3a <HAL_TIM_PWM_Stop+0xce>
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	2b04      	cmp	r3, #4
 8005d16:	d104      	bne.n	8005d22 <HAL_TIM_PWM_Stop+0xb6>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d20:	e00b      	b.n	8005d3a <HAL_TIM_PWM_Stop+0xce>
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	2b08      	cmp	r3, #8
 8005d26:	d104      	bne.n	8005d32 <HAL_TIM_PWM_Stop+0xc6>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d30:	e003      	b.n	8005d3a <HAL_TIM_PWM_Stop+0xce>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3708      	adds	r7, #8
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	40010000 	.word	0x40010000
 8005d48:	40010400 	.word	0x40010400

08005d4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f003 0302 	and.w	r3, r3, #2
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d020      	beq.n	8005db0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d01b      	beq.n	8005db0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f06f 0202 	mvn.w	r2, #2
 8005d80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2201      	movs	r2, #1
 8005d86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	f003 0303 	and.w	r3, r3, #3
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d003      	beq.n	8005d9e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 faa7 	bl	80062ea <HAL_TIM_IC_CaptureCallback>
 8005d9c:	e005      	b.n	8005daa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 fa99 	bl	80062d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 faaa 	bl	80062fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	f003 0304 	and.w	r3, r3, #4
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d020      	beq.n	8005dfc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f003 0304 	and.w	r3, r3, #4
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d01b      	beq.n	8005dfc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f06f 0204 	mvn.w	r2, #4
 8005dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2202      	movs	r2, #2
 8005dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	699b      	ldr	r3, [r3, #24]
 8005dda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d003      	beq.n	8005dea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 fa81 	bl	80062ea <HAL_TIM_IC_CaptureCallback>
 8005de8:	e005      	b.n	8005df6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 fa73 	bl	80062d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 fa84 	bl	80062fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	f003 0308 	and.w	r3, r3, #8
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d020      	beq.n	8005e48 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f003 0308 	and.w	r3, r3, #8
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d01b      	beq.n	8005e48 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f06f 0208 	mvn.w	r2, #8
 8005e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2204      	movs	r2, #4
 8005e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	69db      	ldr	r3, [r3, #28]
 8005e26:	f003 0303 	and.w	r3, r3, #3
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d003      	beq.n	8005e36 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 fa5b 	bl	80062ea <HAL_TIM_IC_CaptureCallback>
 8005e34:	e005      	b.n	8005e42 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 fa4d 	bl	80062d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 fa5e 	bl	80062fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	f003 0310 	and.w	r3, r3, #16
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d020      	beq.n	8005e94 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f003 0310 	and.w	r3, r3, #16
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d01b      	beq.n	8005e94 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f06f 0210 	mvn.w	r2, #16
 8005e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2208      	movs	r2, #8
 8005e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d003      	beq.n	8005e82 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fa35 	bl	80062ea <HAL_TIM_IC_CaptureCallback>
 8005e80:	e005      	b.n	8005e8e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 fa27 	bl	80062d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 fa38 	bl	80062fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	f003 0301 	and.w	r3, r3, #1
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00c      	beq.n	8005eb8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f003 0301 	and.w	r3, r3, #1
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d007      	beq.n	8005eb8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f06f 0201 	mvn.w	r2, #1
 8005eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 fa05 	bl	80062c2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00c      	beq.n	8005edc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d007      	beq.n	8005edc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 fea4 	bl	8006c24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00c      	beq.n	8005f00 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d007      	beq.n	8005f00 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fa09 	bl	8006312 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	f003 0320 	and.w	r3, r3, #32
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00c      	beq.n	8005f24 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f003 0320 	and.w	r3, r3, #32
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d007      	beq.n	8005f24 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f06f 0220 	mvn.w	r2, #32
 8005f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 fe76 	bl	8006c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f24:	bf00      	nop
 8005f26:	3710      	adds	r7, #16
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b086      	sub	sp, #24
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d101      	bne.n	8005f4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f46:	2302      	movs	r3, #2
 8005f48:	e0ae      	b.n	80060a8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2b0c      	cmp	r3, #12
 8005f56:	f200 809f 	bhi.w	8006098 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f60:	08005f95 	.word	0x08005f95
 8005f64:	08006099 	.word	0x08006099
 8005f68:	08006099 	.word	0x08006099
 8005f6c:	08006099 	.word	0x08006099
 8005f70:	08005fd5 	.word	0x08005fd5
 8005f74:	08006099 	.word	0x08006099
 8005f78:	08006099 	.word	0x08006099
 8005f7c:	08006099 	.word	0x08006099
 8005f80:	08006017 	.word	0x08006017
 8005f84:	08006099 	.word	0x08006099
 8005f88:	08006099 	.word	0x08006099
 8005f8c:	08006099 	.word	0x08006099
 8005f90:	08006057 	.word	0x08006057
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68b9      	ldr	r1, [r7, #8]
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f000 fa6a 	bl	8006474 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	699a      	ldr	r2, [r3, #24]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f042 0208 	orr.w	r2, r2, #8
 8005fae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	699a      	ldr	r2, [r3, #24]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f022 0204 	bic.w	r2, r2, #4
 8005fbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	6999      	ldr	r1, [r3, #24]
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	691a      	ldr	r2, [r3, #16]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	430a      	orrs	r2, r1
 8005fd0:	619a      	str	r2, [r3, #24]
      break;
 8005fd2:	e064      	b.n	800609e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68b9      	ldr	r1, [r7, #8]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f000 faba 	bl	8006554 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	699a      	ldr	r2, [r3, #24]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	699a      	ldr	r2, [r3, #24]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ffe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6999      	ldr	r1, [r3, #24]
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	691b      	ldr	r3, [r3, #16]
 800600a:	021a      	lsls	r2, r3, #8
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	430a      	orrs	r2, r1
 8006012:	619a      	str	r2, [r3, #24]
      break;
 8006014:	e043      	b.n	800609e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	68b9      	ldr	r1, [r7, #8]
 800601c:	4618      	mov	r0, r3
 800601e:	f000 fb0f 	bl	8006640 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	69da      	ldr	r2, [r3, #28]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f042 0208 	orr.w	r2, r2, #8
 8006030:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69da      	ldr	r2, [r3, #28]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f022 0204 	bic.w	r2, r2, #4
 8006040:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	69d9      	ldr	r1, [r3, #28]
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	691a      	ldr	r2, [r3, #16]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	430a      	orrs	r2, r1
 8006052:	61da      	str	r2, [r3, #28]
      break;
 8006054:	e023      	b.n	800609e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68b9      	ldr	r1, [r7, #8]
 800605c:	4618      	mov	r0, r3
 800605e:	f000 fb63 	bl	8006728 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	69da      	ldr	r2, [r3, #28]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006070:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	69da      	ldr	r2, [r3, #28]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006080:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	69d9      	ldr	r1, [r3, #28]
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	021a      	lsls	r2, r3, #8
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	430a      	orrs	r2, r1
 8006094:	61da      	str	r2, [r3, #28]
      break;
 8006096:	e002      	b.n	800609e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	75fb      	strb	r3, [r7, #23]
      break;
 800609c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3718      	adds	r7, #24
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d101      	bne.n	80060cc <HAL_TIM_ConfigClockSource+0x1c>
 80060c8:	2302      	movs	r3, #2
 80060ca:	e0b4      	b.n	8006236 <HAL_TIM_ConfigClockSource+0x186>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2201      	movs	r2, #1
 80060d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2202      	movs	r2, #2
 80060d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80060ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006104:	d03e      	beq.n	8006184 <HAL_TIM_ConfigClockSource+0xd4>
 8006106:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800610a:	f200 8087 	bhi.w	800621c <HAL_TIM_ConfigClockSource+0x16c>
 800610e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006112:	f000 8086 	beq.w	8006222 <HAL_TIM_ConfigClockSource+0x172>
 8006116:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800611a:	d87f      	bhi.n	800621c <HAL_TIM_ConfigClockSource+0x16c>
 800611c:	2b70      	cmp	r3, #112	@ 0x70
 800611e:	d01a      	beq.n	8006156 <HAL_TIM_ConfigClockSource+0xa6>
 8006120:	2b70      	cmp	r3, #112	@ 0x70
 8006122:	d87b      	bhi.n	800621c <HAL_TIM_ConfigClockSource+0x16c>
 8006124:	2b60      	cmp	r3, #96	@ 0x60
 8006126:	d050      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x11a>
 8006128:	2b60      	cmp	r3, #96	@ 0x60
 800612a:	d877      	bhi.n	800621c <HAL_TIM_ConfigClockSource+0x16c>
 800612c:	2b50      	cmp	r3, #80	@ 0x50
 800612e:	d03c      	beq.n	80061aa <HAL_TIM_ConfigClockSource+0xfa>
 8006130:	2b50      	cmp	r3, #80	@ 0x50
 8006132:	d873      	bhi.n	800621c <HAL_TIM_ConfigClockSource+0x16c>
 8006134:	2b40      	cmp	r3, #64	@ 0x40
 8006136:	d058      	beq.n	80061ea <HAL_TIM_ConfigClockSource+0x13a>
 8006138:	2b40      	cmp	r3, #64	@ 0x40
 800613a:	d86f      	bhi.n	800621c <HAL_TIM_ConfigClockSource+0x16c>
 800613c:	2b30      	cmp	r3, #48	@ 0x30
 800613e:	d064      	beq.n	800620a <HAL_TIM_ConfigClockSource+0x15a>
 8006140:	2b30      	cmp	r3, #48	@ 0x30
 8006142:	d86b      	bhi.n	800621c <HAL_TIM_ConfigClockSource+0x16c>
 8006144:	2b20      	cmp	r3, #32
 8006146:	d060      	beq.n	800620a <HAL_TIM_ConfigClockSource+0x15a>
 8006148:	2b20      	cmp	r3, #32
 800614a:	d867      	bhi.n	800621c <HAL_TIM_ConfigClockSource+0x16c>
 800614c:	2b00      	cmp	r3, #0
 800614e:	d05c      	beq.n	800620a <HAL_TIM_ConfigClockSource+0x15a>
 8006150:	2b10      	cmp	r3, #16
 8006152:	d05a      	beq.n	800620a <HAL_TIM_ConfigClockSource+0x15a>
 8006154:	e062      	b.n	800621c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006166:	f000 fc40 	bl	80069ea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006178:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	609a      	str	r2, [r3, #8]
      break;
 8006182:	e04f      	b.n	8006224 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006194:	f000 fc29 	bl	80069ea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	689a      	ldr	r2, [r3, #8]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061a6:	609a      	str	r2, [r3, #8]
      break;
 80061a8:	e03c      	b.n	8006224 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061b6:	461a      	mov	r2, r3
 80061b8:	f000 fb9d 	bl	80068f6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2150      	movs	r1, #80	@ 0x50
 80061c2:	4618      	mov	r0, r3
 80061c4:	f000 fbf6 	bl	80069b4 <TIM_ITRx_SetConfig>
      break;
 80061c8:	e02c      	b.n	8006224 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061d6:	461a      	mov	r2, r3
 80061d8:	f000 fbbc 	bl	8006954 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2160      	movs	r1, #96	@ 0x60
 80061e2:	4618      	mov	r0, r3
 80061e4:	f000 fbe6 	bl	80069b4 <TIM_ITRx_SetConfig>
      break;
 80061e8:	e01c      	b.n	8006224 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061f6:	461a      	mov	r2, r3
 80061f8:	f000 fb7d 	bl	80068f6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2140      	movs	r1, #64	@ 0x40
 8006202:	4618      	mov	r0, r3
 8006204:	f000 fbd6 	bl	80069b4 <TIM_ITRx_SetConfig>
      break;
 8006208:	e00c      	b.n	8006224 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4619      	mov	r1, r3
 8006214:	4610      	mov	r0, r2
 8006216:	f000 fbcd 	bl	80069b4 <TIM_ITRx_SetConfig>
      break;
 800621a:	e003      	b.n	8006224 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	73fb      	strb	r3, [r7, #15]
      break;
 8006220:	e000      	b.n	8006224 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006222:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006234:	7bfb      	ldrb	r3, [r7, #15]
}
 8006236:	4618      	mov	r0, r3
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}

0800623e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800623e:	b580      	push	{r7, lr}
 8006240:	b082      	sub	sp, #8
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
 8006246:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800624e:	2b01      	cmp	r3, #1
 8006250:	d101      	bne.n	8006256 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006252:	2302      	movs	r3, #2
 8006254:	e031      	b.n	80062ba <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2201      	movs	r2, #1
 800625a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2202      	movs	r2, #2
 8006262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006266:	6839      	ldr	r1, [r7, #0]
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f000 fab3 	bl	80067d4 <TIM_SlaveTimer_SetConfig>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d009      	beq.n	8006288 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e018      	b.n	80062ba <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006296:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68da      	ldr	r2, [r3, #12]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80062a6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b083      	sub	sp, #12
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80062ca:	bf00      	nop
 80062cc:	370c      	adds	r7, #12
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr

080062d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062d6:	b480      	push	{r7}
 80062d8:	b083      	sub	sp, #12
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062de:	bf00      	nop
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr

080062ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062ea:	b480      	push	{r7}
 80062ec:	b083      	sub	sp, #12
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062f2:	bf00      	nop
 80062f4:	370c      	adds	r7, #12
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr

080062fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062fe:	b480      	push	{r7}
 8006300:	b083      	sub	sp, #12
 8006302:	af00      	add	r7, sp, #0
 8006304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006306:	bf00      	nop
 8006308:	370c      	adds	r7, #12
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr

08006312 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006312:	b480      	push	{r7}
 8006314:	b083      	sub	sp, #12
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800631a:	bf00      	nop
 800631c:	370c      	adds	r7, #12
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
	...

08006328 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a43      	ldr	r2, [pc, #268]	@ (8006448 <TIM_Base_SetConfig+0x120>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d013      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006346:	d00f      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	4a40      	ldr	r2, [pc, #256]	@ (800644c <TIM_Base_SetConfig+0x124>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d00b      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a3f      	ldr	r2, [pc, #252]	@ (8006450 <TIM_Base_SetConfig+0x128>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d007      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a3e      	ldr	r2, [pc, #248]	@ (8006454 <TIM_Base_SetConfig+0x12c>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d003      	beq.n	8006368 <TIM_Base_SetConfig+0x40>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a3d      	ldr	r2, [pc, #244]	@ (8006458 <TIM_Base_SetConfig+0x130>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d108      	bne.n	800637a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800636e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	4313      	orrs	r3, r2
 8006378:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a32      	ldr	r2, [pc, #200]	@ (8006448 <TIM_Base_SetConfig+0x120>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d02b      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006388:	d027      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a2f      	ldr	r2, [pc, #188]	@ (800644c <TIM_Base_SetConfig+0x124>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d023      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	4a2e      	ldr	r2, [pc, #184]	@ (8006450 <TIM_Base_SetConfig+0x128>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d01f      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	4a2d      	ldr	r2, [pc, #180]	@ (8006454 <TIM_Base_SetConfig+0x12c>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d01b      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a2c      	ldr	r2, [pc, #176]	@ (8006458 <TIM_Base_SetConfig+0x130>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d017      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	4a2b      	ldr	r2, [pc, #172]	@ (800645c <TIM_Base_SetConfig+0x134>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d013      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	4a2a      	ldr	r2, [pc, #168]	@ (8006460 <TIM_Base_SetConfig+0x138>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d00f      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a29      	ldr	r2, [pc, #164]	@ (8006464 <TIM_Base_SetConfig+0x13c>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d00b      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a28      	ldr	r2, [pc, #160]	@ (8006468 <TIM_Base_SetConfig+0x140>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d007      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a27      	ldr	r2, [pc, #156]	@ (800646c <TIM_Base_SetConfig+0x144>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d003      	beq.n	80063da <TIM_Base_SetConfig+0xb2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a26      	ldr	r2, [pc, #152]	@ (8006470 <TIM_Base_SetConfig+0x148>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d108      	bne.n	80063ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	68db      	ldr	r3, [r3, #12]
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	689a      	ldr	r2, [r3, #8]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a0e      	ldr	r2, [pc, #56]	@ (8006448 <TIM_Base_SetConfig+0x120>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d003      	beq.n	800641a <TIM_Base_SetConfig+0xf2>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	4a10      	ldr	r2, [pc, #64]	@ (8006458 <TIM_Base_SetConfig+0x130>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d103      	bne.n	8006422 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	691a      	ldr	r2, [r3, #16]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f043 0204 	orr.w	r2, r3, #4
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2201      	movs	r2, #1
 8006432:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	601a      	str	r2, [r3, #0]
}
 800643a:	bf00      	nop
 800643c:	3714      	adds	r7, #20
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	40010000 	.word	0x40010000
 800644c:	40000400 	.word	0x40000400
 8006450:	40000800 	.word	0x40000800
 8006454:	40000c00 	.word	0x40000c00
 8006458:	40010400 	.word	0x40010400
 800645c:	40014000 	.word	0x40014000
 8006460:	40014400 	.word	0x40014400
 8006464:	40014800 	.word	0x40014800
 8006468:	40001800 	.word	0x40001800
 800646c:	40001c00 	.word	0x40001c00
 8006470:	40002000 	.word	0x40002000

08006474 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006474:	b480      	push	{r7}
 8006476:	b087      	sub	sp, #28
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a1b      	ldr	r3, [r3, #32]
 8006488:	f023 0201 	bic.w	r2, r3, #1
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f023 0303 	bic.w	r3, r3, #3
 80064aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68fa      	ldr	r2, [r7, #12]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f023 0302 	bic.w	r3, r3, #2
 80064bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a20      	ldr	r2, [pc, #128]	@ (800654c <TIM_OC1_SetConfig+0xd8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d003      	beq.n	80064d8 <TIM_OC1_SetConfig+0x64>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a1f      	ldr	r2, [pc, #124]	@ (8006550 <TIM_OC1_SetConfig+0xdc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d10c      	bne.n	80064f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	f023 0308 	bic.w	r3, r3, #8
 80064de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	697a      	ldr	r2, [r7, #20]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	f023 0304 	bic.w	r3, r3, #4
 80064f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a15      	ldr	r2, [pc, #84]	@ (800654c <TIM_OC1_SetConfig+0xd8>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d003      	beq.n	8006502 <TIM_OC1_SetConfig+0x8e>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a14      	ldr	r2, [pc, #80]	@ (8006550 <TIM_OC1_SetConfig+0xdc>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d111      	bne.n	8006526 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	4313      	orrs	r3, r2
 800651a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	4313      	orrs	r3, r2
 8006524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	693a      	ldr	r2, [r7, #16]
 800652a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	697a      	ldr	r2, [r7, #20]
 800653e:	621a      	str	r2, [r3, #32]
}
 8006540:	bf00      	nop
 8006542:	371c      	adds	r7, #28
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr
 800654c:	40010000 	.word	0x40010000
 8006550:	40010400 	.word	0x40010400

08006554 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006554:	b480      	push	{r7}
 8006556:	b087      	sub	sp, #28
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a1b      	ldr	r3, [r3, #32]
 8006568:	f023 0210 	bic.w	r2, r3, #16
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800658a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	021b      	lsls	r3, r3, #8
 8006592:	68fa      	ldr	r2, [r7, #12]
 8006594:	4313      	orrs	r3, r2
 8006596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	f023 0320 	bic.w	r3, r3, #32
 800659e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	011b      	lsls	r3, r3, #4
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	4a22      	ldr	r2, [pc, #136]	@ (8006638 <TIM_OC2_SetConfig+0xe4>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d003      	beq.n	80065bc <TIM_OC2_SetConfig+0x68>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	4a21      	ldr	r2, [pc, #132]	@ (800663c <TIM_OC2_SetConfig+0xe8>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d10d      	bne.n	80065d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	011b      	lsls	r3, r3, #4
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a17      	ldr	r2, [pc, #92]	@ (8006638 <TIM_OC2_SetConfig+0xe4>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d003      	beq.n	80065e8 <TIM_OC2_SetConfig+0x94>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	4a16      	ldr	r2, [pc, #88]	@ (800663c <TIM_OC2_SetConfig+0xe8>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d113      	bne.n	8006610 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	4313      	orrs	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	4313      	orrs	r3, r2
 800660e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	685a      	ldr	r2, [r3, #4]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	621a      	str	r2, [r3, #32]
}
 800662a:	bf00      	nop
 800662c:	371c      	adds	r7, #28
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	40010000 	.word	0x40010000
 800663c:	40010400 	.word	0x40010400

08006640 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a1b      	ldr	r3, [r3, #32]
 8006654:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	69db      	ldr	r3, [r3, #28]
 8006666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800666e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f023 0303 	bic.w	r3, r3, #3
 8006676:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	4313      	orrs	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006688:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	021b      	lsls	r3, r3, #8
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	4313      	orrs	r3, r2
 8006694:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a21      	ldr	r2, [pc, #132]	@ (8006720 <TIM_OC3_SetConfig+0xe0>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d003      	beq.n	80066a6 <TIM_OC3_SetConfig+0x66>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a20      	ldr	r2, [pc, #128]	@ (8006724 <TIM_OC3_SetConfig+0xe4>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d10d      	bne.n	80066c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80066ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	021b      	lsls	r3, r3, #8
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80066c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a16      	ldr	r2, [pc, #88]	@ (8006720 <TIM_OC3_SetConfig+0xe0>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d003      	beq.n	80066d2 <TIM_OC3_SetConfig+0x92>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a15      	ldr	r2, [pc, #84]	@ (8006724 <TIM_OC3_SetConfig+0xe4>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d113      	bne.n	80066fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	011b      	lsls	r3, r3, #4
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	011b      	lsls	r3, r3, #4
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	693a      	ldr	r2, [r7, #16]
 80066fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	685a      	ldr	r2, [r3, #4]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	621a      	str	r2, [r3, #32]
}
 8006714:	bf00      	nop
 8006716:	371c      	adds	r7, #28
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr
 8006720:	40010000 	.word	0x40010000
 8006724:	40010400 	.word	0x40010400

08006728 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006728:	b480      	push	{r7}
 800672a:	b087      	sub	sp, #28
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a1b      	ldr	r3, [r3, #32]
 800673c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	69db      	ldr	r3, [r3, #28]
 800674e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800675e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	021b      	lsls	r3, r3, #8
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	4313      	orrs	r3, r2
 800676a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006772:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	031b      	lsls	r3, r3, #12
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	4313      	orrs	r3, r2
 800677e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a12      	ldr	r2, [pc, #72]	@ (80067cc <TIM_OC4_SetConfig+0xa4>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d003      	beq.n	8006790 <TIM_OC4_SetConfig+0x68>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a11      	ldr	r2, [pc, #68]	@ (80067d0 <TIM_OC4_SetConfig+0xa8>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d109      	bne.n	80067a4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006796:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	019b      	lsls	r3, r3, #6
 800679e:	697a      	ldr	r2, [r7, #20]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	621a      	str	r2, [r3, #32]
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40010000 	.word	0x40010000
 80067d0:	40010400 	.word	0x40010400

080067d4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b086      	sub	sp, #24
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067de:	2300      	movs	r3, #0
 80067e0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067f0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	f023 0307 	bic.w	r3, r3, #7
 8006802:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	4313      	orrs	r3, r2
 800680c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	2b70      	cmp	r3, #112	@ 0x70
 800681c:	d01a      	beq.n	8006854 <TIM_SlaveTimer_SetConfig+0x80>
 800681e:	2b70      	cmp	r3, #112	@ 0x70
 8006820:	d860      	bhi.n	80068e4 <TIM_SlaveTimer_SetConfig+0x110>
 8006822:	2b60      	cmp	r3, #96	@ 0x60
 8006824:	d054      	beq.n	80068d0 <TIM_SlaveTimer_SetConfig+0xfc>
 8006826:	2b60      	cmp	r3, #96	@ 0x60
 8006828:	d85c      	bhi.n	80068e4 <TIM_SlaveTimer_SetConfig+0x110>
 800682a:	2b50      	cmp	r3, #80	@ 0x50
 800682c:	d046      	beq.n	80068bc <TIM_SlaveTimer_SetConfig+0xe8>
 800682e:	2b50      	cmp	r3, #80	@ 0x50
 8006830:	d858      	bhi.n	80068e4 <TIM_SlaveTimer_SetConfig+0x110>
 8006832:	2b40      	cmp	r3, #64	@ 0x40
 8006834:	d019      	beq.n	800686a <TIM_SlaveTimer_SetConfig+0x96>
 8006836:	2b40      	cmp	r3, #64	@ 0x40
 8006838:	d854      	bhi.n	80068e4 <TIM_SlaveTimer_SetConfig+0x110>
 800683a:	2b30      	cmp	r3, #48	@ 0x30
 800683c:	d055      	beq.n	80068ea <TIM_SlaveTimer_SetConfig+0x116>
 800683e:	2b30      	cmp	r3, #48	@ 0x30
 8006840:	d850      	bhi.n	80068e4 <TIM_SlaveTimer_SetConfig+0x110>
 8006842:	2b20      	cmp	r3, #32
 8006844:	d051      	beq.n	80068ea <TIM_SlaveTimer_SetConfig+0x116>
 8006846:	2b20      	cmp	r3, #32
 8006848:	d84c      	bhi.n	80068e4 <TIM_SlaveTimer_SetConfig+0x110>
 800684a:	2b00      	cmp	r3, #0
 800684c:	d04d      	beq.n	80068ea <TIM_SlaveTimer_SetConfig+0x116>
 800684e:	2b10      	cmp	r3, #16
 8006850:	d04b      	beq.n	80068ea <TIM_SlaveTimer_SetConfig+0x116>
 8006852:	e047      	b.n	80068e4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006864:	f000 f8c1 	bl	80069ea <TIM_ETR_SetConfig>
      break;
 8006868:	e040      	b.n	80068ec <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2b05      	cmp	r3, #5
 8006870:	d101      	bne.n	8006876 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e03b      	b.n	80068ee <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	6a1a      	ldr	r2, [r3, #32]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f022 0201 	bic.w	r2, r2, #1
 800688c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	699b      	ldr	r3, [r3, #24]
 8006894:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800689c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	011b      	lsls	r3, r3, #4
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68ba      	ldr	r2, [r7, #8]
 80068b0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	621a      	str	r2, [r3, #32]
      break;
 80068ba:	e017      	b.n	80068ec <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068c8:	461a      	mov	r2, r3
 80068ca:	f000 f814 	bl	80068f6 <TIM_TI1_ConfigInputStage>
      break;
 80068ce:	e00d      	b.n	80068ec <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80068dc:	461a      	mov	r2, r3
 80068de:	f000 f839 	bl	8006954 <TIM_TI2_ConfigInputStage>
      break;
 80068e2:	e003      	b.n	80068ec <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	75fb      	strb	r3, [r7, #23]
      break;
 80068e8:	e000      	b.n	80068ec <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80068ea:	bf00      	nop
  }

  return status;
 80068ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3718      	adds	r7, #24
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b087      	sub	sp, #28
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	60f8      	str	r0, [r7, #12]
 80068fe:	60b9      	str	r1, [r7, #8]
 8006900:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6a1b      	ldr	r3, [r3, #32]
 800690c:	f023 0201 	bic.w	r2, r3, #1
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006920:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	011b      	lsls	r3, r3, #4
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	4313      	orrs	r3, r2
 800692a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	f023 030a 	bic.w	r3, r3, #10
 8006932:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006934:	697a      	ldr	r2, [r7, #20]
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	4313      	orrs	r3, r2
 800693a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	697a      	ldr	r2, [r7, #20]
 8006946:	621a      	str	r2, [r3, #32]
}
 8006948:	bf00      	nop
 800694a:	371c      	adds	r7, #28
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006954:	b480      	push	{r7}
 8006956:	b087      	sub	sp, #28
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6a1b      	ldr	r3, [r3, #32]
 8006964:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	f023 0210 	bic.w	r2, r3, #16
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800697e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	031b      	lsls	r3, r3, #12
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	4313      	orrs	r3, r2
 8006988:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006990:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	011b      	lsls	r3, r3, #4
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	4313      	orrs	r3, r2
 800699a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	697a      	ldr	r2, [r7, #20]
 80069a6:	621a      	str	r2, [r3, #32]
}
 80069a8:	bf00      	nop
 80069aa:	371c      	adds	r7, #28
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b085      	sub	sp, #20
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069ca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069cc:	683a      	ldr	r2, [r7, #0]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	f043 0307 	orr.w	r3, r3, #7
 80069d6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	609a      	str	r2, [r3, #8]
}
 80069de:	bf00      	nop
 80069e0:	3714      	adds	r7, #20
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b087      	sub	sp, #28
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	60f8      	str	r0, [r7, #12]
 80069f2:	60b9      	str	r1, [r7, #8]
 80069f4:	607a      	str	r2, [r7, #4]
 80069f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a04:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	021a      	lsls	r2, r3, #8
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	431a      	orrs	r2, r3
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	697a      	ldr	r2, [r7, #20]
 8006a1c:	609a      	str	r2, [r3, #8]
}
 8006a1e:	bf00      	nop
 8006a20:	371c      	adds	r7, #28
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr

08006a2a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b087      	sub	sp, #28
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	60f8      	str	r0, [r7, #12]
 8006a32:	60b9      	str	r1, [r7, #8]
 8006a34:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	f003 031f 	and.w	r3, r3, #31
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a42:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6a1a      	ldr	r2, [r3, #32]
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	43db      	mvns	r3, r3
 8006a4c:	401a      	ands	r2, r3
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6a1a      	ldr	r2, [r3, #32]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	f003 031f 	and.w	r3, r3, #31
 8006a5c:	6879      	ldr	r1, [r7, #4]
 8006a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8006a62:	431a      	orrs	r2, r3
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	621a      	str	r2, [r3, #32]
}
 8006a68:	bf00      	nop
 8006a6a:	371c      	adds	r7, #28
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d101      	bne.n	8006a8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a88:	2302      	movs	r3, #2
 8006a8a:	e05a      	b.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2202      	movs	r2, #2
 8006a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ab2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	68fa      	ldr	r2, [r7, #12]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a21      	ldr	r2, [pc, #132]	@ (8006b50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d022      	beq.n	8006b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ad8:	d01d      	beq.n	8006b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a1d      	ldr	r2, [pc, #116]	@ (8006b54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d018      	beq.n	8006b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8006b58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d013      	beq.n	8006b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a1a      	ldr	r2, [pc, #104]	@ (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d00e      	beq.n	8006b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a18      	ldr	r2, [pc, #96]	@ (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d009      	beq.n	8006b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a17      	ldr	r2, [pc, #92]	@ (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d004      	beq.n	8006b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a15      	ldr	r2, [pc, #84]	@ (8006b68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d10c      	bne.n	8006b30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	68ba      	ldr	r2, [r7, #8]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68ba      	ldr	r2, [r7, #8]
 8006b2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3714      	adds	r7, #20
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	40010000 	.word	0x40010000
 8006b54:	40000400 	.word	0x40000400
 8006b58:	40000800 	.word	0x40000800
 8006b5c:	40000c00 	.word	0x40000c00
 8006b60:	40010400 	.word	0x40010400
 8006b64:	40014000 	.word	0x40014000
 8006b68:	40001800 	.word	0x40001800

08006b6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006b76:	2300      	movs	r3, #0
 8006b78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d101      	bne.n	8006b88 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006b84:	2302      	movs	r3, #2
 8006b86:	e03d      	b.n	8006c04 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	695b      	ldr	r3, [r3, #20]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	69db      	ldr	r3, [r3, #28]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3714      	adds	r7, #20
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b083      	sub	sp, #12
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c18:	bf00      	nop
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b083      	sub	sp, #12
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c2c:	bf00      	nop
 8006c2e:	370c      	adds	r7, #12
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d101      	bne.n	8006c4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e042      	b.n	8006cd0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d106      	bne.n	8006c64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7fb fea8 	bl	80029b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2224      	movs	r2, #36	@ 0x24
 8006c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68da      	ldr	r2, [r3, #12]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 ffa1 	bl	8007bc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	691a      	ldr	r2, [r3, #16]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	695a      	ldr	r2, [r3, #20]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ca0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68da      	ldr	r2, [r3, #12]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006cb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2220      	movs	r2, #32
 8006cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006cce:	2300      	movs	r3, #0
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3708      	adds	r7, #8
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b08a      	sub	sp, #40	@ 0x28
 8006cdc:	af02      	add	r7, sp, #8
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	60b9      	str	r1, [r7, #8]
 8006ce2:	603b      	str	r3, [r7, #0]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	2b20      	cmp	r3, #32
 8006cf6:	d175      	bne.n	8006de4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d002      	beq.n	8006d04 <HAL_UART_Transmit+0x2c>
 8006cfe:	88fb      	ldrh	r3, [r7, #6]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d101      	bne.n	8006d08 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	e06e      	b.n	8006de6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2221      	movs	r2, #33	@ 0x21
 8006d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d16:	f7fb ffcb 	bl	8002cb0 <HAL_GetTick>
 8006d1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	88fa      	ldrh	r2, [r7, #6]
 8006d20:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	88fa      	ldrh	r2, [r7, #6]
 8006d26:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d30:	d108      	bne.n	8006d44 <HAL_UART_Transmit+0x6c>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d104      	bne.n	8006d44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	61bb      	str	r3, [r7, #24]
 8006d42:	e003      	b.n	8006d4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d4c:	e02e      	b.n	8006dac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2200      	movs	r2, #0
 8006d56:	2180      	movs	r1, #128	@ 0x80
 8006d58:	68f8      	ldr	r0, [r7, #12]
 8006d5a:	f000 fc71 	bl	8007640 <UART_WaitOnFlagUntilTimeout>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d005      	beq.n	8006d70 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2220      	movs	r2, #32
 8006d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e03a      	b.n	8006de6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10b      	bne.n	8006d8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d76:	69bb      	ldr	r3, [r7, #24]
 8006d78:	881b      	ldrh	r3, [r3, #0]
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	3302      	adds	r3, #2
 8006d8a:	61bb      	str	r3, [r7, #24]
 8006d8c:	e007      	b.n	8006d9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	781a      	ldrb	r2, [r3, #0]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	3b01      	subs	r3, #1
 8006da6:	b29a      	uxth	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d1cb      	bne.n	8006d4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	2140      	movs	r1, #64	@ 0x40
 8006dc0:	68f8      	ldr	r0, [r7, #12]
 8006dc2:	f000 fc3d 	bl	8007640 <UART_WaitOnFlagUntilTimeout>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d005      	beq.n	8006dd8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2220      	movs	r2, #32
 8006dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e006      	b.n	8006de6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2220      	movs	r2, #32
 8006ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006de0:	2300      	movs	r3, #0
 8006de2:	e000      	b.n	8006de6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006de4:	2302      	movs	r3, #2
  }
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3720      	adds	r7, #32
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}

08006dee <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b08c      	sub	sp, #48	@ 0x30
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	60f8      	str	r0, [r7, #12]
 8006df6:	60b9      	str	r1, [r7, #8]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	2b20      	cmp	r3, #32
 8006e06:	d146      	bne.n	8006e96 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d002      	beq.n	8006e14 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006e0e:	88fb      	ldrh	r3, [r7, #6]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d101      	bne.n	8006e18 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e03f      	b.n	8006e98 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006e24:	88fb      	ldrh	r3, [r7, #6]
 8006e26:	461a      	mov	r2, r3
 8006e28:	68b9      	ldr	r1, [r7, #8]
 8006e2a:	68f8      	ldr	r0, [r7, #12]
 8006e2c:	f000 fc62 	bl	80076f4 <UART_Start_Receive_DMA>
 8006e30:	4603      	mov	r3, r0
 8006e32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d125      	bne.n	8006e8a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e3e:	2300      	movs	r3, #0
 8006e40:	613b      	str	r3, [r7, #16]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	613b      	str	r3, [r7, #16]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	613b      	str	r3, [r7, #16]
 8006e52:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	330c      	adds	r3, #12
 8006e5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	e853 3f00 	ldrex	r3, [r3]
 8006e62:	617b      	str	r3, [r7, #20]
   return(result);
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f043 0310 	orr.w	r3, r3, #16
 8006e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	330c      	adds	r3, #12
 8006e72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e74:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e78:	6a39      	ldr	r1, [r7, #32]
 8006e7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e7c:	e841 2300 	strex	r3, r2, [r1]
 8006e80:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1e5      	bne.n	8006e54 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8006e88:	e002      	b.n	8006e90 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006e90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006e94:	e000      	b.n	8006e98 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8006e96:	2302      	movs	r3, #2
  }
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3730      	adds	r7, #48	@ 0x30
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b0ba      	sub	sp, #232	@ 0xe8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ed6:	f003 030f 	and.w	r3, r3, #15
 8006eda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006ede:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d10f      	bne.n	8006f06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eea:	f003 0320 	and.w	r3, r3, #32
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d009      	beq.n	8006f06 <HAL_UART_IRQHandler+0x66>
 8006ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ef6:	f003 0320 	and.w	r3, r3, #32
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d003      	beq.n	8006f06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 fda2 	bl	8007a48 <UART_Receive_IT>
      return;
 8006f04:	e273      	b.n	80073ee <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006f06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f000 80de 	beq.w	80070cc <HAL_UART_IRQHandler+0x22c>
 8006f10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f14:	f003 0301 	and.w	r3, r3, #1
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d106      	bne.n	8006f2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f20:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	f000 80d1 	beq.w	80070cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f2e:	f003 0301 	and.w	r3, r3, #1
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00b      	beq.n	8006f4e <HAL_UART_IRQHandler+0xae>
 8006f36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d005      	beq.n	8006f4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f46:	f043 0201 	orr.w	r2, r3, #1
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f52:	f003 0304 	and.w	r3, r3, #4
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d00b      	beq.n	8006f72 <HAL_UART_IRQHandler+0xd2>
 8006f5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f5e:	f003 0301 	and.w	r3, r3, #1
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d005      	beq.n	8006f72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6a:	f043 0202 	orr.w	r2, r3, #2
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f76:	f003 0302 	and.w	r3, r3, #2
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d00b      	beq.n	8006f96 <HAL_UART_IRQHandler+0xf6>
 8006f7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d005      	beq.n	8006f96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f8e:	f043 0204 	orr.w	r2, r3, #4
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f9a:	f003 0308 	and.w	r3, r3, #8
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d011      	beq.n	8006fc6 <HAL_UART_IRQHandler+0x126>
 8006fa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fa6:	f003 0320 	and.w	r3, r3, #32
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d105      	bne.n	8006fba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006fae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fb2:	f003 0301 	and.w	r3, r3, #1
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d005      	beq.n	8006fc6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fbe:	f043 0208 	orr.w	r2, r3, #8
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f000 820a 	beq.w	80073e4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fd4:	f003 0320 	and.w	r3, r3, #32
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d008      	beq.n	8006fee <HAL_UART_IRQHandler+0x14e>
 8006fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fe0:	f003 0320 	and.w	r3, r3, #32
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d002      	beq.n	8006fee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f000 fd2d 	bl	8007a48 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	695b      	ldr	r3, [r3, #20]
 8006ff4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff8:	2b40      	cmp	r3, #64	@ 0x40
 8006ffa:	bf0c      	ite	eq
 8006ffc:	2301      	moveq	r3, #1
 8006ffe:	2300      	movne	r3, #0
 8007000:	b2db      	uxtb	r3, r3
 8007002:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800700a:	f003 0308 	and.w	r3, r3, #8
 800700e:	2b00      	cmp	r3, #0
 8007010:	d103      	bne.n	800701a <HAL_UART_IRQHandler+0x17a>
 8007012:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007016:	2b00      	cmp	r3, #0
 8007018:	d04f      	beq.n	80070ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 fc38 	bl	8007890 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	695b      	ldr	r3, [r3, #20]
 8007026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800702a:	2b40      	cmp	r3, #64	@ 0x40
 800702c:	d141      	bne.n	80070b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	3314      	adds	r3, #20
 8007034:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007038:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800703c:	e853 3f00 	ldrex	r3, [r3]
 8007040:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007044:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007048:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800704c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	3314      	adds	r3, #20
 8007056:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800705a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800705e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007062:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007066:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800706a:	e841 2300 	strex	r3, r2, [r1]
 800706e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007072:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1d9      	bne.n	800702e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800707e:	2b00      	cmp	r3, #0
 8007080:	d013      	beq.n	80070aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007086:	4a8a      	ldr	r2, [pc, #552]	@ (80072b0 <HAL_UART_IRQHandler+0x410>)
 8007088:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800708e:	4618      	mov	r0, r3
 8007090:	f7fc f8c6 	bl	8003220 <HAL_DMA_Abort_IT>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d016      	beq.n	80070c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800709e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80070a4:	4610      	mov	r0, r2
 80070a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a8:	e00e      	b.n	80070c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f9c0 	bl	8007430 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b0:	e00a      	b.n	80070c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 f9bc 	bl	8007430 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b8:	e006      	b.n	80070c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 f9b8 	bl	8007430 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80070c6:	e18d      	b.n	80073e4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070c8:	bf00      	nop
    return;
 80070ca:	e18b      	b.n	80073e4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	f040 8167 	bne.w	80073a4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80070d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070da:	f003 0310 	and.w	r3, r3, #16
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f000 8160 	beq.w	80073a4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80070e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070e8:	f003 0310 	and.w	r3, r3, #16
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 8159 	beq.w	80073a4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070f2:	2300      	movs	r3, #0
 80070f4:	60bb      	str	r3, [r7, #8]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	60bb      	str	r3, [r7, #8]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	60bb      	str	r3, [r7, #8]
 8007106:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	695b      	ldr	r3, [r3, #20]
 800710e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007112:	2b40      	cmp	r3, #64	@ 0x40
 8007114:	f040 80ce 	bne.w	80072b4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007124:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007128:	2b00      	cmp	r3, #0
 800712a:	f000 80a9 	beq.w	8007280 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007132:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007136:	429a      	cmp	r2, r3
 8007138:	f080 80a2 	bcs.w	8007280 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007142:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007148:	69db      	ldr	r3, [r3, #28]
 800714a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800714e:	f000 8088 	beq.w	8007262 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	330c      	adds	r3, #12
 8007158:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007160:	e853 3f00 	ldrex	r3, [r3]
 8007164:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007168:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800716c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007170:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	330c      	adds	r3, #12
 800717a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800717e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007182:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007186:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800718a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800718e:	e841 2300 	strex	r3, r2, [r1]
 8007192:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007196:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1d9      	bne.n	8007152 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	3314      	adds	r3, #20
 80071a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071a8:	e853 3f00 	ldrex	r3, [r3]
 80071ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80071ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071b0:	f023 0301 	bic.w	r3, r3, #1
 80071b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	3314      	adds	r3, #20
 80071be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80071c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80071c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80071ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80071ce:	e841 2300 	strex	r3, r2, [r1]
 80071d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80071d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d1e1      	bne.n	800719e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3314      	adds	r3, #20
 80071e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071e4:	e853 3f00 	ldrex	r3, [r3]
 80071e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80071ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	3314      	adds	r3, #20
 80071fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80071fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007200:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007202:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007204:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007206:	e841 2300 	strex	r3, r2, [r1]
 800720a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800720c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1e3      	bne.n	80071da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2220      	movs	r2, #32
 8007216:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	330c      	adds	r3, #12
 8007226:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800722a:	e853 3f00 	ldrex	r3, [r3]
 800722e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007230:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007232:	f023 0310 	bic.w	r3, r3, #16
 8007236:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	330c      	adds	r3, #12
 8007240:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007244:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007246:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007248:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800724a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800724c:	e841 2300 	strex	r3, r2, [r1]
 8007250:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007252:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1e3      	bne.n	8007220 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800725c:	4618      	mov	r0, r3
 800725e:	f7fb ff6f 	bl	8003140 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2202      	movs	r2, #2
 8007266:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007270:	b29b      	uxth	r3, r3
 8007272:	1ad3      	subs	r3, r2, r3
 8007274:	b29b      	uxth	r3, r3
 8007276:	4619      	mov	r1, r3
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f004 ff49 	bl	800c110 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800727e:	e0b3      	b.n	80073e8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007284:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007288:	429a      	cmp	r2, r3
 800728a:	f040 80ad 	bne.w	80073e8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007292:	69db      	ldr	r3, [r3, #28]
 8007294:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007298:	f040 80a6 	bne.w	80073e8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2202      	movs	r2, #2
 80072a0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80072a6:	4619      	mov	r1, r3
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f004 ff31 	bl	800c110 <HAL_UARTEx_RxEventCallback>
      return;
 80072ae:	e09b      	b.n	80073e8 <HAL_UART_IRQHandler+0x548>
 80072b0:	08007957 	.word	0x08007957
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072bc:	b29b      	uxth	r3, r3
 80072be:	1ad3      	subs	r3, r2, r3
 80072c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	f000 808e 	beq.w	80073ec <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80072d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f000 8089 	beq.w	80073ec <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	330c      	adds	r3, #12
 80072e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e4:	e853 3f00 	ldrex	r3, [r3]
 80072e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	330c      	adds	r3, #12
 80072fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80072fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8007300:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007302:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007304:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007306:	e841 2300 	strex	r3, r2, [r1]
 800730a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800730c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1e3      	bne.n	80072da <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	3314      	adds	r3, #20
 8007318:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800731c:	e853 3f00 	ldrex	r3, [r3]
 8007320:	623b      	str	r3, [r7, #32]
   return(result);
 8007322:	6a3b      	ldr	r3, [r7, #32]
 8007324:	f023 0301 	bic.w	r3, r3, #1
 8007328:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	3314      	adds	r3, #20
 8007332:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007336:	633a      	str	r2, [r7, #48]	@ 0x30
 8007338:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800733c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e3      	bne.n	8007312 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2220      	movs	r2, #32
 800734e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	330c      	adds	r3, #12
 800735e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	e853 3f00 	ldrex	r3, [r3]
 8007366:	60fb      	str	r3, [r7, #12]
   return(result);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f023 0310 	bic.w	r3, r3, #16
 800736e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	330c      	adds	r3, #12
 8007378:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800737c:	61fa      	str	r2, [r7, #28]
 800737e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007380:	69b9      	ldr	r1, [r7, #24]
 8007382:	69fa      	ldr	r2, [r7, #28]
 8007384:	e841 2300 	strex	r3, r2, [r1]
 8007388:	617b      	str	r3, [r7, #20]
   return(result);
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d1e3      	bne.n	8007358 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2202      	movs	r2, #2
 8007394:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007396:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800739a:	4619      	mov	r1, r3
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f004 feb7 	bl	800c110 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80073a2:	e023      	b.n	80073ec <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80073a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d009      	beq.n	80073c4 <HAL_UART_IRQHandler+0x524>
 80073b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d003      	beq.n	80073c4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 fadb 	bl	8007978 <UART_Transmit_IT>
    return;
 80073c2:	e014      	b.n	80073ee <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80073c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00e      	beq.n	80073ee <HAL_UART_IRQHandler+0x54e>
 80073d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d008      	beq.n	80073ee <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 fb1b 	bl	8007a18 <UART_EndTransmit_IT>
    return;
 80073e2:	e004      	b.n	80073ee <HAL_UART_IRQHandler+0x54e>
    return;
 80073e4:	bf00      	nop
 80073e6:	e002      	b.n	80073ee <HAL_UART_IRQHandler+0x54e>
      return;
 80073e8:	bf00      	nop
 80073ea:	e000      	b.n	80073ee <HAL_UART_IRQHandler+0x54e>
      return;
 80073ec:	bf00      	nop
  }
}
 80073ee:	37e8      	adds	r7, #232	@ 0xe8
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007424:	bf00      	nop
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007438:	bf00      	nop
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b09c      	sub	sp, #112	@ 0x70
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007450:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800745c:	2b00      	cmp	r3, #0
 800745e:	d172      	bne.n	8007546 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007462:	2200      	movs	r2, #0
 8007464:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	330c      	adds	r3, #12
 800746c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007470:	e853 3f00 	ldrex	r3, [r3]
 8007474:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007476:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007478:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800747c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800747e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	330c      	adds	r3, #12
 8007484:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007486:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007488:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800748c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800748e:	e841 2300 	strex	r3, r2, [r1]
 8007492:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007494:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007496:	2b00      	cmp	r3, #0
 8007498:	d1e5      	bne.n	8007466 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800749a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	3314      	adds	r3, #20
 80074a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074a4:	e853 3f00 	ldrex	r3, [r3]
 80074a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80074aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ac:	f023 0301 	bic.w	r3, r3, #1
 80074b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80074b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	3314      	adds	r3, #20
 80074b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80074ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80074bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074c2:	e841 2300 	strex	r3, r2, [r1]
 80074c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1e5      	bne.n	800749a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	3314      	adds	r3, #20
 80074d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d8:	e853 3f00 	ldrex	r3, [r3]
 80074dc:	623b      	str	r3, [r7, #32]
   return(result);
 80074de:	6a3b      	ldr	r3, [r7, #32]
 80074e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80074e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	3314      	adds	r3, #20
 80074ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80074ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80074f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074f6:	e841 2300 	strex	r3, r2, [r1]
 80074fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1e5      	bne.n	80074ce <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007502:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007504:	2220      	movs	r2, #32
 8007506:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800750a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800750c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800750e:	2b01      	cmp	r3, #1
 8007510:	d119      	bne.n	8007546 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	330c      	adds	r3, #12
 8007518:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	e853 3f00 	ldrex	r3, [r3]
 8007520:	60fb      	str	r3, [r7, #12]
   return(result);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f023 0310 	bic.w	r3, r3, #16
 8007528:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800752a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	330c      	adds	r3, #12
 8007530:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007532:	61fa      	str	r2, [r7, #28]
 8007534:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007536:	69b9      	ldr	r1, [r7, #24]
 8007538:	69fa      	ldr	r2, [r7, #28]
 800753a:	e841 2300 	strex	r3, r2, [r1]
 800753e:	617b      	str	r3, [r7, #20]
   return(result);
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d1e5      	bne.n	8007512 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007546:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007548:	2200      	movs	r2, #0
 800754a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800754c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800754e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007550:	2b01      	cmp	r3, #1
 8007552:	d106      	bne.n	8007562 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007556:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007558:	4619      	mov	r1, r3
 800755a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800755c:	f004 fdd8 	bl	800c110 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007560:	e002      	b.n	8007568 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007562:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007564:	f7ff ff50 	bl	8007408 <HAL_UART_RxCpltCallback>
}
 8007568:	bf00      	nop
 800756a:	3770      	adds	r7, #112	@ 0x70
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}

08007570 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800757c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2201      	movs	r2, #1
 8007582:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007588:	2b01      	cmp	r3, #1
 800758a:	d108      	bne.n	800759e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007590:	085b      	lsrs	r3, r3, #1
 8007592:	b29b      	uxth	r3, r3
 8007594:	4619      	mov	r1, r3
 8007596:	68f8      	ldr	r0, [r7, #12]
 8007598:	f004 fdba 	bl	800c110 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800759c:	e002      	b.n	80075a4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	f7ff ff3c 	bl	800741c <HAL_UART_RxHalfCpltCallback>
}
 80075a4:	bf00      	nop
 80075a6:	3710      	adds	r7, #16
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b084      	sub	sp, #16
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80075b4:	2300      	movs	r3, #0
 80075b6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075bc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	695b      	ldr	r3, [r3, #20]
 80075c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075c8:	2b80      	cmp	r3, #128	@ 0x80
 80075ca:	bf0c      	ite	eq
 80075cc:	2301      	moveq	r3, #1
 80075ce:	2300      	movne	r3, #0
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b21      	cmp	r3, #33	@ 0x21
 80075de:	d108      	bne.n	80075f2 <UART_DMAError+0x46>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d005      	beq.n	80075f2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	2200      	movs	r2, #0
 80075ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80075ec:	68b8      	ldr	r0, [r7, #8]
 80075ee:	f000 f927 	bl	8007840 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	695b      	ldr	r3, [r3, #20]
 80075f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075fc:	2b40      	cmp	r3, #64	@ 0x40
 80075fe:	bf0c      	ite	eq
 8007600:	2301      	moveq	r3, #1
 8007602:	2300      	movne	r3, #0
 8007604:	b2db      	uxtb	r3, r3
 8007606:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800760e:	b2db      	uxtb	r3, r3
 8007610:	2b22      	cmp	r3, #34	@ 0x22
 8007612:	d108      	bne.n	8007626 <UART_DMAError+0x7a>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d005      	beq.n	8007626 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2200      	movs	r2, #0
 800761e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007620:	68b8      	ldr	r0, [r7, #8]
 8007622:	f000 f935 	bl	8007890 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800762a:	f043 0210 	orr.w	r2, r3, #16
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007632:	68b8      	ldr	r0, [r7, #8]
 8007634:	f7ff fefc 	bl	8007430 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007638:	bf00      	nop
 800763a:	3710      	adds	r7, #16
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af00      	add	r7, sp, #0
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	603b      	str	r3, [r7, #0]
 800764c:	4613      	mov	r3, r2
 800764e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007650:	e03b      	b.n	80076ca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007652:	6a3b      	ldr	r3, [r7, #32]
 8007654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007658:	d037      	beq.n	80076ca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800765a:	f7fb fb29 	bl	8002cb0 <HAL_GetTick>
 800765e:	4602      	mov	r2, r0
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	6a3a      	ldr	r2, [r7, #32]
 8007666:	429a      	cmp	r2, r3
 8007668:	d302      	bcc.n	8007670 <UART_WaitOnFlagUntilTimeout+0x30>
 800766a:	6a3b      	ldr	r3, [r7, #32]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d101      	bne.n	8007674 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007670:	2303      	movs	r3, #3
 8007672:	e03a      	b.n	80076ea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	f003 0304 	and.w	r3, r3, #4
 800767e:	2b00      	cmp	r3, #0
 8007680:	d023      	beq.n	80076ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	2b80      	cmp	r3, #128	@ 0x80
 8007686:	d020      	beq.n	80076ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	2b40      	cmp	r3, #64	@ 0x40
 800768c:	d01d      	beq.n	80076ca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 0308 	and.w	r3, r3, #8
 8007698:	2b08      	cmp	r3, #8
 800769a:	d116      	bne.n	80076ca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800769c:	2300      	movs	r3, #0
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	617b      	str	r3, [r7, #20]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	617b      	str	r3, [r7, #20]
 80076b0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f000 f8ec 	bl	8007890 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2208      	movs	r2, #8
 80076bc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e00f      	b.n	80076ea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	4013      	ands	r3, r2
 80076d4:	68ba      	ldr	r2, [r7, #8]
 80076d6:	429a      	cmp	r2, r3
 80076d8:	bf0c      	ite	eq
 80076da:	2301      	moveq	r3, #1
 80076dc:	2300      	movne	r3, #0
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	461a      	mov	r2, r3
 80076e2:	79fb      	ldrb	r3, [r7, #7]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d0b4      	beq.n	8007652 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3718      	adds	r7, #24
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
	...

080076f4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b098      	sub	sp, #96	@ 0x60
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	4613      	mov	r3, r2
 8007700:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	88fa      	ldrh	r2, [r7, #6]
 800770c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2222      	movs	r2, #34	@ 0x22
 8007718:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007720:	4a44      	ldr	r2, [pc, #272]	@ (8007834 <UART_Start_Receive_DMA+0x140>)
 8007722:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007728:	4a43      	ldr	r2, [pc, #268]	@ (8007838 <UART_Start_Receive_DMA+0x144>)
 800772a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007730:	4a42      	ldr	r2, [pc, #264]	@ (800783c <UART_Start_Receive_DMA+0x148>)
 8007732:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007738:	2200      	movs	r2, #0
 800773a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800773c:	f107 0308 	add.w	r3, r7, #8
 8007740:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	3304      	adds	r3, #4
 800774c:	4619      	mov	r1, r3
 800774e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	88fb      	ldrh	r3, [r7, #6]
 8007754:	f7fb fc9c 	bl	8003090 <HAL_DMA_Start_IT>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d008      	beq.n	8007770 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2210      	movs	r2, #16
 8007762:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2220      	movs	r2, #32
 8007768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e05d      	b.n	800782c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007770:	2300      	movs	r3, #0
 8007772:	613b      	str	r3, [r7, #16]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	613b      	str	r3, [r7, #16]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	613b      	str	r3, [r7, #16]
 8007784:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d019      	beq.n	80077c2 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	330c      	adds	r3, #12
 8007794:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007796:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007798:	e853 3f00 	ldrex	r3, [r3]
 800779c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800779e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	330c      	adds	r3, #12
 80077ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077ae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80077b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80077b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80077b6:	e841 2300 	strex	r3, r2, [r1]
 80077ba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80077bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d1e5      	bne.n	800778e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	3314      	adds	r3, #20
 80077c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077cc:	e853 3f00 	ldrex	r3, [r3]
 80077d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077d4:	f043 0301 	orr.w	r3, r3, #1
 80077d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3314      	adds	r3, #20
 80077e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80077e2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80077e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80077e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077ea:	e841 2300 	strex	r3, r2, [r1]
 80077ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d1e5      	bne.n	80077c2 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	3314      	adds	r3, #20
 80077fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	e853 3f00 	ldrex	r3, [r3]
 8007804:	617b      	str	r3, [r7, #20]
   return(result);
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800780c:	653b      	str	r3, [r7, #80]	@ 0x50
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	3314      	adds	r3, #20
 8007814:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007816:	627a      	str	r2, [r7, #36]	@ 0x24
 8007818:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781a:	6a39      	ldr	r1, [r7, #32]
 800781c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800781e:	e841 2300 	strex	r3, r2, [r1]
 8007822:	61fb      	str	r3, [r7, #28]
   return(result);
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d1e5      	bne.n	80077f6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800782a:	2300      	movs	r3, #0
}
 800782c:	4618      	mov	r0, r3
 800782e:	3760      	adds	r7, #96	@ 0x60
 8007830:	46bd      	mov	sp, r7
 8007832:	bd80      	pop	{r7, pc}
 8007834:	08007445 	.word	0x08007445
 8007838:	08007571 	.word	0x08007571
 800783c:	080075ad 	.word	0x080075ad

08007840 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007840:	b480      	push	{r7}
 8007842:	b089      	sub	sp, #36	@ 0x24
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	330c      	adds	r3, #12
 800784e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	e853 3f00 	ldrex	r3, [r3]
 8007856:	60bb      	str	r3, [r7, #8]
   return(result);
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800785e:	61fb      	str	r3, [r7, #28]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	330c      	adds	r3, #12
 8007866:	69fa      	ldr	r2, [r7, #28]
 8007868:	61ba      	str	r2, [r7, #24]
 800786a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786c:	6979      	ldr	r1, [r7, #20]
 800786e:	69ba      	ldr	r2, [r7, #24]
 8007870:	e841 2300 	strex	r3, r2, [r1]
 8007874:	613b      	str	r3, [r7, #16]
   return(result);
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1e5      	bne.n	8007848 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2220      	movs	r2, #32
 8007880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007884:	bf00      	nop
 8007886:	3724      	adds	r7, #36	@ 0x24
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007890:	b480      	push	{r7}
 8007892:	b095      	sub	sp, #84	@ 0x54
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	330c      	adds	r3, #12
 800789e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078a2:	e853 3f00 	ldrex	r3, [r3]
 80078a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	330c      	adds	r3, #12
 80078b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80078b8:	643a      	str	r2, [r7, #64]	@ 0x40
 80078ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078c0:	e841 2300 	strex	r3, r2, [r1]
 80078c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d1e5      	bne.n	8007898 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	3314      	adds	r3, #20
 80078d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d4:	6a3b      	ldr	r3, [r7, #32]
 80078d6:	e853 3f00 	ldrex	r3, [r3]
 80078da:	61fb      	str	r3, [r7, #28]
   return(result);
 80078dc:	69fb      	ldr	r3, [r7, #28]
 80078de:	f023 0301 	bic.w	r3, r3, #1
 80078e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	3314      	adds	r3, #20
 80078ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078f4:	e841 2300 	strex	r3, r2, [r1]
 80078f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d1e5      	bne.n	80078cc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007904:	2b01      	cmp	r3, #1
 8007906:	d119      	bne.n	800793c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	330c      	adds	r3, #12
 800790e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	e853 3f00 	ldrex	r3, [r3]
 8007916:	60bb      	str	r3, [r7, #8]
   return(result);
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	f023 0310 	bic.w	r3, r3, #16
 800791e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	330c      	adds	r3, #12
 8007926:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007928:	61ba      	str	r2, [r7, #24]
 800792a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792c:	6979      	ldr	r1, [r7, #20]
 800792e:	69ba      	ldr	r2, [r7, #24]
 8007930:	e841 2300 	strex	r3, r2, [r1]
 8007934:	613b      	str	r3, [r7, #16]
   return(result);
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d1e5      	bne.n	8007908 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2220      	movs	r2, #32
 8007940:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800794a:	bf00      	nop
 800794c:	3754      	adds	r7, #84	@ 0x54
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr

08007956 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b084      	sub	sp, #16
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007962:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800796a:	68f8      	ldr	r0, [r7, #12]
 800796c:	f7ff fd60 	bl	8007430 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007970:	bf00      	nop
 8007972:	3710      	adds	r7, #16
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007978:	b480      	push	{r7}
 800797a:	b085      	sub	sp, #20
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007986:	b2db      	uxtb	r3, r3
 8007988:	2b21      	cmp	r3, #33	@ 0x21
 800798a:	d13e      	bne.n	8007a0a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007994:	d114      	bne.n	80079c0 <UART_Transmit_IT+0x48>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d110      	bne.n	80079c0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a1b      	ldr	r3, [r3, #32]
 80079a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	881b      	ldrh	r3, [r3, #0]
 80079a8:	461a      	mov	r2, r3
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079b2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a1b      	ldr	r3, [r3, #32]
 80079b8:	1c9a      	adds	r2, r3, #2
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	621a      	str	r2, [r3, #32]
 80079be:	e008      	b.n	80079d2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6a1b      	ldr	r3, [r3, #32]
 80079c4:	1c59      	adds	r1, r3, #1
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	6211      	str	r1, [r2, #32]
 80079ca:	781a      	ldrb	r2, [r3, #0]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	3b01      	subs	r3, #1
 80079da:	b29b      	uxth	r3, r3
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	4619      	mov	r1, r3
 80079e0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d10f      	bne.n	8007a06 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	68da      	ldr	r2, [r3, #12]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	68da      	ldr	r2, [r3, #12]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a04:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	e000      	b.n	8007a0c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a0a:	2302      	movs	r3, #2
  }
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3714      	adds	r7, #20
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	68da      	ldr	r2, [r3, #12]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a2e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2220      	movs	r2, #32
 8007a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f7ff fcdb 	bl	80073f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3708      	adds	r7, #8
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b08c      	sub	sp, #48	@ 0x30
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007a50:	2300      	movs	r3, #0
 8007a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007a54:	2300      	movs	r3, #0
 8007a56:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a5e:	b2db      	uxtb	r3, r3
 8007a60:	2b22      	cmp	r3, #34	@ 0x22
 8007a62:	f040 80aa 	bne.w	8007bba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a6e:	d115      	bne.n	8007a9c <UART_Receive_IT+0x54>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	691b      	ldr	r3, [r3, #16]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d111      	bne.n	8007a9c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a8a:	b29a      	uxth	r2, r3
 8007a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a94:	1c9a      	adds	r2, r3, #2
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a9a:	e024      	b.n	8007ae6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007aaa:	d007      	beq.n	8007abc <UART_Receive_IT+0x74>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d10a      	bne.n	8007aca <UART_Receive_IT+0x82>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d106      	bne.n	8007aca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	b2da      	uxtb	r2, r3
 8007ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac6:	701a      	strb	r2, [r3, #0]
 8007ac8:	e008      	b.n	8007adc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ad6:	b2da      	uxtb	r2, r3
 8007ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ada:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae0:	1c5a      	adds	r2, r3, #1
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	3b01      	subs	r3, #1
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	687a      	ldr	r2, [r7, #4]
 8007af2:	4619      	mov	r1, r3
 8007af4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d15d      	bne.n	8007bb6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	68da      	ldr	r2, [r3, #12]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f022 0220 	bic.w	r2, r2, #32
 8007b08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	68da      	ldr	r2, [r3, #12]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	695a      	ldr	r2, [r3, #20]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f022 0201 	bic.w	r2, r2, #1
 8007b28:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2220      	movs	r2, #32
 8007b2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d135      	bne.n	8007bac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	330c      	adds	r3, #12
 8007b4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	e853 3f00 	ldrex	r3, [r3]
 8007b54:	613b      	str	r3, [r7, #16]
   return(result);
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	f023 0310 	bic.w	r3, r3, #16
 8007b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	330c      	adds	r3, #12
 8007b64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b66:	623a      	str	r2, [r7, #32]
 8007b68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6a:	69f9      	ldr	r1, [r7, #28]
 8007b6c:	6a3a      	ldr	r2, [r7, #32]
 8007b6e:	e841 2300 	strex	r3, r2, [r1]
 8007b72:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d1e5      	bne.n	8007b46 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 0310 	and.w	r3, r3, #16
 8007b84:	2b10      	cmp	r3, #16
 8007b86:	d10a      	bne.n	8007b9e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b88:	2300      	movs	r3, #0
 8007b8a:	60fb      	str	r3, [r7, #12]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	60fb      	str	r3, [r7, #12]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	60fb      	str	r3, [r7, #12]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f004 fab3 	bl	800c110 <HAL_UARTEx_RxEventCallback>
 8007baa:	e002      	b.n	8007bb2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f7ff fc2b 	bl	8007408 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	e002      	b.n	8007bbc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	e000      	b.n	8007bbc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007bba:	2302      	movs	r3, #2
  }
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3730      	adds	r7, #48	@ 0x30
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bc8:	b0c0      	sub	sp, #256	@ 0x100
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	691b      	ldr	r3, [r3, #16]
 8007bd8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007be0:	68d9      	ldr	r1, [r3, #12]
 8007be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	ea40 0301 	orr.w	r3, r0, r1
 8007bec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bf2:	689a      	ldr	r2, [r3, #8]
 8007bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bf8:	691b      	ldr	r3, [r3, #16]
 8007bfa:	431a      	orrs	r2, r3
 8007bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c00:	695b      	ldr	r3, [r3, #20]
 8007c02:	431a      	orrs	r2, r3
 8007c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c08:	69db      	ldr	r3, [r3, #28]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007c1c:	f021 010c 	bic.w	r1, r1, #12
 8007c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007c2a:	430b      	orrs	r3, r1
 8007c2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	695b      	ldr	r3, [r3, #20]
 8007c36:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c3e:	6999      	ldr	r1, [r3, #24]
 8007c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	ea40 0301 	orr.w	r3, r0, r1
 8007c4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	4b8f      	ldr	r3, [pc, #572]	@ (8007e90 <UART_SetConfig+0x2cc>)
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d005      	beq.n	8007c64 <UART_SetConfig+0xa0>
 8007c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	4b8d      	ldr	r3, [pc, #564]	@ (8007e94 <UART_SetConfig+0x2d0>)
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d104      	bne.n	8007c6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c64:	f7fd fe0c 	bl	8005880 <HAL_RCC_GetPCLK2Freq>
 8007c68:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007c6c:	e003      	b.n	8007c76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c6e:	f7fd fdf3 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 8007c72:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c7a:	69db      	ldr	r3, [r3, #28]
 8007c7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c80:	f040 810c 	bne.w	8007e9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007c8e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007c92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007c96:	4622      	mov	r2, r4
 8007c98:	462b      	mov	r3, r5
 8007c9a:	1891      	adds	r1, r2, r2
 8007c9c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007c9e:	415b      	adcs	r3, r3
 8007ca0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ca2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007ca6:	4621      	mov	r1, r4
 8007ca8:	eb12 0801 	adds.w	r8, r2, r1
 8007cac:	4629      	mov	r1, r5
 8007cae:	eb43 0901 	adc.w	r9, r3, r1
 8007cb2:	f04f 0200 	mov.w	r2, #0
 8007cb6:	f04f 0300 	mov.w	r3, #0
 8007cba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007cbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007cc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007cc6:	4690      	mov	r8, r2
 8007cc8:	4699      	mov	r9, r3
 8007cca:	4623      	mov	r3, r4
 8007ccc:	eb18 0303 	adds.w	r3, r8, r3
 8007cd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007cd4:	462b      	mov	r3, r5
 8007cd6:	eb49 0303 	adc.w	r3, r9, r3
 8007cda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007cea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007cee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	18db      	adds	r3, r3, r3
 8007cf6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007cf8:	4613      	mov	r3, r2
 8007cfa:	eb42 0303 	adc.w	r3, r2, r3
 8007cfe:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007d04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007d08:	f7f8 fa5e 	bl	80001c8 <__aeabi_uldivmod>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	460b      	mov	r3, r1
 8007d10:	4b61      	ldr	r3, [pc, #388]	@ (8007e98 <UART_SetConfig+0x2d4>)
 8007d12:	fba3 2302 	umull	r2, r3, r3, r2
 8007d16:	095b      	lsrs	r3, r3, #5
 8007d18:	011c      	lsls	r4, r3, #4
 8007d1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d24:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007d28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007d2c:	4642      	mov	r2, r8
 8007d2e:	464b      	mov	r3, r9
 8007d30:	1891      	adds	r1, r2, r2
 8007d32:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007d34:	415b      	adcs	r3, r3
 8007d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007d3c:	4641      	mov	r1, r8
 8007d3e:	eb12 0a01 	adds.w	sl, r2, r1
 8007d42:	4649      	mov	r1, r9
 8007d44:	eb43 0b01 	adc.w	fp, r3, r1
 8007d48:	f04f 0200 	mov.w	r2, #0
 8007d4c:	f04f 0300 	mov.w	r3, #0
 8007d50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d5c:	4692      	mov	sl, r2
 8007d5e:	469b      	mov	fp, r3
 8007d60:	4643      	mov	r3, r8
 8007d62:	eb1a 0303 	adds.w	r3, sl, r3
 8007d66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d6a:	464b      	mov	r3, r9
 8007d6c:	eb4b 0303 	adc.w	r3, fp, r3
 8007d70:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d80:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007d84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007d88:	460b      	mov	r3, r1
 8007d8a:	18db      	adds	r3, r3, r3
 8007d8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d8e:	4613      	mov	r3, r2
 8007d90:	eb42 0303 	adc.w	r3, r2, r3
 8007d94:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007d9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007d9e:	f7f8 fa13 	bl	80001c8 <__aeabi_uldivmod>
 8007da2:	4602      	mov	r2, r0
 8007da4:	460b      	mov	r3, r1
 8007da6:	4611      	mov	r1, r2
 8007da8:	4b3b      	ldr	r3, [pc, #236]	@ (8007e98 <UART_SetConfig+0x2d4>)
 8007daa:	fba3 2301 	umull	r2, r3, r3, r1
 8007dae:	095b      	lsrs	r3, r3, #5
 8007db0:	2264      	movs	r2, #100	@ 0x64
 8007db2:	fb02 f303 	mul.w	r3, r2, r3
 8007db6:	1acb      	subs	r3, r1, r3
 8007db8:	00db      	lsls	r3, r3, #3
 8007dba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007dbe:	4b36      	ldr	r3, [pc, #216]	@ (8007e98 <UART_SetConfig+0x2d4>)
 8007dc0:	fba3 2302 	umull	r2, r3, r3, r2
 8007dc4:	095b      	lsrs	r3, r3, #5
 8007dc6:	005b      	lsls	r3, r3, #1
 8007dc8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007dcc:	441c      	add	r4, r3
 8007dce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007dd8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007ddc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007de0:	4642      	mov	r2, r8
 8007de2:	464b      	mov	r3, r9
 8007de4:	1891      	adds	r1, r2, r2
 8007de6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007de8:	415b      	adcs	r3, r3
 8007dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007df0:	4641      	mov	r1, r8
 8007df2:	1851      	adds	r1, r2, r1
 8007df4:	6339      	str	r1, [r7, #48]	@ 0x30
 8007df6:	4649      	mov	r1, r9
 8007df8:	414b      	adcs	r3, r1
 8007dfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dfc:	f04f 0200 	mov.w	r2, #0
 8007e00:	f04f 0300 	mov.w	r3, #0
 8007e04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007e08:	4659      	mov	r1, fp
 8007e0a:	00cb      	lsls	r3, r1, #3
 8007e0c:	4651      	mov	r1, sl
 8007e0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e12:	4651      	mov	r1, sl
 8007e14:	00ca      	lsls	r2, r1, #3
 8007e16:	4610      	mov	r0, r2
 8007e18:	4619      	mov	r1, r3
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	4642      	mov	r2, r8
 8007e1e:	189b      	adds	r3, r3, r2
 8007e20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e24:	464b      	mov	r3, r9
 8007e26:	460a      	mov	r2, r1
 8007e28:	eb42 0303 	adc.w	r3, r2, r3
 8007e2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007e3c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007e40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007e44:	460b      	mov	r3, r1
 8007e46:	18db      	adds	r3, r3, r3
 8007e48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e4a:	4613      	mov	r3, r2
 8007e4c:	eb42 0303 	adc.w	r3, r2, r3
 8007e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007e56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007e5a:	f7f8 f9b5 	bl	80001c8 <__aeabi_uldivmod>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	460b      	mov	r3, r1
 8007e62:	4b0d      	ldr	r3, [pc, #52]	@ (8007e98 <UART_SetConfig+0x2d4>)
 8007e64:	fba3 1302 	umull	r1, r3, r3, r2
 8007e68:	095b      	lsrs	r3, r3, #5
 8007e6a:	2164      	movs	r1, #100	@ 0x64
 8007e6c:	fb01 f303 	mul.w	r3, r1, r3
 8007e70:	1ad3      	subs	r3, r2, r3
 8007e72:	00db      	lsls	r3, r3, #3
 8007e74:	3332      	adds	r3, #50	@ 0x32
 8007e76:	4a08      	ldr	r2, [pc, #32]	@ (8007e98 <UART_SetConfig+0x2d4>)
 8007e78:	fba2 2303 	umull	r2, r3, r2, r3
 8007e7c:	095b      	lsrs	r3, r3, #5
 8007e7e:	f003 0207 	and.w	r2, r3, #7
 8007e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4422      	add	r2, r4
 8007e8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e8c:	e106      	b.n	800809c <UART_SetConfig+0x4d8>
 8007e8e:	bf00      	nop
 8007e90:	40011000 	.word	0x40011000
 8007e94:	40011400 	.word	0x40011400
 8007e98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007ea6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007eaa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007eae:	4642      	mov	r2, r8
 8007eb0:	464b      	mov	r3, r9
 8007eb2:	1891      	adds	r1, r2, r2
 8007eb4:	6239      	str	r1, [r7, #32]
 8007eb6:	415b      	adcs	r3, r3
 8007eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007eba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ebe:	4641      	mov	r1, r8
 8007ec0:	1854      	adds	r4, r2, r1
 8007ec2:	4649      	mov	r1, r9
 8007ec4:	eb43 0501 	adc.w	r5, r3, r1
 8007ec8:	f04f 0200 	mov.w	r2, #0
 8007ecc:	f04f 0300 	mov.w	r3, #0
 8007ed0:	00eb      	lsls	r3, r5, #3
 8007ed2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007ed6:	00e2      	lsls	r2, r4, #3
 8007ed8:	4614      	mov	r4, r2
 8007eda:	461d      	mov	r5, r3
 8007edc:	4643      	mov	r3, r8
 8007ede:	18e3      	adds	r3, r4, r3
 8007ee0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ee4:	464b      	mov	r3, r9
 8007ee6:	eb45 0303 	adc.w	r3, r5, r3
 8007eea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007efa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007efe:	f04f 0200 	mov.w	r2, #0
 8007f02:	f04f 0300 	mov.w	r3, #0
 8007f06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007f0a:	4629      	mov	r1, r5
 8007f0c:	008b      	lsls	r3, r1, #2
 8007f0e:	4621      	mov	r1, r4
 8007f10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f14:	4621      	mov	r1, r4
 8007f16:	008a      	lsls	r2, r1, #2
 8007f18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007f1c:	f7f8 f954 	bl	80001c8 <__aeabi_uldivmod>
 8007f20:	4602      	mov	r2, r0
 8007f22:	460b      	mov	r3, r1
 8007f24:	4b60      	ldr	r3, [pc, #384]	@ (80080a8 <UART_SetConfig+0x4e4>)
 8007f26:	fba3 2302 	umull	r2, r3, r3, r2
 8007f2a:	095b      	lsrs	r3, r3, #5
 8007f2c:	011c      	lsls	r4, r3, #4
 8007f2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f32:	2200      	movs	r2, #0
 8007f34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f38:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007f3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007f40:	4642      	mov	r2, r8
 8007f42:	464b      	mov	r3, r9
 8007f44:	1891      	adds	r1, r2, r2
 8007f46:	61b9      	str	r1, [r7, #24]
 8007f48:	415b      	adcs	r3, r3
 8007f4a:	61fb      	str	r3, [r7, #28]
 8007f4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f50:	4641      	mov	r1, r8
 8007f52:	1851      	adds	r1, r2, r1
 8007f54:	6139      	str	r1, [r7, #16]
 8007f56:	4649      	mov	r1, r9
 8007f58:	414b      	adcs	r3, r1
 8007f5a:	617b      	str	r3, [r7, #20]
 8007f5c:	f04f 0200 	mov.w	r2, #0
 8007f60:	f04f 0300 	mov.w	r3, #0
 8007f64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f68:	4659      	mov	r1, fp
 8007f6a:	00cb      	lsls	r3, r1, #3
 8007f6c:	4651      	mov	r1, sl
 8007f6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f72:	4651      	mov	r1, sl
 8007f74:	00ca      	lsls	r2, r1, #3
 8007f76:	4610      	mov	r0, r2
 8007f78:	4619      	mov	r1, r3
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	4642      	mov	r2, r8
 8007f7e:	189b      	adds	r3, r3, r2
 8007f80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f84:	464b      	mov	r3, r9
 8007f86:	460a      	mov	r2, r1
 8007f88:	eb42 0303 	adc.w	r3, r2, r3
 8007f8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007f9c:	f04f 0200 	mov.w	r2, #0
 8007fa0:	f04f 0300 	mov.w	r3, #0
 8007fa4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007fa8:	4649      	mov	r1, r9
 8007faa:	008b      	lsls	r3, r1, #2
 8007fac:	4641      	mov	r1, r8
 8007fae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007fb2:	4641      	mov	r1, r8
 8007fb4:	008a      	lsls	r2, r1, #2
 8007fb6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007fba:	f7f8 f905 	bl	80001c8 <__aeabi_uldivmod>
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	4b38      	ldr	r3, [pc, #224]	@ (80080a8 <UART_SetConfig+0x4e4>)
 8007fc6:	fba3 2301 	umull	r2, r3, r3, r1
 8007fca:	095b      	lsrs	r3, r3, #5
 8007fcc:	2264      	movs	r2, #100	@ 0x64
 8007fce:	fb02 f303 	mul.w	r3, r2, r3
 8007fd2:	1acb      	subs	r3, r1, r3
 8007fd4:	011b      	lsls	r3, r3, #4
 8007fd6:	3332      	adds	r3, #50	@ 0x32
 8007fd8:	4a33      	ldr	r2, [pc, #204]	@ (80080a8 <UART_SetConfig+0x4e4>)
 8007fda:	fba2 2303 	umull	r2, r3, r2, r3
 8007fde:	095b      	lsrs	r3, r3, #5
 8007fe0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007fe4:	441c      	add	r4, r3
 8007fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fea:	2200      	movs	r2, #0
 8007fec:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fee:	677a      	str	r2, [r7, #116]	@ 0x74
 8007ff0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007ff4:	4642      	mov	r2, r8
 8007ff6:	464b      	mov	r3, r9
 8007ff8:	1891      	adds	r1, r2, r2
 8007ffa:	60b9      	str	r1, [r7, #8]
 8007ffc:	415b      	adcs	r3, r3
 8007ffe:	60fb      	str	r3, [r7, #12]
 8008000:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008004:	4641      	mov	r1, r8
 8008006:	1851      	adds	r1, r2, r1
 8008008:	6039      	str	r1, [r7, #0]
 800800a:	4649      	mov	r1, r9
 800800c:	414b      	adcs	r3, r1
 800800e:	607b      	str	r3, [r7, #4]
 8008010:	f04f 0200 	mov.w	r2, #0
 8008014:	f04f 0300 	mov.w	r3, #0
 8008018:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800801c:	4659      	mov	r1, fp
 800801e:	00cb      	lsls	r3, r1, #3
 8008020:	4651      	mov	r1, sl
 8008022:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008026:	4651      	mov	r1, sl
 8008028:	00ca      	lsls	r2, r1, #3
 800802a:	4610      	mov	r0, r2
 800802c:	4619      	mov	r1, r3
 800802e:	4603      	mov	r3, r0
 8008030:	4642      	mov	r2, r8
 8008032:	189b      	adds	r3, r3, r2
 8008034:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008036:	464b      	mov	r3, r9
 8008038:	460a      	mov	r2, r1
 800803a:	eb42 0303 	adc.w	r3, r2, r3
 800803e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	663b      	str	r3, [r7, #96]	@ 0x60
 800804a:	667a      	str	r2, [r7, #100]	@ 0x64
 800804c:	f04f 0200 	mov.w	r2, #0
 8008050:	f04f 0300 	mov.w	r3, #0
 8008054:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008058:	4649      	mov	r1, r9
 800805a:	008b      	lsls	r3, r1, #2
 800805c:	4641      	mov	r1, r8
 800805e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008062:	4641      	mov	r1, r8
 8008064:	008a      	lsls	r2, r1, #2
 8008066:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800806a:	f7f8 f8ad 	bl	80001c8 <__aeabi_uldivmod>
 800806e:	4602      	mov	r2, r0
 8008070:	460b      	mov	r3, r1
 8008072:	4b0d      	ldr	r3, [pc, #52]	@ (80080a8 <UART_SetConfig+0x4e4>)
 8008074:	fba3 1302 	umull	r1, r3, r3, r2
 8008078:	095b      	lsrs	r3, r3, #5
 800807a:	2164      	movs	r1, #100	@ 0x64
 800807c:	fb01 f303 	mul.w	r3, r1, r3
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	011b      	lsls	r3, r3, #4
 8008084:	3332      	adds	r3, #50	@ 0x32
 8008086:	4a08      	ldr	r2, [pc, #32]	@ (80080a8 <UART_SetConfig+0x4e4>)
 8008088:	fba2 2303 	umull	r2, r3, r2, r3
 800808c:	095b      	lsrs	r3, r3, #5
 800808e:	f003 020f 	and.w	r2, r3, #15
 8008092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4422      	add	r2, r4
 800809a:	609a      	str	r2, [r3, #8]
}
 800809c:	bf00      	nop
 800809e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80080a2:	46bd      	mov	sp, r7
 80080a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080a8:	51eb851f 	.word	0x51eb851f

080080ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080ac:	b084      	sub	sp, #16
 80080ae:	b580      	push	{r7, lr}
 80080b0:	b084      	sub	sp, #16
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
 80080b6:	f107 001c 	add.w	r0, r7, #28
 80080ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80080be:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d123      	bne.n	800810e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80080da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80080ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d105      	bne.n	8008102 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f001 fae8 	bl	80096d8 <USB_CoreReset>
 8008108:	4603      	mov	r3, r0
 800810a:	73fb      	strb	r3, [r7, #15]
 800810c:	e01b      	b.n	8008146 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	68db      	ldr	r3, [r3, #12]
 8008112:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f001 fadc 	bl	80096d8 <USB_CoreReset>
 8008120:	4603      	mov	r3, r0
 8008122:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008124:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008128:	2b00      	cmp	r3, #0
 800812a:	d106      	bne.n	800813a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008130:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	639a      	str	r2, [r3, #56]	@ 0x38
 8008138:	e005      	b.n	8008146 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800813e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008146:	7fbb      	ldrb	r3, [r7, #30]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d10b      	bne.n	8008164 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	f043 0206 	orr.w	r2, r3, #6
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	f043 0220 	orr.w	r2, r3, #32
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008164:	7bfb      	ldrb	r3, [r7, #15]
}
 8008166:	4618      	mov	r0, r3
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008170:	b004      	add	sp, #16
 8008172:	4770      	bx	lr

08008174 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008174:	b480      	push	{r7}
 8008176:	b087      	sub	sp, #28
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	4613      	mov	r3, r2
 8008180:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008182:	79fb      	ldrb	r3, [r7, #7]
 8008184:	2b02      	cmp	r3, #2
 8008186:	d165      	bne.n	8008254 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	4a41      	ldr	r2, [pc, #260]	@ (8008290 <USB_SetTurnaroundTime+0x11c>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d906      	bls.n	800819e <USB_SetTurnaroundTime+0x2a>
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	4a40      	ldr	r2, [pc, #256]	@ (8008294 <USB_SetTurnaroundTime+0x120>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d202      	bcs.n	800819e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008198:	230f      	movs	r3, #15
 800819a:	617b      	str	r3, [r7, #20]
 800819c:	e062      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	4a3c      	ldr	r2, [pc, #240]	@ (8008294 <USB_SetTurnaroundTime+0x120>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d306      	bcc.n	80081b4 <USB_SetTurnaroundTime+0x40>
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	4a3b      	ldr	r2, [pc, #236]	@ (8008298 <USB_SetTurnaroundTime+0x124>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d202      	bcs.n	80081b4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80081ae:	230e      	movs	r3, #14
 80081b0:	617b      	str	r3, [r7, #20]
 80081b2:	e057      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	4a38      	ldr	r2, [pc, #224]	@ (8008298 <USB_SetTurnaroundTime+0x124>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d306      	bcc.n	80081ca <USB_SetTurnaroundTime+0x56>
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	4a37      	ldr	r2, [pc, #220]	@ (800829c <USB_SetTurnaroundTime+0x128>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d202      	bcs.n	80081ca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80081c4:	230d      	movs	r3, #13
 80081c6:	617b      	str	r3, [r7, #20]
 80081c8:	e04c      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	4a33      	ldr	r2, [pc, #204]	@ (800829c <USB_SetTurnaroundTime+0x128>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d306      	bcc.n	80081e0 <USB_SetTurnaroundTime+0x6c>
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	4a32      	ldr	r2, [pc, #200]	@ (80082a0 <USB_SetTurnaroundTime+0x12c>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d802      	bhi.n	80081e0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80081da:	230c      	movs	r3, #12
 80081dc:	617b      	str	r3, [r7, #20]
 80081de:	e041      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	4a2f      	ldr	r2, [pc, #188]	@ (80082a0 <USB_SetTurnaroundTime+0x12c>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d906      	bls.n	80081f6 <USB_SetTurnaroundTime+0x82>
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	4a2e      	ldr	r2, [pc, #184]	@ (80082a4 <USB_SetTurnaroundTime+0x130>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d802      	bhi.n	80081f6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80081f0:	230b      	movs	r3, #11
 80081f2:	617b      	str	r3, [r7, #20]
 80081f4:	e036      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	4a2a      	ldr	r2, [pc, #168]	@ (80082a4 <USB_SetTurnaroundTime+0x130>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d906      	bls.n	800820c <USB_SetTurnaroundTime+0x98>
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	4a29      	ldr	r2, [pc, #164]	@ (80082a8 <USB_SetTurnaroundTime+0x134>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d802      	bhi.n	800820c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008206:	230a      	movs	r3, #10
 8008208:	617b      	str	r3, [r7, #20]
 800820a:	e02b      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	4a26      	ldr	r2, [pc, #152]	@ (80082a8 <USB_SetTurnaroundTime+0x134>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d906      	bls.n	8008222 <USB_SetTurnaroundTime+0xae>
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	4a25      	ldr	r2, [pc, #148]	@ (80082ac <USB_SetTurnaroundTime+0x138>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d202      	bcs.n	8008222 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800821c:	2309      	movs	r3, #9
 800821e:	617b      	str	r3, [r7, #20]
 8008220:	e020      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	4a21      	ldr	r2, [pc, #132]	@ (80082ac <USB_SetTurnaroundTime+0x138>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d306      	bcc.n	8008238 <USB_SetTurnaroundTime+0xc4>
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	4a20      	ldr	r2, [pc, #128]	@ (80082b0 <USB_SetTurnaroundTime+0x13c>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d802      	bhi.n	8008238 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008232:	2308      	movs	r3, #8
 8008234:	617b      	str	r3, [r7, #20]
 8008236:	e015      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	4a1d      	ldr	r2, [pc, #116]	@ (80082b0 <USB_SetTurnaroundTime+0x13c>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d906      	bls.n	800824e <USB_SetTurnaroundTime+0xda>
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	4a1c      	ldr	r2, [pc, #112]	@ (80082b4 <USB_SetTurnaroundTime+0x140>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d202      	bcs.n	800824e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008248:	2307      	movs	r3, #7
 800824a:	617b      	str	r3, [r7, #20]
 800824c:	e00a      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800824e:	2306      	movs	r3, #6
 8008250:	617b      	str	r3, [r7, #20]
 8008252:	e007      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008254:	79fb      	ldrb	r3, [r7, #7]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d102      	bne.n	8008260 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800825a:	2309      	movs	r3, #9
 800825c:	617b      	str	r3, [r7, #20]
 800825e:	e001      	b.n	8008264 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008260:	2309      	movs	r3, #9
 8008262:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	68da      	ldr	r2, [r3, #12]
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	029b      	lsls	r3, r3, #10
 8008278:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800827c:	431a      	orrs	r2, r3
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008282:	2300      	movs	r3, #0
}
 8008284:	4618      	mov	r0, r3
 8008286:	371c      	adds	r7, #28
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr
 8008290:	00d8acbf 	.word	0x00d8acbf
 8008294:	00e4e1c0 	.word	0x00e4e1c0
 8008298:	00f42400 	.word	0x00f42400
 800829c:	01067380 	.word	0x01067380
 80082a0:	011a499f 	.word	0x011a499f
 80082a4:	01312cff 	.word	0x01312cff
 80082a8:	014ca43f 	.word	0x014ca43f
 80082ac:	016e3600 	.word	0x016e3600
 80082b0:	01a6ab1f 	.word	0x01a6ab1f
 80082b4:	01e84800 	.word	0x01e84800

080082b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	f043 0201 	orr.w	r2, r3, #1
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	370c      	adds	r7, #12
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr

080082da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082da:	b480      	push	{r7}
 80082dc:	b083      	sub	sp, #12
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	f023 0201 	bic.w	r2, r3, #1
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr

080082fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	460b      	mov	r3, r1
 8008306:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008308:	2300      	movs	r3, #0
 800830a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008318:	78fb      	ldrb	r3, [r7, #3]
 800831a:	2b01      	cmp	r3, #1
 800831c:	d115      	bne.n	800834a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	68db      	ldr	r3, [r3, #12]
 8008322:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800832a:	200a      	movs	r0, #10
 800832c:	f7fa fccc 	bl	8002cc8 <HAL_Delay>
      ms += 10U;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	330a      	adds	r3, #10
 8008334:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f001 f93f 	bl	80095ba <USB_GetMode>
 800833c:	4603      	mov	r3, r0
 800833e:	2b01      	cmp	r3, #1
 8008340:	d01e      	beq.n	8008380 <USB_SetCurrentMode+0x84>
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2bc7      	cmp	r3, #199	@ 0xc7
 8008346:	d9f0      	bls.n	800832a <USB_SetCurrentMode+0x2e>
 8008348:	e01a      	b.n	8008380 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800834a:	78fb      	ldrb	r3, [r7, #3]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d115      	bne.n	800837c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800835c:	200a      	movs	r0, #10
 800835e:	f7fa fcb3 	bl	8002cc8 <HAL_Delay>
      ms += 10U;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	330a      	adds	r3, #10
 8008366:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f001 f926 	bl	80095ba <USB_GetMode>
 800836e:	4603      	mov	r3, r0
 8008370:	2b00      	cmp	r3, #0
 8008372:	d005      	beq.n	8008380 <USB_SetCurrentMode+0x84>
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2bc7      	cmp	r3, #199	@ 0xc7
 8008378:	d9f0      	bls.n	800835c <USB_SetCurrentMode+0x60>
 800837a:	e001      	b.n	8008380 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e005      	b.n	800838c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2bc8      	cmp	r3, #200	@ 0xc8
 8008384:	d101      	bne.n	800838a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008386:	2301      	movs	r3, #1
 8008388:	e000      	b.n	800838c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800838a:	2300      	movs	r3, #0
}
 800838c:	4618      	mov	r0, r3
 800838e:	3710      	adds	r7, #16
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008394:	b084      	sub	sp, #16
 8008396:	b580      	push	{r7, lr}
 8008398:	b086      	sub	sp, #24
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
 800839e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80083a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80083a6:	2300      	movs	r3, #0
 80083a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80083ae:	2300      	movs	r3, #0
 80083b0:	613b      	str	r3, [r7, #16]
 80083b2:	e009      	b.n	80083c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	3340      	adds	r3, #64	@ 0x40
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	4413      	add	r3, r2
 80083be:	2200      	movs	r2, #0
 80083c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	3301      	adds	r3, #1
 80083c6:	613b      	str	r3, [r7, #16]
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	2b0e      	cmp	r3, #14
 80083cc:	d9f2      	bls.n	80083b4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80083ce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d11c      	bne.n	8008410 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	68fa      	ldr	r2, [r7, #12]
 80083e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083e4:	f043 0302 	orr.w	r3, r3, #2
 80083e8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083fa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008406:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	639a      	str	r2, [r3, #56]	@ 0x38
 800840e:	e00b      	b.n	8008428 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008414:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008420:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800842e:	461a      	mov	r2, r3
 8008430:	2300      	movs	r3, #0
 8008432:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008434:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008438:	2b01      	cmp	r3, #1
 800843a:	d10d      	bne.n	8008458 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800843c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008440:	2b00      	cmp	r3, #0
 8008442:	d104      	bne.n	800844e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008444:	2100      	movs	r1, #0
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 f968 	bl	800871c <USB_SetDevSpeed>
 800844c:	e008      	b.n	8008460 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800844e:	2101      	movs	r1, #1
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 f963 	bl	800871c <USB_SetDevSpeed>
 8008456:	e003      	b.n	8008460 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008458:	2103      	movs	r1, #3
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 f95e 	bl	800871c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008460:	2110      	movs	r1, #16
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 f8fa 	bl	800865c <USB_FlushTxFifo>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d001      	beq.n	8008472 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800846e:	2301      	movs	r3, #1
 8008470:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 f924 	bl	80086c0 <USB_FlushRxFifo>
 8008478:	4603      	mov	r3, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d001      	beq.n	8008482 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008488:	461a      	mov	r2, r3
 800848a:	2300      	movs	r3, #0
 800848c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008494:	461a      	mov	r2, r3
 8008496:	2300      	movs	r3, #0
 8008498:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084a0:	461a      	mov	r2, r3
 80084a2:	2300      	movs	r3, #0
 80084a4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084a6:	2300      	movs	r3, #0
 80084a8:	613b      	str	r3, [r7, #16]
 80084aa:	e043      	b.n	8008534 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	015a      	lsls	r2, r3, #5
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	4413      	add	r3, r2
 80084b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084c2:	d118      	bne.n	80084f6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d10a      	bne.n	80084e0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	015a      	lsls	r2, r3, #5
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	4413      	add	r3, r2
 80084d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084d6:	461a      	mov	r2, r3
 80084d8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80084dc:	6013      	str	r3, [r2, #0]
 80084de:	e013      	b.n	8008508 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	015a      	lsls	r2, r3, #5
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	4413      	add	r3, r2
 80084e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084ec:	461a      	mov	r2, r3
 80084ee:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80084f2:	6013      	str	r3, [r2, #0]
 80084f4:	e008      	b.n	8008508 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	015a      	lsls	r2, r3, #5
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	4413      	add	r3, r2
 80084fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008502:	461a      	mov	r2, r3
 8008504:	2300      	movs	r3, #0
 8008506:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	015a      	lsls	r2, r3, #5
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	4413      	add	r3, r2
 8008510:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008514:	461a      	mov	r2, r3
 8008516:	2300      	movs	r3, #0
 8008518:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	015a      	lsls	r2, r3, #5
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	4413      	add	r3, r2
 8008522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008526:	461a      	mov	r2, r3
 8008528:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800852c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	3301      	adds	r3, #1
 8008532:	613b      	str	r3, [r7, #16]
 8008534:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008538:	461a      	mov	r2, r3
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	4293      	cmp	r3, r2
 800853e:	d3b5      	bcc.n	80084ac <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008540:	2300      	movs	r3, #0
 8008542:	613b      	str	r3, [r7, #16]
 8008544:	e043      	b.n	80085ce <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	015a      	lsls	r2, r3, #5
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	4413      	add	r3, r2
 800854e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008558:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800855c:	d118      	bne.n	8008590 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d10a      	bne.n	800857a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	015a      	lsls	r2, r3, #5
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	4413      	add	r3, r2
 800856c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008570:	461a      	mov	r2, r3
 8008572:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008576:	6013      	str	r3, [r2, #0]
 8008578:	e013      	b.n	80085a2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	015a      	lsls	r2, r3, #5
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	4413      	add	r3, r2
 8008582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008586:	461a      	mov	r2, r3
 8008588:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800858c:	6013      	str	r3, [r2, #0]
 800858e:	e008      	b.n	80085a2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	015a      	lsls	r2, r3, #5
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	4413      	add	r3, r2
 8008598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800859c:	461a      	mov	r2, r3
 800859e:	2300      	movs	r3, #0
 80085a0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	015a      	lsls	r2, r3, #5
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	4413      	add	r3, r2
 80085aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085ae:	461a      	mov	r2, r3
 80085b0:	2300      	movs	r3, #0
 80085b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	015a      	lsls	r2, r3, #5
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	4413      	add	r3, r2
 80085bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c0:	461a      	mov	r2, r3
 80085c2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80085c6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	3301      	adds	r3, #1
 80085cc:	613b      	str	r3, [r7, #16]
 80085ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80085d2:	461a      	mov	r2, r3
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d3b5      	bcc.n	8008546 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	68fa      	ldr	r2, [r7, #12]
 80085e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80085e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085ec:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2200      	movs	r2, #0
 80085f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80085fa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80085fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008600:	2b00      	cmp	r3, #0
 8008602:	d105      	bne.n	8008610 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	699b      	ldr	r3, [r3, #24]
 8008608:	f043 0210 	orr.w	r2, r3, #16
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	699a      	ldr	r2, [r3, #24]
 8008614:	4b10      	ldr	r3, [pc, #64]	@ (8008658 <USB_DevInit+0x2c4>)
 8008616:	4313      	orrs	r3, r2
 8008618:	687a      	ldr	r2, [r7, #4]
 800861a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800861c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008620:	2b00      	cmp	r3, #0
 8008622:	d005      	beq.n	8008630 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	699b      	ldr	r3, [r3, #24]
 8008628:	f043 0208 	orr.w	r2, r3, #8
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008630:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008634:	2b01      	cmp	r3, #1
 8008636:	d107      	bne.n	8008648 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	699b      	ldr	r3, [r3, #24]
 800863c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008640:	f043 0304 	orr.w	r3, r3, #4
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008648:	7dfb      	ldrb	r3, [r7, #23]
}
 800864a:	4618      	mov	r0, r3
 800864c:	3718      	adds	r7, #24
 800864e:	46bd      	mov	sp, r7
 8008650:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008654:	b004      	add	sp, #16
 8008656:	4770      	bx	lr
 8008658:	803c3800 	.word	0x803c3800

0800865c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008666:	2300      	movs	r3, #0
 8008668:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	3301      	adds	r3, #1
 800866e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008676:	d901      	bls.n	800867c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008678:	2303      	movs	r3, #3
 800867a:	e01b      	b.n	80086b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	691b      	ldr	r3, [r3, #16]
 8008680:	2b00      	cmp	r3, #0
 8008682:	daf2      	bge.n	800866a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008684:	2300      	movs	r3, #0
 8008686:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	019b      	lsls	r3, r3, #6
 800868c:	f043 0220 	orr.w	r2, r3, #32
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	3301      	adds	r3, #1
 8008698:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086a0:	d901      	bls.n	80086a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80086a2:	2303      	movs	r3, #3
 80086a4:	e006      	b.n	80086b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	691b      	ldr	r3, [r3, #16]
 80086aa:	f003 0320 	and.w	r3, r3, #32
 80086ae:	2b20      	cmp	r3, #32
 80086b0:	d0f0      	beq.n	8008694 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3714      	adds	r7, #20
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086c8:	2300      	movs	r3, #0
 80086ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	3301      	adds	r3, #1
 80086d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086d8:	d901      	bls.n	80086de <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80086da:	2303      	movs	r3, #3
 80086dc:	e018      	b.n	8008710 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	691b      	ldr	r3, [r3, #16]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	daf2      	bge.n	80086cc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80086e6:	2300      	movs	r3, #0
 80086e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2210      	movs	r2, #16
 80086ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	3301      	adds	r3, #1
 80086f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086fc:	d901      	bls.n	8008702 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	e006      	b.n	8008710 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	f003 0310 	and.w	r3, r3, #16
 800870a:	2b10      	cmp	r3, #16
 800870c:	d0f0      	beq.n	80086f0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800870e:	2300      	movs	r3, #0
}
 8008710:	4618      	mov	r0, r3
 8008712:	3714      	adds	r7, #20
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr

0800871c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800871c:	b480      	push	{r7}
 800871e:	b085      	sub	sp, #20
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	460b      	mov	r3, r1
 8008726:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	78fb      	ldrb	r3, [r7, #3]
 8008736:	68f9      	ldr	r1, [r7, #12]
 8008738:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800873c:	4313      	orrs	r3, r2
 800873e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008740:	2300      	movs	r3, #0
}
 8008742:	4618      	mov	r0, r3
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr

0800874e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800874e:	b480      	push	{r7}
 8008750:	b087      	sub	sp, #28
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008760:	689b      	ldr	r3, [r3, #8]
 8008762:	f003 0306 	and.w	r3, r3, #6
 8008766:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d102      	bne.n	8008774 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800876e:	2300      	movs	r3, #0
 8008770:	75fb      	strb	r3, [r7, #23]
 8008772:	e00a      	b.n	800878a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2b02      	cmp	r3, #2
 8008778:	d002      	beq.n	8008780 <USB_GetDevSpeed+0x32>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2b06      	cmp	r3, #6
 800877e:	d102      	bne.n	8008786 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008780:	2302      	movs	r3, #2
 8008782:	75fb      	strb	r3, [r7, #23]
 8008784:	e001      	b.n	800878a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008786:	230f      	movs	r3, #15
 8008788:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800878a:	7dfb      	ldrb	r3, [r7, #23]
}
 800878c:	4618      	mov	r0, r3
 800878e:	371c      	adds	r7, #28
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr

08008798 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008798:	b480      	push	{r7}
 800879a:	b085      	sub	sp, #20
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	785b      	ldrb	r3, [r3, #1]
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d13a      	bne.n	800882a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087ba:	69da      	ldr	r2, [r3, #28]
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	f003 030f 	and.w	r3, r3, #15
 80087c4:	2101      	movs	r1, #1
 80087c6:	fa01 f303 	lsl.w	r3, r1, r3
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	68f9      	ldr	r1, [r7, #12]
 80087ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80087d2:	4313      	orrs	r3, r2
 80087d4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	015a      	lsls	r2, r3, #5
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	4413      	add	r3, r2
 80087de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d155      	bne.n	8008898 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	015a      	lsls	r2, r3, #5
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	4413      	add	r3, r2
 80087f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	791b      	ldrb	r3, [r3, #4]
 8008806:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008808:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	059b      	lsls	r3, r3, #22
 800880e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008810:	4313      	orrs	r3, r2
 8008812:	68ba      	ldr	r2, [r7, #8]
 8008814:	0151      	lsls	r1, r2, #5
 8008816:	68fa      	ldr	r2, [r7, #12]
 8008818:	440a      	add	r2, r1
 800881a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800881e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008822:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008826:	6013      	str	r3, [r2, #0]
 8008828:	e036      	b.n	8008898 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008830:	69da      	ldr	r2, [r3, #28]
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	781b      	ldrb	r3, [r3, #0]
 8008836:	f003 030f 	and.w	r3, r3, #15
 800883a:	2101      	movs	r1, #1
 800883c:	fa01 f303 	lsl.w	r3, r1, r3
 8008840:	041b      	lsls	r3, r3, #16
 8008842:	68f9      	ldr	r1, [r7, #12]
 8008844:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008848:	4313      	orrs	r3, r2
 800884a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	015a      	lsls	r2, r3, #5
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	4413      	add	r3, r2
 8008854:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800885e:	2b00      	cmp	r3, #0
 8008860:	d11a      	bne.n	8008898 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	015a      	lsls	r2, r3, #5
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	4413      	add	r3, r2
 800886a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	791b      	ldrb	r3, [r3, #4]
 800887c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800887e:	430b      	orrs	r3, r1
 8008880:	4313      	orrs	r3, r2
 8008882:	68ba      	ldr	r2, [r7, #8]
 8008884:	0151      	lsls	r1, r2, #5
 8008886:	68fa      	ldr	r2, [r7, #12]
 8008888:	440a      	add	r2, r1
 800888a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800888e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008892:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008896:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3714      	adds	r7, #20
 800889e:	46bd      	mov	sp, r7
 80088a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a4:	4770      	bx	lr
	...

080088a8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b085      	sub	sp, #20
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	785b      	ldrb	r3, [r3, #1]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d161      	bne.n	8008988 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	015a      	lsls	r2, r3, #5
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	4413      	add	r3, r2
 80088cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80088d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088da:	d11f      	bne.n	800891c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	68ba      	ldr	r2, [r7, #8]
 80088ec:	0151      	lsls	r1, r2, #5
 80088ee:	68fa      	ldr	r2, [r7, #12]
 80088f0:	440a      	add	r2, r1
 80088f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80088fa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	015a      	lsls	r2, r3, #5
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	4413      	add	r3, r2
 8008904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	68ba      	ldr	r2, [r7, #8]
 800890c:	0151      	lsls	r1, r2, #5
 800890e:	68fa      	ldr	r2, [r7, #12]
 8008910:	440a      	add	r2, r1
 8008912:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008916:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800891a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008922:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	f003 030f 	and.w	r3, r3, #15
 800892c:	2101      	movs	r1, #1
 800892e:	fa01 f303 	lsl.w	r3, r1, r3
 8008932:	b29b      	uxth	r3, r3
 8008934:	43db      	mvns	r3, r3
 8008936:	68f9      	ldr	r1, [r7, #12]
 8008938:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800893c:	4013      	ands	r3, r2
 800893e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008946:	69da      	ldr	r2, [r3, #28]
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	f003 030f 	and.w	r3, r3, #15
 8008950:	2101      	movs	r1, #1
 8008952:	fa01 f303 	lsl.w	r3, r1, r3
 8008956:	b29b      	uxth	r3, r3
 8008958:	43db      	mvns	r3, r3
 800895a:	68f9      	ldr	r1, [r7, #12]
 800895c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008960:	4013      	ands	r3, r2
 8008962:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	015a      	lsls	r2, r3, #5
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	4413      	add	r3, r2
 800896c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	0159      	lsls	r1, r3, #5
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	440b      	add	r3, r1
 800897a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800897e:	4619      	mov	r1, r3
 8008980:	4b35      	ldr	r3, [pc, #212]	@ (8008a58 <USB_DeactivateEndpoint+0x1b0>)
 8008982:	4013      	ands	r3, r2
 8008984:	600b      	str	r3, [r1, #0]
 8008986:	e060      	b.n	8008a4a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	015a      	lsls	r2, r3, #5
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	4413      	add	r3, r2
 8008990:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800899a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800899e:	d11f      	bne.n	80089e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	015a      	lsls	r2, r3, #5
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	4413      	add	r3, r2
 80089a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	68ba      	ldr	r2, [r7, #8]
 80089b0:	0151      	lsls	r1, r2, #5
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	440a      	add	r2, r1
 80089b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80089be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	015a      	lsls	r2, r3, #5
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	4413      	add	r3, r2
 80089c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	0151      	lsls	r1, r2, #5
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	440a      	add	r2, r1
 80089d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80089de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	f003 030f 	and.w	r3, r3, #15
 80089f0:	2101      	movs	r1, #1
 80089f2:	fa01 f303 	lsl.w	r3, r1, r3
 80089f6:	041b      	lsls	r3, r3, #16
 80089f8:	43db      	mvns	r3, r3
 80089fa:	68f9      	ldr	r1, [r7, #12]
 80089fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a00:	4013      	ands	r3, r2
 8008a02:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a0a:	69da      	ldr	r2, [r3, #28]
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	f003 030f 	and.w	r3, r3, #15
 8008a14:	2101      	movs	r1, #1
 8008a16:	fa01 f303 	lsl.w	r3, r1, r3
 8008a1a:	041b      	lsls	r3, r3, #16
 8008a1c:	43db      	mvns	r3, r3
 8008a1e:	68f9      	ldr	r1, [r7, #12]
 8008a20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a24:	4013      	ands	r3, r2
 8008a26:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	015a      	lsls	r2, r3, #5
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	4413      	add	r3, r2
 8008a30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	0159      	lsls	r1, r3, #5
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	440b      	add	r3, r1
 8008a3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a42:	4619      	mov	r1, r3
 8008a44:	4b05      	ldr	r3, [pc, #20]	@ (8008a5c <USB_DeactivateEndpoint+0x1b4>)
 8008a46:	4013      	ands	r3, r2
 8008a48:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008a4a:	2300      	movs	r3, #0
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3714      	adds	r7, #20
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr
 8008a58:	ec337800 	.word	0xec337800
 8008a5c:	eff37800 	.word	0xeff37800

08008a60 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b08a      	sub	sp, #40	@ 0x28
 8008a64:	af02      	add	r7, sp, #8
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	4613      	mov	r3, r2
 8008a6c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	785b      	ldrb	r3, [r3, #1]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	f040 817f 	bne.w	8008d80 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	691b      	ldr	r3, [r3, #16]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d132      	bne.n	8008af0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	015a      	lsls	r2, r3, #5
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	4413      	add	r3, r2
 8008a92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a96:	691b      	ldr	r3, [r3, #16]
 8008a98:	69ba      	ldr	r2, [r7, #24]
 8008a9a:	0151      	lsls	r1, r2, #5
 8008a9c:	69fa      	ldr	r2, [r7, #28]
 8008a9e:	440a      	add	r2, r1
 8008aa0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008aa4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008aa8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008aac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	015a      	lsls	r2, r3, #5
 8008ab2:	69fb      	ldr	r3, [r7, #28]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	69ba      	ldr	r2, [r7, #24]
 8008abe:	0151      	lsls	r1, r2, #5
 8008ac0:	69fa      	ldr	r2, [r7, #28]
 8008ac2:	440a      	add	r2, r1
 8008ac4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ac8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008acc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ace:	69bb      	ldr	r3, [r7, #24]
 8008ad0:	015a      	lsls	r2, r3, #5
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	4413      	add	r3, r2
 8008ad6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ada:	691b      	ldr	r3, [r3, #16]
 8008adc:	69ba      	ldr	r2, [r7, #24]
 8008ade:	0151      	lsls	r1, r2, #5
 8008ae0:	69fa      	ldr	r2, [r7, #28]
 8008ae2:	440a      	add	r2, r1
 8008ae4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ae8:	0cdb      	lsrs	r3, r3, #19
 8008aea:	04db      	lsls	r3, r3, #19
 8008aec:	6113      	str	r3, [r2, #16]
 8008aee:	e097      	b.n	8008c20 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008af0:	69bb      	ldr	r3, [r7, #24]
 8008af2:	015a      	lsls	r2, r3, #5
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	4413      	add	r3, r2
 8008af8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008afc:	691b      	ldr	r3, [r3, #16]
 8008afe:	69ba      	ldr	r2, [r7, #24]
 8008b00:	0151      	lsls	r1, r2, #5
 8008b02:	69fa      	ldr	r2, [r7, #28]
 8008b04:	440a      	add	r2, r1
 8008b06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b0a:	0cdb      	lsrs	r3, r3, #19
 8008b0c:	04db      	lsls	r3, r3, #19
 8008b0e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b10:	69bb      	ldr	r3, [r7, #24]
 8008b12:	015a      	lsls	r2, r3, #5
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	4413      	add	r3, r2
 8008b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b1c:	691b      	ldr	r3, [r3, #16]
 8008b1e:	69ba      	ldr	r2, [r7, #24]
 8008b20:	0151      	lsls	r1, r2, #5
 8008b22:	69fa      	ldr	r2, [r7, #28]
 8008b24:	440a      	add	r2, r1
 8008b26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b2a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008b2e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008b32:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d11a      	bne.n	8008b70 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	691a      	ldr	r2, [r3, #16]
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d903      	bls.n	8008b4e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	689a      	ldr	r2, [r3, #8]
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	015a      	lsls	r2, r3, #5
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	4413      	add	r3, r2
 8008b56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b5a:	691b      	ldr	r3, [r3, #16]
 8008b5c:	69ba      	ldr	r2, [r7, #24]
 8008b5e:	0151      	lsls	r1, r2, #5
 8008b60:	69fa      	ldr	r2, [r7, #28]
 8008b62:	440a      	add	r2, r1
 8008b64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b68:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b6c:	6113      	str	r3, [r2, #16]
 8008b6e:	e044      	b.n	8008bfa <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	691a      	ldr	r2, [r3, #16]
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	689b      	ldr	r3, [r3, #8]
 8008b78:	4413      	add	r3, r2
 8008b7a:	1e5a      	subs	r2, r3, #1
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b84:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	015a      	lsls	r2, r3, #5
 8008b8a:	69fb      	ldr	r3, [r7, #28]
 8008b8c:	4413      	add	r3, r2
 8008b8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b92:	691a      	ldr	r2, [r3, #16]
 8008b94:	8afb      	ldrh	r3, [r7, #22]
 8008b96:	04d9      	lsls	r1, r3, #19
 8008b98:	4ba4      	ldr	r3, [pc, #656]	@ (8008e2c <USB_EPStartXfer+0x3cc>)
 8008b9a:	400b      	ands	r3, r1
 8008b9c:	69b9      	ldr	r1, [r7, #24]
 8008b9e:	0148      	lsls	r0, r1, #5
 8008ba0:	69f9      	ldr	r1, [r7, #28]
 8008ba2:	4401      	add	r1, r0
 8008ba4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	791b      	ldrb	r3, [r3, #4]
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d122      	bne.n	8008bfa <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	015a      	lsls	r2, r3, #5
 8008bb8:	69fb      	ldr	r3, [r7, #28]
 8008bba:	4413      	add	r3, r2
 8008bbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bc0:	691b      	ldr	r3, [r3, #16]
 8008bc2:	69ba      	ldr	r2, [r7, #24]
 8008bc4:	0151      	lsls	r1, r2, #5
 8008bc6:	69fa      	ldr	r2, [r7, #28]
 8008bc8:	440a      	add	r2, r1
 8008bca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bce:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008bd2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008bd4:	69bb      	ldr	r3, [r7, #24]
 8008bd6:	015a      	lsls	r2, r3, #5
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	4413      	add	r3, r2
 8008bdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008be0:	691a      	ldr	r2, [r3, #16]
 8008be2:	8afb      	ldrh	r3, [r7, #22]
 8008be4:	075b      	lsls	r3, r3, #29
 8008be6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008bea:	69b9      	ldr	r1, [r7, #24]
 8008bec:	0148      	lsls	r0, r1, #5
 8008bee:	69f9      	ldr	r1, [r7, #28]
 8008bf0:	4401      	add	r1, r0
 8008bf2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008bfa:	69bb      	ldr	r3, [r7, #24]
 8008bfc:	015a      	lsls	r2, r3, #5
 8008bfe:	69fb      	ldr	r3, [r7, #28]
 8008c00:	4413      	add	r3, r2
 8008c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c06:	691a      	ldr	r2, [r3, #16]
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	691b      	ldr	r3, [r3, #16]
 8008c0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c10:	69b9      	ldr	r1, [r7, #24]
 8008c12:	0148      	lsls	r0, r1, #5
 8008c14:	69f9      	ldr	r1, [r7, #28]
 8008c16:	4401      	add	r1, r0
 8008c18:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008c20:	79fb      	ldrb	r3, [r7, #7]
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d14b      	bne.n	8008cbe <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	69db      	ldr	r3, [r3, #28]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d009      	beq.n	8008c42 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	015a      	lsls	r2, r3, #5
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	4413      	add	r3, r2
 8008c36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	69db      	ldr	r3, [r3, #28]
 8008c40:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	791b      	ldrb	r3, [r3, #4]
 8008c46:	2b01      	cmp	r3, #1
 8008c48:	d128      	bne.n	8008c9c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d110      	bne.n	8008c7c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	015a      	lsls	r2, r3, #5
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	4413      	add	r3, r2
 8008c62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	69ba      	ldr	r2, [r7, #24]
 8008c6a:	0151      	lsls	r1, r2, #5
 8008c6c:	69fa      	ldr	r2, [r7, #28]
 8008c6e:	440a      	add	r2, r1
 8008c70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008c78:	6013      	str	r3, [r2, #0]
 8008c7a:	e00f      	b.n	8008c9c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	015a      	lsls	r2, r3, #5
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	4413      	add	r3, r2
 8008c84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	69ba      	ldr	r2, [r7, #24]
 8008c8c:	0151      	lsls	r1, r2, #5
 8008c8e:	69fa      	ldr	r2, [r7, #28]
 8008c90:	440a      	add	r2, r1
 8008c92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c9a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008c9c:	69bb      	ldr	r3, [r7, #24]
 8008c9e:	015a      	lsls	r2, r3, #5
 8008ca0:	69fb      	ldr	r3, [r7, #28]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	69ba      	ldr	r2, [r7, #24]
 8008cac:	0151      	lsls	r1, r2, #5
 8008cae:	69fa      	ldr	r2, [r7, #28]
 8008cb0:	440a      	add	r2, r1
 8008cb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cb6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008cba:	6013      	str	r3, [r2, #0]
 8008cbc:	e166      	b.n	8008f8c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008cbe:	69bb      	ldr	r3, [r7, #24]
 8008cc0:	015a      	lsls	r2, r3, #5
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	69ba      	ldr	r2, [r7, #24]
 8008cce:	0151      	lsls	r1, r2, #5
 8008cd0:	69fa      	ldr	r2, [r7, #28]
 8008cd2:	440a      	add	r2, r1
 8008cd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cd8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008cdc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	791b      	ldrb	r3, [r3, #4]
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d015      	beq.n	8008d12 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	691b      	ldr	r3, [r3, #16]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	f000 814e 	beq.w	8008f8c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008cf0:	69fb      	ldr	r3, [r7, #28]
 8008cf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cf6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	f003 030f 	and.w	r3, r3, #15
 8008d00:	2101      	movs	r1, #1
 8008d02:	fa01 f303 	lsl.w	r3, r1, r3
 8008d06:	69f9      	ldr	r1, [r7, #28]
 8008d08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	634b      	str	r3, [r1, #52]	@ 0x34
 8008d10:	e13c      	b.n	8008f8c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d12:	69fb      	ldr	r3, [r7, #28]
 8008d14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d110      	bne.n	8008d44 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	015a      	lsls	r2, r3, #5
 8008d26:	69fb      	ldr	r3, [r7, #28]
 8008d28:	4413      	add	r3, r2
 8008d2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	69ba      	ldr	r2, [r7, #24]
 8008d32:	0151      	lsls	r1, r2, #5
 8008d34:	69fa      	ldr	r2, [r7, #28]
 8008d36:	440a      	add	r2, r1
 8008d38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d40:	6013      	str	r3, [r2, #0]
 8008d42:	e00f      	b.n	8008d64 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008d44:	69bb      	ldr	r3, [r7, #24]
 8008d46:	015a      	lsls	r2, r3, #5
 8008d48:	69fb      	ldr	r3, [r7, #28]
 8008d4a:	4413      	add	r3, r2
 8008d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	69ba      	ldr	r2, [r7, #24]
 8008d54:	0151      	lsls	r1, r2, #5
 8008d56:	69fa      	ldr	r2, [r7, #28]
 8008d58:	440a      	add	r2, r1
 8008d5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d62:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	68d9      	ldr	r1, [r3, #12]
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	781a      	ldrb	r2, [r3, #0]
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	b298      	uxth	r0, r3
 8008d72:	79fb      	ldrb	r3, [r7, #7]
 8008d74:	9300      	str	r3, [sp, #0]
 8008d76:	4603      	mov	r3, r0
 8008d78:	68f8      	ldr	r0, [r7, #12]
 8008d7a:	f000 f9b9 	bl	80090f0 <USB_WritePacket>
 8008d7e:	e105      	b.n	8008f8c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008d80:	69bb      	ldr	r3, [r7, #24]
 8008d82:	015a      	lsls	r2, r3, #5
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	4413      	add	r3, r2
 8008d88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	69ba      	ldr	r2, [r7, #24]
 8008d90:	0151      	lsls	r1, r2, #5
 8008d92:	69fa      	ldr	r2, [r7, #28]
 8008d94:	440a      	add	r2, r1
 8008d96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d9a:	0cdb      	lsrs	r3, r3, #19
 8008d9c:	04db      	lsls	r3, r3, #19
 8008d9e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008da0:	69bb      	ldr	r3, [r7, #24]
 8008da2:	015a      	lsls	r2, r3, #5
 8008da4:	69fb      	ldr	r3, [r7, #28]
 8008da6:	4413      	add	r3, r2
 8008da8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dac:	691b      	ldr	r3, [r3, #16]
 8008dae:	69ba      	ldr	r2, [r7, #24]
 8008db0:	0151      	lsls	r1, r2, #5
 8008db2:	69fa      	ldr	r2, [r7, #28]
 8008db4:	440a      	add	r2, r1
 8008db6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dba:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008dbe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008dc2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008dc4:	69bb      	ldr	r3, [r7, #24]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d132      	bne.n	8008e30 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d003      	beq.n	8008dda <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	689a      	ldr	r2, [r3, #8]
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	689a      	ldr	r2, [r3, #8]
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	015a      	lsls	r2, r3, #5
 8008de6:	69fb      	ldr	r3, [r7, #28]
 8008de8:	4413      	add	r3, r2
 8008dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dee:	691a      	ldr	r2, [r3, #16]
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	6a1b      	ldr	r3, [r3, #32]
 8008df4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008df8:	69b9      	ldr	r1, [r7, #24]
 8008dfa:	0148      	lsls	r0, r1, #5
 8008dfc:	69f9      	ldr	r1, [r7, #28]
 8008dfe:	4401      	add	r1, r0
 8008e00:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e04:	4313      	orrs	r3, r2
 8008e06:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	015a      	lsls	r2, r3, #5
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	4413      	add	r3, r2
 8008e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e14:	691b      	ldr	r3, [r3, #16]
 8008e16:	69ba      	ldr	r2, [r7, #24]
 8008e18:	0151      	lsls	r1, r2, #5
 8008e1a:	69fa      	ldr	r2, [r7, #28]
 8008e1c:	440a      	add	r2, r1
 8008e1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e22:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e26:	6113      	str	r3, [r2, #16]
 8008e28:	e062      	b.n	8008ef0 <USB_EPStartXfer+0x490>
 8008e2a:	bf00      	nop
 8008e2c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d123      	bne.n	8008e80 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008e38:	69bb      	ldr	r3, [r7, #24]
 8008e3a:	015a      	lsls	r2, r3, #5
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	4413      	add	r3, r2
 8008e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e44:	691a      	ldr	r2, [r3, #16]
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e4e:	69b9      	ldr	r1, [r7, #24]
 8008e50:	0148      	lsls	r0, r1, #5
 8008e52:	69f9      	ldr	r1, [r7, #28]
 8008e54:	4401      	add	r1, r0
 8008e56:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e5e:	69bb      	ldr	r3, [r7, #24]
 8008e60:	015a      	lsls	r2, r3, #5
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	4413      	add	r3, r2
 8008e66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e6a:	691b      	ldr	r3, [r3, #16]
 8008e6c:	69ba      	ldr	r2, [r7, #24]
 8008e6e:	0151      	lsls	r1, r2, #5
 8008e70:	69fa      	ldr	r2, [r7, #28]
 8008e72:	440a      	add	r2, r1
 8008e74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e78:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e7c:	6113      	str	r3, [r2, #16]
 8008e7e:	e037      	b.n	8008ef0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	691a      	ldr	r2, [r3, #16]
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	4413      	add	r3, r2
 8008e8a:	1e5a      	subs	r2, r3, #1
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	689b      	ldr	r3, [r3, #8]
 8008e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e94:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	8afa      	ldrh	r2, [r7, #22]
 8008e9c:	fb03 f202 	mul.w	r2, r3, r2
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008ea4:	69bb      	ldr	r3, [r7, #24]
 8008ea6:	015a      	lsls	r2, r3, #5
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	4413      	add	r3, r2
 8008eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008eb0:	691a      	ldr	r2, [r3, #16]
 8008eb2:	8afb      	ldrh	r3, [r7, #22]
 8008eb4:	04d9      	lsls	r1, r3, #19
 8008eb6:	4b38      	ldr	r3, [pc, #224]	@ (8008f98 <USB_EPStartXfer+0x538>)
 8008eb8:	400b      	ands	r3, r1
 8008eba:	69b9      	ldr	r1, [r7, #24]
 8008ebc:	0148      	lsls	r0, r1, #5
 8008ebe:	69f9      	ldr	r1, [r7, #28]
 8008ec0:	4401      	add	r1, r0
 8008ec2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008eca:	69bb      	ldr	r3, [r7, #24]
 8008ecc:	015a      	lsls	r2, r3, #5
 8008ece:	69fb      	ldr	r3, [r7, #28]
 8008ed0:	4413      	add	r3, r2
 8008ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ed6:	691a      	ldr	r2, [r3, #16]
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	6a1b      	ldr	r3, [r3, #32]
 8008edc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ee0:	69b9      	ldr	r1, [r7, #24]
 8008ee2:	0148      	lsls	r0, r1, #5
 8008ee4:	69f9      	ldr	r1, [r7, #28]
 8008ee6:	4401      	add	r1, r0
 8008ee8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008eec:	4313      	orrs	r3, r2
 8008eee:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008ef0:	79fb      	ldrb	r3, [r7, #7]
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d10d      	bne.n	8008f12 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	68db      	ldr	r3, [r3, #12]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d009      	beq.n	8008f12 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	68d9      	ldr	r1, [r3, #12]
 8008f02:	69bb      	ldr	r3, [r7, #24]
 8008f04:	015a      	lsls	r2, r3, #5
 8008f06:	69fb      	ldr	r3, [r7, #28]
 8008f08:	4413      	add	r3, r2
 8008f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f0e:	460a      	mov	r2, r1
 8008f10:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	791b      	ldrb	r3, [r3, #4]
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d128      	bne.n	8008f6c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008f1a:	69fb      	ldr	r3, [r7, #28]
 8008f1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f20:	689b      	ldr	r3, [r3, #8]
 8008f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d110      	bne.n	8008f4c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	015a      	lsls	r2, r3, #5
 8008f2e:	69fb      	ldr	r3, [r7, #28]
 8008f30:	4413      	add	r3, r2
 8008f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	69ba      	ldr	r2, [r7, #24]
 8008f3a:	0151      	lsls	r1, r2, #5
 8008f3c:	69fa      	ldr	r2, [r7, #28]
 8008f3e:	440a      	add	r2, r1
 8008f40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f44:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008f48:	6013      	str	r3, [r2, #0]
 8008f4a:	e00f      	b.n	8008f6c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008f4c:	69bb      	ldr	r3, [r7, #24]
 8008f4e:	015a      	lsls	r2, r3, #5
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	4413      	add	r3, r2
 8008f54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	69ba      	ldr	r2, [r7, #24]
 8008f5c:	0151      	lsls	r1, r2, #5
 8008f5e:	69fa      	ldr	r2, [r7, #28]
 8008f60:	440a      	add	r2, r1
 8008f62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f6a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	015a      	lsls	r2, r3, #5
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	4413      	add	r3, r2
 8008f74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	69ba      	ldr	r2, [r7, #24]
 8008f7c:	0151      	lsls	r1, r2, #5
 8008f7e:	69fa      	ldr	r2, [r7, #28]
 8008f80:	440a      	add	r2, r1
 8008f82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f86:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008f8a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f8c:	2300      	movs	r3, #0
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3720      	adds	r7, #32
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop
 8008f98:	1ff80000 	.word	0x1ff80000

08008f9c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b087      	sub	sp, #28
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	785b      	ldrb	r3, [r3, #1]
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	d14a      	bne.n	8009050 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	781b      	ldrb	r3, [r3, #0]
 8008fbe:	015a      	lsls	r2, r3, #5
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008fce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fd2:	f040 8086 	bne.w	80090e2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	781b      	ldrb	r3, [r3, #0]
 8008fda:	015a      	lsls	r2, r3, #5
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	4413      	add	r3, r2
 8008fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	683a      	ldr	r2, [r7, #0]
 8008fe8:	7812      	ldrb	r2, [r2, #0]
 8008fea:	0151      	lsls	r1, r2, #5
 8008fec:	693a      	ldr	r2, [r7, #16]
 8008fee:	440a      	add	r2, r1
 8008ff0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ff4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ff8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	015a      	lsls	r2, r3, #5
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	4413      	add	r3, r2
 8009004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	683a      	ldr	r2, [r7, #0]
 800900c:	7812      	ldrb	r2, [r2, #0]
 800900e:	0151      	lsls	r1, r2, #5
 8009010:	693a      	ldr	r2, [r7, #16]
 8009012:	440a      	add	r2, r1
 8009014:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009018:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800901c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	3301      	adds	r3, #1
 8009022:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f242 7210 	movw	r2, #10000	@ 0x2710
 800902a:	4293      	cmp	r3, r2
 800902c:	d902      	bls.n	8009034 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800902e:	2301      	movs	r3, #1
 8009030:	75fb      	strb	r3, [r7, #23]
          break;
 8009032:	e056      	b.n	80090e2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	781b      	ldrb	r3, [r3, #0]
 8009038:	015a      	lsls	r2, r3, #5
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	4413      	add	r3, r2
 800903e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009048:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800904c:	d0e7      	beq.n	800901e <USB_EPStopXfer+0x82>
 800904e:	e048      	b.n	80090e2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	781b      	ldrb	r3, [r3, #0]
 8009054:	015a      	lsls	r2, r3, #5
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	4413      	add	r3, r2
 800905a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009064:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009068:	d13b      	bne.n	80090e2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	781b      	ldrb	r3, [r3, #0]
 800906e:	015a      	lsls	r2, r3, #5
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	4413      	add	r3, r2
 8009074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	683a      	ldr	r2, [r7, #0]
 800907c:	7812      	ldrb	r2, [r2, #0]
 800907e:	0151      	lsls	r1, r2, #5
 8009080:	693a      	ldr	r2, [r7, #16]
 8009082:	440a      	add	r2, r1
 8009084:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009088:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800908c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	781b      	ldrb	r3, [r3, #0]
 8009092:	015a      	lsls	r2, r3, #5
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	4413      	add	r3, r2
 8009098:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	683a      	ldr	r2, [r7, #0]
 80090a0:	7812      	ldrb	r2, [r2, #0]
 80090a2:	0151      	lsls	r1, r2, #5
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	440a      	add	r2, r1
 80090a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090b0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	3301      	adds	r3, #1
 80090b6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f242 7210 	movw	r2, #10000	@ 0x2710
 80090be:	4293      	cmp	r3, r2
 80090c0:	d902      	bls.n	80090c8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80090c2:	2301      	movs	r3, #1
 80090c4:	75fb      	strb	r3, [r7, #23]
          break;
 80090c6:	e00c      	b.n	80090e2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	015a      	lsls	r2, r3, #5
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	4413      	add	r3, r2
 80090d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090e0:	d0e7      	beq.n	80090b2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80090e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	371c      	adds	r7, #28
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b089      	sub	sp, #36	@ 0x24
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	60f8      	str	r0, [r7, #12]
 80090f8:	60b9      	str	r1, [r7, #8]
 80090fa:	4611      	mov	r1, r2
 80090fc:	461a      	mov	r2, r3
 80090fe:	460b      	mov	r3, r1
 8009100:	71fb      	strb	r3, [r7, #7]
 8009102:	4613      	mov	r3, r2
 8009104:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800910e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009112:	2b00      	cmp	r3, #0
 8009114:	d123      	bne.n	800915e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009116:	88bb      	ldrh	r3, [r7, #4]
 8009118:	3303      	adds	r3, #3
 800911a:	089b      	lsrs	r3, r3, #2
 800911c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800911e:	2300      	movs	r3, #0
 8009120:	61bb      	str	r3, [r7, #24]
 8009122:	e018      	b.n	8009156 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009124:	79fb      	ldrb	r3, [r7, #7]
 8009126:	031a      	lsls	r2, r3, #12
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	4413      	add	r3, r2
 800912c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009130:	461a      	mov	r2, r3
 8009132:	69fb      	ldr	r3, [r7, #28]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	3301      	adds	r3, #1
 800913c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800913e:	69fb      	ldr	r3, [r7, #28]
 8009140:	3301      	adds	r3, #1
 8009142:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	3301      	adds	r3, #1
 8009148:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800914a:	69fb      	ldr	r3, [r7, #28]
 800914c:	3301      	adds	r3, #1
 800914e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009150:	69bb      	ldr	r3, [r7, #24]
 8009152:	3301      	adds	r3, #1
 8009154:	61bb      	str	r3, [r7, #24]
 8009156:	69ba      	ldr	r2, [r7, #24]
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	429a      	cmp	r2, r3
 800915c:	d3e2      	bcc.n	8009124 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3724      	adds	r7, #36	@ 0x24
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800916c:	b480      	push	{r7}
 800916e:	b08b      	sub	sp, #44	@ 0x2c
 8009170:	af00      	add	r7, sp, #0
 8009172:	60f8      	str	r0, [r7, #12]
 8009174:	60b9      	str	r1, [r7, #8]
 8009176:	4613      	mov	r3, r2
 8009178:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009182:	88fb      	ldrh	r3, [r7, #6]
 8009184:	089b      	lsrs	r3, r3, #2
 8009186:	b29b      	uxth	r3, r3
 8009188:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800918a:	88fb      	ldrh	r3, [r7, #6]
 800918c:	f003 0303 	and.w	r3, r3, #3
 8009190:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009192:	2300      	movs	r3, #0
 8009194:	623b      	str	r3, [r7, #32]
 8009196:	e014      	b.n	80091c2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009198:	69bb      	ldr	r3, [r7, #24]
 800919a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a2:	601a      	str	r2, [r3, #0]
    pDest++;
 80091a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a6:	3301      	adds	r3, #1
 80091a8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ac:	3301      	adds	r3, #1
 80091ae:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b2:	3301      	adds	r3, #1
 80091b4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b8:	3301      	adds	r3, #1
 80091ba:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80091bc:	6a3b      	ldr	r3, [r7, #32]
 80091be:	3301      	adds	r3, #1
 80091c0:	623b      	str	r3, [r7, #32]
 80091c2:	6a3a      	ldr	r2, [r7, #32]
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d3e6      	bcc.n	8009198 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80091ca:	8bfb      	ldrh	r3, [r7, #30]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d01e      	beq.n	800920e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80091d0:	2300      	movs	r3, #0
 80091d2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80091d4:	69bb      	ldr	r3, [r7, #24]
 80091d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091da:	461a      	mov	r2, r3
 80091dc:	f107 0310 	add.w	r3, r7, #16
 80091e0:	6812      	ldr	r2, [r2, #0]
 80091e2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80091e4:	693a      	ldr	r2, [r7, #16]
 80091e6:	6a3b      	ldr	r3, [r7, #32]
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	00db      	lsls	r3, r3, #3
 80091ec:	fa22 f303 	lsr.w	r3, r2, r3
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f4:	701a      	strb	r2, [r3, #0]
      i++;
 80091f6:	6a3b      	ldr	r3, [r7, #32]
 80091f8:	3301      	adds	r3, #1
 80091fa:	623b      	str	r3, [r7, #32]
      pDest++;
 80091fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fe:	3301      	adds	r3, #1
 8009200:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009202:	8bfb      	ldrh	r3, [r7, #30]
 8009204:	3b01      	subs	r3, #1
 8009206:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009208:	8bfb      	ldrh	r3, [r7, #30]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1ea      	bne.n	80091e4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800920e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009210:	4618      	mov	r0, r3
 8009212:	372c      	adds	r7, #44	@ 0x2c
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800921c:	b480      	push	{r7}
 800921e:	b085      	sub	sp, #20
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	785b      	ldrb	r3, [r3, #1]
 8009234:	2b01      	cmp	r3, #1
 8009236:	d12c      	bne.n	8009292 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	015a      	lsls	r2, r3, #5
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	4413      	add	r3, r2
 8009240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2b00      	cmp	r3, #0
 8009248:	db12      	blt.n	8009270 <USB_EPSetStall+0x54>
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00f      	beq.n	8009270 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	015a      	lsls	r2, r3, #5
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	4413      	add	r3, r2
 8009258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	68ba      	ldr	r2, [r7, #8]
 8009260:	0151      	lsls	r1, r2, #5
 8009262:	68fa      	ldr	r2, [r7, #12]
 8009264:	440a      	add	r2, r1
 8009266:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800926a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800926e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	015a      	lsls	r2, r3, #5
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	4413      	add	r3, r2
 8009278:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68ba      	ldr	r2, [r7, #8]
 8009280:	0151      	lsls	r1, r2, #5
 8009282:	68fa      	ldr	r2, [r7, #12]
 8009284:	440a      	add	r2, r1
 8009286:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800928a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800928e:	6013      	str	r3, [r2, #0]
 8009290:	e02b      	b.n	80092ea <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	015a      	lsls	r2, r3, #5
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	4413      	add	r3, r2
 800929a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	db12      	blt.n	80092ca <USB_EPSetStall+0xae>
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d00f      	beq.n	80092ca <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	015a      	lsls	r2, r3, #5
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	4413      	add	r3, r2
 80092b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68ba      	ldr	r2, [r7, #8]
 80092ba:	0151      	lsls	r1, r2, #5
 80092bc:	68fa      	ldr	r2, [r7, #12]
 80092be:	440a      	add	r2, r1
 80092c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092c4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80092c8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80092ca:	68bb      	ldr	r3, [r7, #8]
 80092cc:	015a      	lsls	r2, r3, #5
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	4413      	add	r3, r2
 80092d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	68ba      	ldr	r2, [r7, #8]
 80092da:	0151      	lsls	r1, r2, #5
 80092dc:	68fa      	ldr	r2, [r7, #12]
 80092de:	440a      	add	r2, r1
 80092e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80092e8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3714      	adds	r7, #20
 80092f0:	46bd      	mov	sp, r7
 80092f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f6:	4770      	bx	lr

080092f8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b085      	sub	sp, #20
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	781b      	ldrb	r3, [r3, #0]
 800930a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	785b      	ldrb	r3, [r3, #1]
 8009310:	2b01      	cmp	r3, #1
 8009312:	d128      	bne.n	8009366 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	015a      	lsls	r2, r3, #5
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	4413      	add	r3, r2
 800931c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	68ba      	ldr	r2, [r7, #8]
 8009324:	0151      	lsls	r1, r2, #5
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	440a      	add	r2, r1
 800932a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800932e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009332:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	791b      	ldrb	r3, [r3, #4]
 8009338:	2b03      	cmp	r3, #3
 800933a:	d003      	beq.n	8009344 <USB_EPClearStall+0x4c>
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	791b      	ldrb	r3, [r3, #4]
 8009340:	2b02      	cmp	r3, #2
 8009342:	d138      	bne.n	80093b6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	015a      	lsls	r2, r3, #5
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	4413      	add	r3, r2
 800934c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	68ba      	ldr	r2, [r7, #8]
 8009354:	0151      	lsls	r1, r2, #5
 8009356:	68fa      	ldr	r2, [r7, #12]
 8009358:	440a      	add	r2, r1
 800935a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800935e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009362:	6013      	str	r3, [r2, #0]
 8009364:	e027      	b.n	80093b6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	015a      	lsls	r2, r3, #5
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	4413      	add	r3, r2
 800936e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	68ba      	ldr	r2, [r7, #8]
 8009376:	0151      	lsls	r1, r2, #5
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	440a      	add	r2, r1
 800937c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009380:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009384:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	791b      	ldrb	r3, [r3, #4]
 800938a:	2b03      	cmp	r3, #3
 800938c:	d003      	beq.n	8009396 <USB_EPClearStall+0x9e>
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	791b      	ldrb	r3, [r3, #4]
 8009392:	2b02      	cmp	r3, #2
 8009394:	d10f      	bne.n	80093b6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	015a      	lsls	r2, r3, #5
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	4413      	add	r3, r2
 800939e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	68ba      	ldr	r2, [r7, #8]
 80093a6:	0151      	lsls	r1, r2, #5
 80093a8:	68fa      	ldr	r2, [r7, #12]
 80093aa:	440a      	add	r2, r1
 80093ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093b4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80093b6:	2300      	movs	r3, #0
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3714      	adds	r7, #20
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b085      	sub	sp, #20
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	460b      	mov	r3, r1
 80093ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	68fa      	ldr	r2, [r7, #12]
 80093de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80093e2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80093e6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093ee:	681a      	ldr	r2, [r3, #0]
 80093f0:	78fb      	ldrb	r3, [r7, #3]
 80093f2:	011b      	lsls	r3, r3, #4
 80093f4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80093f8:	68f9      	ldr	r1, [r7, #12]
 80093fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80093fe:	4313      	orrs	r3, r2
 8009400:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009402:	2300      	movs	r3, #0
}
 8009404:	4618      	mov	r0, r3
 8009406:	3714      	adds	r7, #20
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	68fa      	ldr	r2, [r7, #12]
 8009426:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800942a:	f023 0303 	bic.w	r3, r3, #3
 800942e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800943e:	f023 0302 	bic.w	r3, r3, #2
 8009442:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	3714      	adds	r7, #20
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr

08009452 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009452:	b480      	push	{r7}
 8009454:	b085      	sub	sp, #20
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	68fa      	ldr	r2, [r7, #12]
 8009468:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800946c:	f023 0303 	bic.w	r3, r3, #3
 8009470:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009480:	f043 0302 	orr.w	r3, r3, #2
 8009484:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009486:	2300      	movs	r3, #0
}
 8009488:	4618      	mov	r0, r3
 800948a:	3714      	adds	r7, #20
 800948c:	46bd      	mov	sp, r7
 800948e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009492:	4770      	bx	lr

08009494 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009494:	b480      	push	{r7}
 8009496:	b085      	sub	sp, #20
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	695b      	ldr	r3, [r3, #20]
 80094a0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	68fa      	ldr	r2, [r7, #12]
 80094a8:	4013      	ands	r3, r2
 80094aa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80094ac:	68fb      	ldr	r3, [r7, #12]
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3714      	adds	r7, #20
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr

080094ba <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80094ba:	b480      	push	{r7}
 80094bc:	b085      	sub	sp, #20
 80094be:	af00      	add	r7, sp, #0
 80094c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094cc:	699b      	ldr	r3, [r3, #24]
 80094ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094d6:	69db      	ldr	r3, [r3, #28]
 80094d8:	68ba      	ldr	r2, [r7, #8]
 80094da:	4013      	ands	r3, r2
 80094dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	0c1b      	lsrs	r3, r3, #16
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3714      	adds	r7, #20
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr

080094ee <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80094ee:	b480      	push	{r7}
 80094f0:	b085      	sub	sp, #20
 80094f2:	af00      	add	r7, sp, #0
 80094f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800950a:	69db      	ldr	r3, [r3, #28]
 800950c:	68ba      	ldr	r2, [r7, #8]
 800950e:	4013      	ands	r3, r2
 8009510:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	b29b      	uxth	r3, r3
}
 8009516:	4618      	mov	r0, r3
 8009518:	3714      	adds	r7, #20
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr

08009522 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009522:	b480      	push	{r7}
 8009524:	b085      	sub	sp, #20
 8009526:	af00      	add	r7, sp, #0
 8009528:	6078      	str	r0, [r7, #4]
 800952a:	460b      	mov	r3, r1
 800952c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009532:	78fb      	ldrb	r3, [r7, #3]
 8009534:	015a      	lsls	r2, r3, #5
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	4413      	add	r3, r2
 800953a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009548:	695b      	ldr	r3, [r3, #20]
 800954a:	68ba      	ldr	r2, [r7, #8]
 800954c:	4013      	ands	r3, r2
 800954e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009550:	68bb      	ldr	r3, [r7, #8]
}
 8009552:	4618      	mov	r0, r3
 8009554:	3714      	adds	r7, #20
 8009556:	46bd      	mov	sp, r7
 8009558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955c:	4770      	bx	lr

0800955e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800955e:	b480      	push	{r7}
 8009560:	b087      	sub	sp, #28
 8009562:	af00      	add	r7, sp, #0
 8009564:	6078      	str	r0, [r7, #4]
 8009566:	460b      	mov	r3, r1
 8009568:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009578:	697b      	ldr	r3, [r7, #20]
 800957a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800957e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009580:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009582:	78fb      	ldrb	r3, [r7, #3]
 8009584:	f003 030f 	and.w	r3, r3, #15
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	fa22 f303 	lsr.w	r3, r2, r3
 800958e:	01db      	lsls	r3, r3, #7
 8009590:	b2db      	uxtb	r3, r3
 8009592:	693a      	ldr	r2, [r7, #16]
 8009594:	4313      	orrs	r3, r2
 8009596:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009598:	78fb      	ldrb	r3, [r7, #3]
 800959a:	015a      	lsls	r2, r3, #5
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	4413      	add	r3, r2
 80095a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095a4:	689b      	ldr	r3, [r3, #8]
 80095a6:	693a      	ldr	r2, [r7, #16]
 80095a8:	4013      	ands	r3, r2
 80095aa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80095ac:	68bb      	ldr	r3, [r7, #8]
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	371c      	adds	r7, #28
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr

080095ba <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80095ba:	b480      	push	{r7}
 80095bc:	b083      	sub	sp, #12
 80095be:	af00      	add	r7, sp, #0
 80095c0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	f003 0301 	and.w	r3, r3, #1
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	370c      	adds	r7, #12
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr

080095d6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80095d6:	b480      	push	{r7}
 80095d8:	b085      	sub	sp, #20
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	68fa      	ldr	r2, [r7, #12]
 80095ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095f0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80095f4:	f023 0307 	bic.w	r3, r3, #7
 80095f8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	68fa      	ldr	r2, [r7, #12]
 8009604:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800960c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800960e:	2300      	movs	r3, #0
}
 8009610:	4618      	mov	r0, r3
 8009612:	3714      	adds	r7, #20
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800961c:	b480      	push	{r7}
 800961e:	b087      	sub	sp, #28
 8009620:	af00      	add	r7, sp, #0
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	460b      	mov	r3, r1
 8009626:	607a      	str	r2, [r7, #4]
 8009628:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	333c      	adds	r3, #60	@ 0x3c
 8009632:	3304      	adds	r3, #4
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	4a26      	ldr	r2, [pc, #152]	@ (80096d4 <USB_EP0_OutStart+0xb8>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d90a      	bls.n	8009656 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800964c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009650:	d101      	bne.n	8009656 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009652:	2300      	movs	r3, #0
 8009654:	e037      	b.n	80096c6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800965c:	461a      	mov	r2, r3
 800965e:	2300      	movs	r3, #0
 8009660:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	697a      	ldr	r2, [r7, #20]
 800966c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009670:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009674:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800967c:	691b      	ldr	r3, [r3, #16]
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009684:	f043 0318 	orr.w	r3, r3, #24
 8009688:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009690:	691b      	ldr	r3, [r3, #16]
 8009692:	697a      	ldr	r2, [r7, #20]
 8009694:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009698:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800969c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800969e:	7afb      	ldrb	r3, [r7, #11]
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d10f      	bne.n	80096c4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096aa:	461a      	mov	r2, r3
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096be:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80096c2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80096c4:	2300      	movs	r3, #0
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	371c      	adds	r7, #28
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr
 80096d2:	bf00      	nop
 80096d4:	4f54300a 	.word	0x4f54300a

080096d8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80096d8:	b480      	push	{r7}
 80096da:	b085      	sub	sp, #20
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80096e0:	2300      	movs	r3, #0
 80096e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	3301      	adds	r3, #1
 80096e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80096f0:	d901      	bls.n	80096f6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80096f2:	2303      	movs	r3, #3
 80096f4:	e022      	b.n	800973c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	691b      	ldr	r3, [r3, #16]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	daf2      	bge.n	80096e4 <USB_CoreReset+0xc>

  count = 10U;
 80096fe:	230a      	movs	r3, #10
 8009700:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009702:	e002      	b.n	800970a <USB_CoreReset+0x32>
  {
    count--;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	3b01      	subs	r3, #1
 8009708:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d1f9      	bne.n	8009704 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	691b      	ldr	r3, [r3, #16]
 8009714:	f043 0201 	orr.w	r2, r3, #1
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	3301      	adds	r3, #1
 8009720:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009728:	d901      	bls.n	800972e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800972a:	2303      	movs	r3, #3
 800972c:	e006      	b.n	800973c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	f003 0301 	and.w	r3, r3, #1
 8009736:	2b01      	cmp	r3, #1
 8009738:	d0f0      	beq.n	800971c <USB_CoreReset+0x44>

  return HAL_OK;
 800973a:	2300      	movs	r3, #0
}
 800973c:	4618      	mov	r0, r3
 800973e:	3714      	adds	r7, #20
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr

08009748 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	460b      	mov	r3, r1
 8009752:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009754:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009758:	f002 fc54 	bl	800c004 <USBD_static_malloc>
 800975c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d109      	bne.n	8009778 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	32b0      	adds	r2, #176	@ 0xb0
 800976e:	2100      	movs	r1, #0
 8009770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009774:	2302      	movs	r3, #2
 8009776:	e0d4      	b.n	8009922 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009778:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800977c:	2100      	movs	r1, #0
 800977e:	68f8      	ldr	r0, [r7, #12]
 8009780:	f003 fa38 	bl	800cbf4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	32b0      	adds	r2, #176	@ 0xb0
 800978e:	68f9      	ldr	r1, [r7, #12]
 8009790:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	32b0      	adds	r2, #176	@ 0xb0
 800979e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	7c1b      	ldrb	r3, [r3, #16]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d138      	bne.n	8009822 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80097b0:	4b5e      	ldr	r3, [pc, #376]	@ (800992c <USBD_CDC_Init+0x1e4>)
 80097b2:	7819      	ldrb	r1, [r3, #0]
 80097b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097b8:	2202      	movs	r2, #2
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f002 faff 	bl	800bdbe <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80097c0:	4b5a      	ldr	r3, [pc, #360]	@ (800992c <USBD_CDC_Init+0x1e4>)
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	f003 020f 	and.w	r2, r3, #15
 80097c8:	6879      	ldr	r1, [r7, #4]
 80097ca:	4613      	mov	r3, r2
 80097cc:	009b      	lsls	r3, r3, #2
 80097ce:	4413      	add	r3, r2
 80097d0:	009b      	lsls	r3, r3, #2
 80097d2:	440b      	add	r3, r1
 80097d4:	3323      	adds	r3, #35	@ 0x23
 80097d6:	2201      	movs	r2, #1
 80097d8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80097da:	4b55      	ldr	r3, [pc, #340]	@ (8009930 <USBD_CDC_Init+0x1e8>)
 80097dc:	7819      	ldrb	r1, [r3, #0]
 80097de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097e2:	2202      	movs	r2, #2
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f002 faea 	bl	800bdbe <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80097ea:	4b51      	ldr	r3, [pc, #324]	@ (8009930 <USBD_CDC_Init+0x1e8>)
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	f003 020f 	and.w	r2, r3, #15
 80097f2:	6879      	ldr	r1, [r7, #4]
 80097f4:	4613      	mov	r3, r2
 80097f6:	009b      	lsls	r3, r3, #2
 80097f8:	4413      	add	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	440b      	add	r3, r1
 80097fe:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009802:	2201      	movs	r2, #1
 8009804:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009806:	4b4b      	ldr	r3, [pc, #300]	@ (8009934 <USBD_CDC_Init+0x1ec>)
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	f003 020f 	and.w	r2, r3, #15
 800980e:	6879      	ldr	r1, [r7, #4]
 8009810:	4613      	mov	r3, r2
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	4413      	add	r3, r2
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	440b      	add	r3, r1
 800981a:	331c      	adds	r3, #28
 800981c:	2210      	movs	r2, #16
 800981e:	601a      	str	r2, [r3, #0]
 8009820:	e035      	b.n	800988e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009822:	4b42      	ldr	r3, [pc, #264]	@ (800992c <USBD_CDC_Init+0x1e4>)
 8009824:	7819      	ldrb	r1, [r3, #0]
 8009826:	2340      	movs	r3, #64	@ 0x40
 8009828:	2202      	movs	r2, #2
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f002 fac7 	bl	800bdbe <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009830:	4b3e      	ldr	r3, [pc, #248]	@ (800992c <USBD_CDC_Init+0x1e4>)
 8009832:	781b      	ldrb	r3, [r3, #0]
 8009834:	f003 020f 	and.w	r2, r3, #15
 8009838:	6879      	ldr	r1, [r7, #4]
 800983a:	4613      	mov	r3, r2
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	4413      	add	r3, r2
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	440b      	add	r3, r1
 8009844:	3323      	adds	r3, #35	@ 0x23
 8009846:	2201      	movs	r2, #1
 8009848:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800984a:	4b39      	ldr	r3, [pc, #228]	@ (8009930 <USBD_CDC_Init+0x1e8>)
 800984c:	7819      	ldrb	r1, [r3, #0]
 800984e:	2340      	movs	r3, #64	@ 0x40
 8009850:	2202      	movs	r2, #2
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f002 fab3 	bl	800bdbe <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009858:	4b35      	ldr	r3, [pc, #212]	@ (8009930 <USBD_CDC_Init+0x1e8>)
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	f003 020f 	and.w	r2, r3, #15
 8009860:	6879      	ldr	r1, [r7, #4]
 8009862:	4613      	mov	r3, r2
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	4413      	add	r3, r2
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	440b      	add	r3, r1
 800986c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009870:	2201      	movs	r2, #1
 8009872:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009874:	4b2f      	ldr	r3, [pc, #188]	@ (8009934 <USBD_CDC_Init+0x1ec>)
 8009876:	781b      	ldrb	r3, [r3, #0]
 8009878:	f003 020f 	and.w	r2, r3, #15
 800987c:	6879      	ldr	r1, [r7, #4]
 800987e:	4613      	mov	r3, r2
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	4413      	add	r3, r2
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	440b      	add	r3, r1
 8009888:	331c      	adds	r3, #28
 800988a:	2210      	movs	r2, #16
 800988c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800988e:	4b29      	ldr	r3, [pc, #164]	@ (8009934 <USBD_CDC_Init+0x1ec>)
 8009890:	7819      	ldrb	r1, [r3, #0]
 8009892:	2308      	movs	r3, #8
 8009894:	2203      	movs	r2, #3
 8009896:	6878      	ldr	r0, [r7, #4]
 8009898:	f002 fa91 	bl	800bdbe <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800989c:	4b25      	ldr	r3, [pc, #148]	@ (8009934 <USBD_CDC_Init+0x1ec>)
 800989e:	781b      	ldrb	r3, [r3, #0]
 80098a0:	f003 020f 	and.w	r2, r3, #15
 80098a4:	6879      	ldr	r1, [r7, #4]
 80098a6:	4613      	mov	r3, r2
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	4413      	add	r3, r2
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	440b      	add	r3, r1
 80098b0:	3323      	adds	r3, #35	@ 0x23
 80098b2:	2201      	movs	r2, #1
 80098b4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	33b0      	adds	r3, #176	@ 0xb0
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	4413      	add	r3, r2
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	2200      	movs	r2, #0
 80098de:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d101      	bne.n	80098f0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80098ec:	2302      	movs	r3, #2
 80098ee:	e018      	b.n	8009922 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	7c1b      	ldrb	r3, [r3, #16]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d10a      	bne.n	800990e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80098f8:	4b0d      	ldr	r3, [pc, #52]	@ (8009930 <USBD_CDC_Init+0x1e8>)
 80098fa:	7819      	ldrb	r1, [r3, #0]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009902:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f002 fb48 	bl	800bf9c <USBD_LL_PrepareReceive>
 800990c:	e008      	b.n	8009920 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800990e:	4b08      	ldr	r3, [pc, #32]	@ (8009930 <USBD_CDC_Init+0x1e8>)
 8009910:	7819      	ldrb	r1, [r3, #0]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009918:	2340      	movs	r3, #64	@ 0x40
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f002 fb3e 	bl	800bf9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009920:	2300      	movs	r3, #0
}
 8009922:	4618      	mov	r0, r3
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	20000143 	.word	0x20000143
 8009930:	20000144 	.word	0x20000144
 8009934:	20000145 	.word	0x20000145

08009938 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b082      	sub	sp, #8
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	460b      	mov	r3, r1
 8009942:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009944:	4b3a      	ldr	r3, [pc, #232]	@ (8009a30 <USBD_CDC_DeInit+0xf8>)
 8009946:	781b      	ldrb	r3, [r3, #0]
 8009948:	4619      	mov	r1, r3
 800994a:	6878      	ldr	r0, [r7, #4]
 800994c:	f002 fa5d 	bl	800be0a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009950:	4b37      	ldr	r3, [pc, #220]	@ (8009a30 <USBD_CDC_DeInit+0xf8>)
 8009952:	781b      	ldrb	r3, [r3, #0]
 8009954:	f003 020f 	and.w	r2, r3, #15
 8009958:	6879      	ldr	r1, [r7, #4]
 800995a:	4613      	mov	r3, r2
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	4413      	add	r3, r2
 8009960:	009b      	lsls	r3, r3, #2
 8009962:	440b      	add	r3, r1
 8009964:	3323      	adds	r3, #35	@ 0x23
 8009966:	2200      	movs	r2, #0
 8009968:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800996a:	4b32      	ldr	r3, [pc, #200]	@ (8009a34 <USBD_CDC_DeInit+0xfc>)
 800996c:	781b      	ldrb	r3, [r3, #0]
 800996e:	4619      	mov	r1, r3
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f002 fa4a 	bl	800be0a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009976:	4b2f      	ldr	r3, [pc, #188]	@ (8009a34 <USBD_CDC_DeInit+0xfc>)
 8009978:	781b      	ldrb	r3, [r3, #0]
 800997a:	f003 020f 	and.w	r2, r3, #15
 800997e:	6879      	ldr	r1, [r7, #4]
 8009980:	4613      	mov	r3, r2
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	4413      	add	r3, r2
 8009986:	009b      	lsls	r3, r3, #2
 8009988:	440b      	add	r3, r1
 800998a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800998e:	2200      	movs	r2, #0
 8009990:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009992:	4b29      	ldr	r3, [pc, #164]	@ (8009a38 <USBD_CDC_DeInit+0x100>)
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	4619      	mov	r1, r3
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f002 fa36 	bl	800be0a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800999e:	4b26      	ldr	r3, [pc, #152]	@ (8009a38 <USBD_CDC_DeInit+0x100>)
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	f003 020f 	and.w	r2, r3, #15
 80099a6:	6879      	ldr	r1, [r7, #4]
 80099a8:	4613      	mov	r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	4413      	add	r3, r2
 80099ae:	009b      	lsls	r3, r3, #2
 80099b0:	440b      	add	r3, r1
 80099b2:	3323      	adds	r3, #35	@ 0x23
 80099b4:	2200      	movs	r2, #0
 80099b6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80099b8:	4b1f      	ldr	r3, [pc, #124]	@ (8009a38 <USBD_CDC_DeInit+0x100>)
 80099ba:	781b      	ldrb	r3, [r3, #0]
 80099bc:	f003 020f 	and.w	r2, r3, #15
 80099c0:	6879      	ldr	r1, [r7, #4]
 80099c2:	4613      	mov	r3, r2
 80099c4:	009b      	lsls	r3, r3, #2
 80099c6:	4413      	add	r3, r2
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	440b      	add	r3, r1
 80099cc:	331c      	adds	r3, #28
 80099ce:	2200      	movs	r2, #0
 80099d0:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	32b0      	adds	r2, #176	@ 0xb0
 80099dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d01f      	beq.n	8009a24 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	33b0      	adds	r3, #176	@ 0xb0
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	4413      	add	r3, r2
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	32b0      	adds	r2, #176	@ 0xb0
 8009a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a06:	4618      	mov	r0, r3
 8009a08:	f002 fb0a 	bl	800c020 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	32b0      	adds	r2, #176	@ 0xb0
 8009a16:	2100      	movs	r1, #0
 8009a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009a24:	2300      	movs	r3, #0
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3708      	adds	r7, #8
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
 8009a2e:	bf00      	nop
 8009a30:	20000143 	.word	0x20000143
 8009a34:	20000144 	.word	0x20000144
 8009a38:	20000145 	.word	0x20000145

08009a3c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b086      	sub	sp, #24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	32b0      	adds	r2, #176	@ 0xb0
 8009a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a54:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009a56:	2300      	movs	r3, #0
 8009a58:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d101      	bne.n	8009a6c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009a68:	2303      	movs	r3, #3
 8009a6a:	e0bf      	b.n	8009bec <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d050      	beq.n	8009b1a <USBD_CDC_Setup+0xde>
 8009a78:	2b20      	cmp	r3, #32
 8009a7a:	f040 80af 	bne.w	8009bdc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	88db      	ldrh	r3, [r3, #6]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d03a      	beq.n	8009afc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	b25b      	sxtb	r3, r3
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	da1b      	bge.n	8009ac8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	33b0      	adds	r3, #176	@ 0xb0
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	4413      	add	r3, r2
 8009a9e:	685b      	ldr	r3, [r3, #4]
 8009aa0:	689b      	ldr	r3, [r3, #8]
 8009aa2:	683a      	ldr	r2, [r7, #0]
 8009aa4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009aa6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009aa8:	683a      	ldr	r2, [r7, #0]
 8009aaa:	88d2      	ldrh	r2, [r2, #6]
 8009aac:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	88db      	ldrh	r3, [r3, #6]
 8009ab2:	2b07      	cmp	r3, #7
 8009ab4:	bf28      	it	cs
 8009ab6:	2307      	movcs	r3, #7
 8009ab8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	89fa      	ldrh	r2, [r7, #14]
 8009abe:	4619      	mov	r1, r3
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f001 fd67 	bl	800b594 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009ac6:	e090      	b.n	8009bea <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	785a      	ldrb	r2, [r3, #1]
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	88db      	ldrh	r3, [r3, #6]
 8009ad6:	2b3f      	cmp	r3, #63	@ 0x3f
 8009ad8:	d803      	bhi.n	8009ae2 <USBD_CDC_Setup+0xa6>
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	88db      	ldrh	r3, [r3, #6]
 8009ade:	b2da      	uxtb	r2, r3
 8009ae0:	e000      	b.n	8009ae4 <USBD_CDC_Setup+0xa8>
 8009ae2:	2240      	movs	r2, #64	@ 0x40
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009aea:	6939      	ldr	r1, [r7, #16]
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009af2:	461a      	mov	r2, r3
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f001 fd7c 	bl	800b5f2 <USBD_CtlPrepareRx>
      break;
 8009afa:	e076      	b.n	8009bea <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	33b0      	adds	r3, #176	@ 0xb0
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	4413      	add	r3, r2
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	683a      	ldr	r2, [r7, #0]
 8009b10:	7850      	ldrb	r0, [r2, #1]
 8009b12:	2200      	movs	r2, #0
 8009b14:	6839      	ldr	r1, [r7, #0]
 8009b16:	4798      	blx	r3
      break;
 8009b18:	e067      	b.n	8009bea <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	785b      	ldrb	r3, [r3, #1]
 8009b1e:	2b0b      	cmp	r3, #11
 8009b20:	d851      	bhi.n	8009bc6 <USBD_CDC_Setup+0x18a>
 8009b22:	a201      	add	r2, pc, #4	@ (adr r2, 8009b28 <USBD_CDC_Setup+0xec>)
 8009b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b28:	08009b59 	.word	0x08009b59
 8009b2c:	08009bd5 	.word	0x08009bd5
 8009b30:	08009bc7 	.word	0x08009bc7
 8009b34:	08009bc7 	.word	0x08009bc7
 8009b38:	08009bc7 	.word	0x08009bc7
 8009b3c:	08009bc7 	.word	0x08009bc7
 8009b40:	08009bc7 	.word	0x08009bc7
 8009b44:	08009bc7 	.word	0x08009bc7
 8009b48:	08009bc7 	.word	0x08009bc7
 8009b4c:	08009bc7 	.word	0x08009bc7
 8009b50:	08009b83 	.word	0x08009b83
 8009b54:	08009bad 	.word	0x08009bad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	2b03      	cmp	r3, #3
 8009b62:	d107      	bne.n	8009b74 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009b64:	f107 030a 	add.w	r3, r7, #10
 8009b68:	2202      	movs	r2, #2
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f001 fd11 	bl	800b594 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b72:	e032      	b.n	8009bda <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009b74:	6839      	ldr	r1, [r7, #0]
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f001 fc8f 	bl	800b49a <USBD_CtlError>
            ret = USBD_FAIL;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	75fb      	strb	r3, [r7, #23]
          break;
 8009b80:	e02b      	b.n	8009bda <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	2b03      	cmp	r3, #3
 8009b8c:	d107      	bne.n	8009b9e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009b8e:	f107 030d 	add.w	r3, r7, #13
 8009b92:	2201      	movs	r2, #1
 8009b94:	4619      	mov	r1, r3
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f001 fcfc 	bl	800b594 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b9c:	e01d      	b.n	8009bda <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009b9e:	6839      	ldr	r1, [r7, #0]
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f001 fc7a 	bl	800b49a <USBD_CtlError>
            ret = USBD_FAIL;
 8009ba6:	2303      	movs	r3, #3
 8009ba8:	75fb      	strb	r3, [r7, #23]
          break;
 8009baa:	e016      	b.n	8009bda <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bb2:	b2db      	uxtb	r3, r3
 8009bb4:	2b03      	cmp	r3, #3
 8009bb6:	d00f      	beq.n	8009bd8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009bb8:	6839      	ldr	r1, [r7, #0]
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f001 fc6d 	bl	800b49a <USBD_CtlError>
            ret = USBD_FAIL;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009bc4:	e008      	b.n	8009bd8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009bc6:	6839      	ldr	r1, [r7, #0]
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f001 fc66 	bl	800b49a <USBD_CtlError>
          ret = USBD_FAIL;
 8009bce:	2303      	movs	r3, #3
 8009bd0:	75fb      	strb	r3, [r7, #23]
          break;
 8009bd2:	e002      	b.n	8009bda <USBD_CDC_Setup+0x19e>
          break;
 8009bd4:	bf00      	nop
 8009bd6:	e008      	b.n	8009bea <USBD_CDC_Setup+0x1ae>
          break;
 8009bd8:	bf00      	nop
      }
      break;
 8009bda:	e006      	b.n	8009bea <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009bdc:	6839      	ldr	r1, [r7, #0]
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f001 fc5b 	bl	800b49a <USBD_CtlError>
      ret = USBD_FAIL;
 8009be4:	2303      	movs	r3, #3
 8009be6:	75fb      	strb	r3, [r7, #23]
      break;
 8009be8:	bf00      	nop
  }

  return (uint8_t)ret;
 8009bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3718      	adds	r7, #24
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	460b      	mov	r3, r1
 8009bfe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009c06:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	32b0      	adds	r2, #176	@ 0xb0
 8009c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d101      	bne.n	8009c1e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009c1a:	2303      	movs	r3, #3
 8009c1c:	e065      	b.n	8009cea <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	32b0      	adds	r2, #176	@ 0xb0
 8009c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c2c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c2e:	78fb      	ldrb	r3, [r7, #3]
 8009c30:	f003 020f 	and.w	r2, r3, #15
 8009c34:	6879      	ldr	r1, [r7, #4]
 8009c36:	4613      	mov	r3, r2
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	4413      	add	r3, r2
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	440b      	add	r3, r1
 8009c40:	3314      	adds	r3, #20
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d02f      	beq.n	8009ca8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009c48:	78fb      	ldrb	r3, [r7, #3]
 8009c4a:	f003 020f 	and.w	r2, r3, #15
 8009c4e:	6879      	ldr	r1, [r7, #4]
 8009c50:	4613      	mov	r3, r2
 8009c52:	009b      	lsls	r3, r3, #2
 8009c54:	4413      	add	r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	440b      	add	r3, r1
 8009c5a:	3314      	adds	r3, #20
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	78fb      	ldrb	r3, [r7, #3]
 8009c60:	f003 010f 	and.w	r1, r3, #15
 8009c64:	68f8      	ldr	r0, [r7, #12]
 8009c66:	460b      	mov	r3, r1
 8009c68:	00db      	lsls	r3, r3, #3
 8009c6a:	440b      	add	r3, r1
 8009c6c:	009b      	lsls	r3, r3, #2
 8009c6e:	4403      	add	r3, r0
 8009c70:	331c      	adds	r3, #28
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	fbb2 f1f3 	udiv	r1, r2, r3
 8009c78:	fb01 f303 	mul.w	r3, r1, r3
 8009c7c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d112      	bne.n	8009ca8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009c82:	78fb      	ldrb	r3, [r7, #3]
 8009c84:	f003 020f 	and.w	r2, r3, #15
 8009c88:	6879      	ldr	r1, [r7, #4]
 8009c8a:	4613      	mov	r3, r2
 8009c8c:	009b      	lsls	r3, r3, #2
 8009c8e:	4413      	add	r3, r2
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	440b      	add	r3, r1
 8009c94:	3314      	adds	r3, #20
 8009c96:	2200      	movs	r2, #0
 8009c98:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009c9a:	78f9      	ldrb	r1, [r7, #3]
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f002 f95a 	bl	800bf5a <USBD_LL_Transmit>
 8009ca6:	e01f      	b.n	8009ce8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	2200      	movs	r2, #0
 8009cac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	33b0      	adds	r3, #176	@ 0xb0
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	4413      	add	r3, r2
 8009cbe:	685b      	ldr	r3, [r3, #4]
 8009cc0:	691b      	ldr	r3, [r3, #16]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d010      	beq.n	8009ce8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ccc:	687a      	ldr	r2, [r7, #4]
 8009cce:	33b0      	adds	r3, #176	@ 0xb0
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	4413      	add	r3, r2
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	691b      	ldr	r3, [r3, #16]
 8009cd8:	68ba      	ldr	r2, [r7, #8]
 8009cda:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009cde:	68ba      	ldr	r2, [r7, #8]
 8009ce0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009ce4:	78fa      	ldrb	r2, [r7, #3]
 8009ce6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009ce8:	2300      	movs	r3, #0
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3710      	adds	r7, #16
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}

08009cf2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009cf2:	b580      	push	{r7, lr}
 8009cf4:	b084      	sub	sp, #16
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	32b0      	adds	r2, #176	@ 0xb0
 8009d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d0c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	32b0      	adds	r2, #176	@ 0xb0
 8009d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d101      	bne.n	8009d24 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009d20:	2303      	movs	r3, #3
 8009d22:	e01a      	b.n	8009d5a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009d24:	78fb      	ldrb	r3, [r7, #3]
 8009d26:	4619      	mov	r1, r3
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f002 f958 	bl	800bfde <USBD_LL_GetRxDataSize>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	33b0      	adds	r3, #176	@ 0xb0
 8009d40:	009b      	lsls	r3, r3, #2
 8009d42:	4413      	add	r3, r2
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	68fa      	ldr	r2, [r7, #12]
 8009d4a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009d4e:	68fa      	ldr	r2, [r7, #12]
 8009d50:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009d54:	4611      	mov	r1, r2
 8009d56:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009d58:	2300      	movs	r3, #0
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3710      	adds	r7, #16
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}

08009d62 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009d62:	b580      	push	{r7, lr}
 8009d64:	b084      	sub	sp, #16
 8009d66:	af00      	add	r7, sp, #0
 8009d68:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	32b0      	adds	r2, #176	@ 0xb0
 8009d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d78:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d101      	bne.n	8009d84 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009d80:	2303      	movs	r3, #3
 8009d82:	e024      	b.n	8009dce <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d8a:	687a      	ldr	r2, [r7, #4]
 8009d8c:	33b0      	adds	r3, #176	@ 0xb0
 8009d8e:	009b      	lsls	r3, r3, #2
 8009d90:	4413      	add	r3, r2
 8009d92:	685b      	ldr	r3, [r3, #4]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d019      	beq.n	8009dcc <USBD_CDC_EP0_RxReady+0x6a>
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009d9e:	2bff      	cmp	r3, #255	@ 0xff
 8009da0:	d014      	beq.n	8009dcc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009da8:	687a      	ldr	r2, [r7, #4]
 8009daa:	33b0      	adds	r3, #176	@ 0xb0
 8009dac:	009b      	lsls	r3, r3, #2
 8009dae:	4413      	add	r3, r2
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009dba:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009dc2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	22ff      	movs	r2, #255	@ 0xff
 8009dc8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009dcc:	2300      	movs	r3, #0
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3710      	adds	r7, #16
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
	...

08009dd8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b086      	sub	sp, #24
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009de0:	2182      	movs	r1, #130	@ 0x82
 8009de2:	4818      	ldr	r0, [pc, #96]	@ (8009e44 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009de4:	f000 fd22 	bl	800a82c <USBD_GetEpDesc>
 8009de8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009dea:	2101      	movs	r1, #1
 8009dec:	4815      	ldr	r0, [pc, #84]	@ (8009e44 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009dee:	f000 fd1d 	bl	800a82c <USBD_GetEpDesc>
 8009df2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009df4:	2181      	movs	r1, #129	@ 0x81
 8009df6:	4813      	ldr	r0, [pc, #76]	@ (8009e44 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009df8:	f000 fd18 	bl	800a82c <USBD_GetEpDesc>
 8009dfc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d002      	beq.n	8009e0a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	2210      	movs	r2, #16
 8009e08:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d006      	beq.n	8009e1e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	2200      	movs	r2, #0
 8009e14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e18:	711a      	strb	r2, [r3, #4]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d006      	beq.n	8009e32 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2200      	movs	r2, #0
 8009e28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e2c:	711a      	strb	r2, [r3, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2243      	movs	r2, #67	@ 0x43
 8009e36:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009e38:	4b02      	ldr	r3, [pc, #8]	@ (8009e44 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3718      	adds	r7, #24
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
 8009e42:	bf00      	nop
 8009e44:	20000100 	.word	0x20000100

08009e48 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b086      	sub	sp, #24
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009e50:	2182      	movs	r1, #130	@ 0x82
 8009e52:	4818      	ldr	r0, [pc, #96]	@ (8009eb4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e54:	f000 fcea 	bl	800a82c <USBD_GetEpDesc>
 8009e58:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e5a:	2101      	movs	r1, #1
 8009e5c:	4815      	ldr	r0, [pc, #84]	@ (8009eb4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e5e:	f000 fce5 	bl	800a82c <USBD_GetEpDesc>
 8009e62:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e64:	2181      	movs	r1, #129	@ 0x81
 8009e66:	4813      	ldr	r0, [pc, #76]	@ (8009eb4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e68:	f000 fce0 	bl	800a82c <USBD_GetEpDesc>
 8009e6c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d002      	beq.n	8009e7a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	2210      	movs	r2, #16
 8009e78:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d006      	beq.n	8009e8e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009e80:	693b      	ldr	r3, [r7, #16]
 8009e82:	2200      	movs	r2, #0
 8009e84:	711a      	strb	r2, [r3, #4]
 8009e86:	2200      	movs	r2, #0
 8009e88:	f042 0202 	orr.w	r2, r2, #2
 8009e8c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d006      	beq.n	8009ea2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	711a      	strb	r2, [r3, #4]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f042 0202 	orr.w	r2, r2, #2
 8009ea0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2243      	movs	r2, #67	@ 0x43
 8009ea6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009ea8:	4b02      	ldr	r3, [pc, #8]	@ (8009eb4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3718      	adds	r7, #24
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}
 8009eb2:	bf00      	nop
 8009eb4:	20000100 	.word	0x20000100

08009eb8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b086      	sub	sp, #24
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009ec0:	2182      	movs	r1, #130	@ 0x82
 8009ec2:	4818      	ldr	r0, [pc, #96]	@ (8009f24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ec4:	f000 fcb2 	bl	800a82c <USBD_GetEpDesc>
 8009ec8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009eca:	2101      	movs	r1, #1
 8009ecc:	4815      	ldr	r0, [pc, #84]	@ (8009f24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ece:	f000 fcad 	bl	800a82c <USBD_GetEpDesc>
 8009ed2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ed4:	2181      	movs	r1, #129	@ 0x81
 8009ed6:	4813      	ldr	r0, [pc, #76]	@ (8009f24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ed8:	f000 fca8 	bl	800a82c <USBD_GetEpDesc>
 8009edc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d002      	beq.n	8009eea <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	2210      	movs	r2, #16
 8009ee8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d006      	beq.n	8009efe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ef8:	711a      	strb	r2, [r3, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d006      	beq.n	8009f12 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f0c:	711a      	strb	r2, [r3, #4]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2243      	movs	r2, #67	@ 0x43
 8009f16:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009f18:	4b02      	ldr	r3, [pc, #8]	@ (8009f24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3718      	adds	r7, #24
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}
 8009f22:	bf00      	nop
 8009f24:	20000100 	.word	0x20000100

08009f28 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	220a      	movs	r2, #10
 8009f34:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009f36:	4b03      	ldr	r3, [pc, #12]	@ (8009f44 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	370c      	adds	r7, #12
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr
 8009f44:	200000bc 	.word	0x200000bc

08009f48 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
 8009f50:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d101      	bne.n	8009f5c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009f58:	2303      	movs	r3, #3
 8009f5a:	e009      	b.n	8009f70 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	33b0      	adds	r3, #176	@ 0xb0
 8009f66:	009b      	lsls	r3, r3, #2
 8009f68:	4413      	add	r3, r2
 8009f6a:	683a      	ldr	r2, [r7, #0]
 8009f6c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009f6e:	2300      	movs	r3, #0
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr

08009f7c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b087      	sub	sp, #28
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	60f8      	str	r0, [r7, #12]
 8009f84:	60b9      	str	r1, [r7, #8]
 8009f86:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	32b0      	adds	r2, #176	@ 0xb0
 8009f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f96:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d101      	bne.n	8009fa2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009f9e:	2303      	movs	r3, #3
 8009fa0:	e008      	b.n	8009fb4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	68ba      	ldr	r2, [r7, #8]
 8009fa6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	687a      	ldr	r2, [r7, #4]
 8009fae:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009fb2:	2300      	movs	r3, #0
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	371c      	adds	r7, #28
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr

08009fc0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b085      	sub	sp, #20
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	32b0      	adds	r2, #176	@ 0xb0
 8009fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fd8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d101      	bne.n	8009fe4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009fe0:	2303      	movs	r3, #3
 8009fe2:	e004      	b.n	8009fee <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	683a      	ldr	r2, [r7, #0]
 8009fe8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009fec:	2300      	movs	r3, #0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3714      	adds	r7, #20
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff8:	4770      	bx	lr
	...

08009ffc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	32b0      	adds	r2, #176	@ 0xb0
 800a00e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a012:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	32b0      	adds	r2, #176	@ 0xb0
 800a01e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d101      	bne.n	800a02a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a026:	2303      	movs	r3, #3
 800a028:	e018      	b.n	800a05c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	7c1b      	ldrb	r3, [r3, #16]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d10a      	bne.n	800a048 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a032:	4b0c      	ldr	r3, [pc, #48]	@ (800a064 <USBD_CDC_ReceivePacket+0x68>)
 800a034:	7819      	ldrb	r1, [r3, #0]
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a03c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f001 ffab 	bl	800bf9c <USBD_LL_PrepareReceive>
 800a046:	e008      	b.n	800a05a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a048:	4b06      	ldr	r3, [pc, #24]	@ (800a064 <USBD_CDC_ReceivePacket+0x68>)
 800a04a:	7819      	ldrb	r1, [r3, #0]
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a052:	2340      	movs	r3, #64	@ 0x40
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f001 ffa1 	bl	800bf9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a05a:	2300      	movs	r3, #0
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3710      	adds	r7, #16
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}
 800a064:	20000144 	.word	0x20000144

0800a068 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b086      	sub	sp, #24
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60f8      	str	r0, [r7, #12]
 800a070:	60b9      	str	r1, [r7, #8]
 800a072:	4613      	mov	r3, r2
 800a074:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d101      	bne.n	800a080 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a07c:	2303      	movs	r3, #3
 800a07e:	e01f      	b.n	800a0c0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2200      	movs	r2, #0
 800a084:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2200      	movs	r2, #0
 800a08c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	2200      	movs	r2, #0
 800a094:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d003      	beq.n	800a0a6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	68ba      	ldr	r2, [r7, #8]
 800a0a2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	2201      	movs	r2, #1
 800a0aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	79fa      	ldrb	r2, [r7, #7]
 800a0b2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a0b4:	68f8      	ldr	r0, [r7, #12]
 800a0b6:	f001 fe1b 	bl	800bcf0 <USBD_LL_Init>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a0be:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3718      	adds	r7, #24
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b084      	sub	sp, #16
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d101      	bne.n	800a0e0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a0dc:	2303      	movs	r3, #3
 800a0de:	e025      	b.n	800a12c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	683a      	ldr	r2, [r7, #0]
 800a0e4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	32ae      	adds	r2, #174	@ 0xae
 800a0f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d00f      	beq.n	800a11c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	32ae      	adds	r2, #174	@ 0xae
 800a106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a10a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a10c:	f107 020e 	add.w	r2, r7, #14
 800a110:	4610      	mov	r0, r2
 800a112:	4798      	blx	r3
 800a114:	4602      	mov	r2, r0
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a122:	1c5a      	adds	r2, r3, #1
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a12a:	2300      	movs	r3, #0
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3710      	adds	r7, #16
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b082      	sub	sp, #8
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f001 fe23 	bl	800bd88 <USBD_LL_Start>
 800a142:	4603      	mov	r3, r0
}
 800a144:	4618      	mov	r0, r3
 800a146:	3708      	adds	r7, #8
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}

0800a14c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b083      	sub	sp, #12
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a154:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a156:	4618      	mov	r0, r3
 800a158:	370c      	adds	r7, #12
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr

0800a162 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a162:	b580      	push	{r7, lr}
 800a164:	b084      	sub	sp, #16
 800a166:	af00      	add	r7, sp, #0
 800a168:	6078      	str	r0, [r7, #4]
 800a16a:	460b      	mov	r3, r1
 800a16c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a16e:	2300      	movs	r3, #0
 800a170:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d009      	beq.n	800a190 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	78fa      	ldrb	r2, [r7, #3]
 800a186:	4611      	mov	r1, r2
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	4798      	blx	r3
 800a18c:	4603      	mov	r3, r0
 800a18e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a190:	7bfb      	ldrb	r3, [r7, #15]
}
 800a192:	4618      	mov	r0, r3
 800a194:	3710      	adds	r7, #16
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a19a:	b580      	push	{r7, lr}
 800a19c:	b084      	sub	sp, #16
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	78fa      	ldrb	r2, [r7, #3]
 800a1b4:	4611      	mov	r1, r2
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	4798      	blx	r3
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d001      	beq.n	800a1c4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a1c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}

0800a1ce <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a1ce:	b580      	push	{r7, lr}
 800a1d0:	b084      	sub	sp, #16
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	6078      	str	r0, [r7, #4]
 800a1d6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a1de:	6839      	ldr	r1, [r7, #0]
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f001 f920 	bl	800b426 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a1f4:	461a      	mov	r2, r3
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a202:	f003 031f 	and.w	r3, r3, #31
 800a206:	2b02      	cmp	r3, #2
 800a208:	d01a      	beq.n	800a240 <USBD_LL_SetupStage+0x72>
 800a20a:	2b02      	cmp	r3, #2
 800a20c:	d822      	bhi.n	800a254 <USBD_LL_SetupStage+0x86>
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d002      	beq.n	800a218 <USBD_LL_SetupStage+0x4a>
 800a212:	2b01      	cmp	r3, #1
 800a214:	d00a      	beq.n	800a22c <USBD_LL_SetupStage+0x5e>
 800a216:	e01d      	b.n	800a254 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a21e:	4619      	mov	r1, r3
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f000 fb75 	bl	800a910 <USBD_StdDevReq>
 800a226:	4603      	mov	r3, r0
 800a228:	73fb      	strb	r3, [r7, #15]
      break;
 800a22a:	e020      	b.n	800a26e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a232:	4619      	mov	r1, r3
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 fbdd 	bl	800a9f4 <USBD_StdItfReq>
 800a23a:	4603      	mov	r3, r0
 800a23c:	73fb      	strb	r3, [r7, #15]
      break;
 800a23e:	e016      	b.n	800a26e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a246:	4619      	mov	r1, r3
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 fc3f 	bl	800aacc <USBD_StdEPReq>
 800a24e:	4603      	mov	r3, r0
 800a250:	73fb      	strb	r3, [r7, #15]
      break;
 800a252:	e00c      	b.n	800a26e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a25a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	4619      	mov	r1, r3
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f001 fdf0 	bl	800be48 <USBD_LL_StallEP>
 800a268:	4603      	mov	r3, r0
 800a26a:	73fb      	strb	r3, [r7, #15]
      break;
 800a26c:	bf00      	nop
  }

  return ret;
 800a26e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a270:	4618      	mov	r0, r3
 800a272:	3710      	adds	r7, #16
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b086      	sub	sp, #24
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	60f8      	str	r0, [r7, #12]
 800a280:	460b      	mov	r3, r1
 800a282:	607a      	str	r2, [r7, #4]
 800a284:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a286:	2300      	movs	r3, #0
 800a288:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a28a:	7afb      	ldrb	r3, [r7, #11]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d177      	bne.n	800a380 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a296:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a29e:	2b03      	cmp	r3, #3
 800a2a0:	f040 80a1 	bne.w	800a3e6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800a2a4:	693b      	ldr	r3, [r7, #16]
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	693a      	ldr	r2, [r7, #16]
 800a2aa:	8992      	ldrh	r2, [r2, #12]
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d91c      	bls.n	800a2ea <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	685b      	ldr	r3, [r3, #4]
 800a2b4:	693a      	ldr	r2, [r7, #16]
 800a2b6:	8992      	ldrh	r2, [r2, #12]
 800a2b8:	1a9a      	subs	r2, r3, r2
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	691b      	ldr	r3, [r3, #16]
 800a2c2:	693a      	ldr	r2, [r7, #16]
 800a2c4:	8992      	ldrh	r2, [r2, #12]
 800a2c6:	441a      	add	r2, r3
 800a2c8:	693b      	ldr	r3, [r7, #16]
 800a2ca:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	6919      	ldr	r1, [r3, #16]
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	899b      	ldrh	r3, [r3, #12]
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	685b      	ldr	r3, [r3, #4]
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	bf38      	it	cc
 800a2de:	4613      	movcc	r3, r2
 800a2e0:	461a      	mov	r2, r3
 800a2e2:	68f8      	ldr	r0, [r7, #12]
 800a2e4:	f001 f9a6 	bl	800b634 <USBD_CtlContinueRx>
 800a2e8:	e07d      	b.n	800a3e6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a2f0:	f003 031f 	and.w	r3, r3, #31
 800a2f4:	2b02      	cmp	r3, #2
 800a2f6:	d014      	beq.n	800a322 <USBD_LL_DataOutStage+0xaa>
 800a2f8:	2b02      	cmp	r3, #2
 800a2fa:	d81d      	bhi.n	800a338 <USBD_LL_DataOutStage+0xc0>
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d002      	beq.n	800a306 <USBD_LL_DataOutStage+0x8e>
 800a300:	2b01      	cmp	r3, #1
 800a302:	d003      	beq.n	800a30c <USBD_LL_DataOutStage+0x94>
 800a304:	e018      	b.n	800a338 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a306:	2300      	movs	r3, #0
 800a308:	75bb      	strb	r3, [r7, #22]
            break;
 800a30a:	e018      	b.n	800a33e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a312:	b2db      	uxtb	r3, r3
 800a314:	4619      	mov	r1, r3
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	f000 fa6e 	bl	800a7f8 <USBD_CoreFindIF>
 800a31c:	4603      	mov	r3, r0
 800a31e:	75bb      	strb	r3, [r7, #22]
            break;
 800a320:	e00d      	b.n	800a33e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a328:	b2db      	uxtb	r3, r3
 800a32a:	4619      	mov	r1, r3
 800a32c:	68f8      	ldr	r0, [r7, #12]
 800a32e:	f000 fa70 	bl	800a812 <USBD_CoreFindEP>
 800a332:	4603      	mov	r3, r0
 800a334:	75bb      	strb	r3, [r7, #22]
            break;
 800a336:	e002      	b.n	800a33e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a338:	2300      	movs	r3, #0
 800a33a:	75bb      	strb	r3, [r7, #22]
            break;
 800a33c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a33e:	7dbb      	ldrb	r3, [r7, #22]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d119      	bne.n	800a378 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a34a:	b2db      	uxtb	r3, r3
 800a34c:	2b03      	cmp	r3, #3
 800a34e:	d113      	bne.n	800a378 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a350:	7dba      	ldrb	r2, [r7, #22]
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	32ae      	adds	r2, #174	@ 0xae
 800a356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a35a:	691b      	ldr	r3, [r3, #16]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d00b      	beq.n	800a378 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a360:	7dba      	ldrb	r2, [r7, #22]
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a368:	7dba      	ldrb	r2, [r7, #22]
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	32ae      	adds	r2, #174	@ 0xae
 800a36e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a372:	691b      	ldr	r3, [r3, #16]
 800a374:	68f8      	ldr	r0, [r7, #12]
 800a376:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a378:	68f8      	ldr	r0, [r7, #12]
 800a37a:	f001 f96c 	bl	800b656 <USBD_CtlSendStatus>
 800a37e:	e032      	b.n	800a3e6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a380:	7afb      	ldrb	r3, [r7, #11]
 800a382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a386:	b2db      	uxtb	r3, r3
 800a388:	4619      	mov	r1, r3
 800a38a:	68f8      	ldr	r0, [r7, #12]
 800a38c:	f000 fa41 	bl	800a812 <USBD_CoreFindEP>
 800a390:	4603      	mov	r3, r0
 800a392:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a394:	7dbb      	ldrb	r3, [r7, #22]
 800a396:	2bff      	cmp	r3, #255	@ 0xff
 800a398:	d025      	beq.n	800a3e6 <USBD_LL_DataOutStage+0x16e>
 800a39a:	7dbb      	ldrb	r3, [r7, #22]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d122      	bne.n	800a3e6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3a6:	b2db      	uxtb	r3, r3
 800a3a8:	2b03      	cmp	r3, #3
 800a3aa:	d117      	bne.n	800a3dc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a3ac:	7dba      	ldrb	r2, [r7, #22]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	32ae      	adds	r2, #174	@ 0xae
 800a3b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3b6:	699b      	ldr	r3, [r3, #24]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d00f      	beq.n	800a3dc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a3bc:	7dba      	ldrb	r2, [r7, #22]
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a3c4:	7dba      	ldrb	r2, [r7, #22]
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	32ae      	adds	r2, #174	@ 0xae
 800a3ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3ce:	699b      	ldr	r3, [r3, #24]
 800a3d0:	7afa      	ldrb	r2, [r7, #11]
 800a3d2:	4611      	mov	r1, r2
 800a3d4:	68f8      	ldr	r0, [r7, #12]
 800a3d6:	4798      	blx	r3
 800a3d8:	4603      	mov	r3, r0
 800a3da:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a3dc:	7dfb      	ldrb	r3, [r7, #23]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d001      	beq.n	800a3e6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a3e2:	7dfb      	ldrb	r3, [r7, #23]
 800a3e4:	e000      	b.n	800a3e8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a3e6:	2300      	movs	r3, #0
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3718      	adds	r7, #24
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b086      	sub	sp, #24
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	60f8      	str	r0, [r7, #12]
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	607a      	str	r2, [r7, #4]
 800a3fc:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a3fe:	7afb      	ldrb	r3, [r7, #11]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d178      	bne.n	800a4f6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	3314      	adds	r3, #20
 800a408:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a410:	2b02      	cmp	r3, #2
 800a412:	d163      	bne.n	800a4dc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	685b      	ldr	r3, [r3, #4]
 800a418:	693a      	ldr	r2, [r7, #16]
 800a41a:	8992      	ldrh	r2, [r2, #12]
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d91c      	bls.n	800a45a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	693a      	ldr	r2, [r7, #16]
 800a426:	8992      	ldrh	r2, [r2, #12]
 800a428:	1a9a      	subs	r2, r3, r2
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	691b      	ldr	r3, [r3, #16]
 800a432:	693a      	ldr	r2, [r7, #16]
 800a434:	8992      	ldrh	r2, [r2, #12]
 800a436:	441a      	add	r2, r3
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	6919      	ldr	r1, [r3, #16]
 800a440:	693b      	ldr	r3, [r7, #16]
 800a442:	685b      	ldr	r3, [r3, #4]
 800a444:	461a      	mov	r2, r3
 800a446:	68f8      	ldr	r0, [r7, #12]
 800a448:	f001 f8c2 	bl	800b5d0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a44c:	2300      	movs	r3, #0
 800a44e:	2200      	movs	r2, #0
 800a450:	2100      	movs	r1, #0
 800a452:	68f8      	ldr	r0, [r7, #12]
 800a454:	f001 fda2 	bl	800bf9c <USBD_LL_PrepareReceive>
 800a458:	e040      	b.n	800a4dc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	899b      	ldrh	r3, [r3, #12]
 800a45e:	461a      	mov	r2, r3
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	685b      	ldr	r3, [r3, #4]
 800a464:	429a      	cmp	r2, r3
 800a466:	d11c      	bne.n	800a4a2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	693a      	ldr	r2, [r7, #16]
 800a46e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a470:	4293      	cmp	r3, r2
 800a472:	d316      	bcc.n	800a4a2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	681a      	ldr	r2, [r3, #0]
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a47e:	429a      	cmp	r2, r3
 800a480:	d20f      	bcs.n	800a4a2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a482:	2200      	movs	r2, #0
 800a484:	2100      	movs	r1, #0
 800a486:	68f8      	ldr	r0, [r7, #12]
 800a488:	f001 f8a2 	bl	800b5d0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	2200      	movs	r2, #0
 800a490:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a494:	2300      	movs	r3, #0
 800a496:	2200      	movs	r2, #0
 800a498:	2100      	movs	r1, #0
 800a49a:	68f8      	ldr	r0, [r7, #12]
 800a49c:	f001 fd7e 	bl	800bf9c <USBD_LL_PrepareReceive>
 800a4a0:	e01c      	b.n	800a4dc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4a8:	b2db      	uxtb	r3, r3
 800a4aa:	2b03      	cmp	r3, #3
 800a4ac:	d10f      	bne.n	800a4ce <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4b4:	68db      	ldr	r3, [r3, #12]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d009      	beq.n	800a4ce <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4c8:	68db      	ldr	r3, [r3, #12]
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a4ce:	2180      	movs	r1, #128	@ 0x80
 800a4d0:	68f8      	ldr	r0, [r7, #12]
 800a4d2:	f001 fcb9 	bl	800be48 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a4d6:	68f8      	ldr	r0, [r7, #12]
 800a4d8:	f001 f8d0 	bl	800b67c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d03a      	beq.n	800a55c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a4e6:	68f8      	ldr	r0, [r7, #12]
 800a4e8:	f7ff fe30 	bl	800a14c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a4f4:	e032      	b.n	800a55c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a4f6:	7afb      	ldrb	r3, [r7, #11]
 800a4f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a4fc:	b2db      	uxtb	r3, r3
 800a4fe:	4619      	mov	r1, r3
 800a500:	68f8      	ldr	r0, [r7, #12]
 800a502:	f000 f986 	bl	800a812 <USBD_CoreFindEP>
 800a506:	4603      	mov	r3, r0
 800a508:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a50a:	7dfb      	ldrb	r3, [r7, #23]
 800a50c:	2bff      	cmp	r3, #255	@ 0xff
 800a50e:	d025      	beq.n	800a55c <USBD_LL_DataInStage+0x16c>
 800a510:	7dfb      	ldrb	r3, [r7, #23]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d122      	bne.n	800a55c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a51c:	b2db      	uxtb	r3, r3
 800a51e:	2b03      	cmp	r3, #3
 800a520:	d11c      	bne.n	800a55c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a522:	7dfa      	ldrb	r2, [r7, #23]
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	32ae      	adds	r2, #174	@ 0xae
 800a528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a52c:	695b      	ldr	r3, [r3, #20]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d014      	beq.n	800a55c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a532:	7dfa      	ldrb	r2, [r7, #23]
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a53a:	7dfa      	ldrb	r2, [r7, #23]
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	32ae      	adds	r2, #174	@ 0xae
 800a540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a544:	695b      	ldr	r3, [r3, #20]
 800a546:	7afa      	ldrb	r2, [r7, #11]
 800a548:	4611      	mov	r1, r2
 800a54a:	68f8      	ldr	r0, [r7, #12]
 800a54c:	4798      	blx	r3
 800a54e:	4603      	mov	r3, r0
 800a550:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a552:	7dbb      	ldrb	r3, [r7, #22]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d001      	beq.n	800a55c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a558:	7dbb      	ldrb	r3, [r7, #22]
 800a55a:	e000      	b.n	800a55e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a55c:	2300      	movs	r3, #0
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3718      	adds	r7, #24
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}

0800a566 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a566:	b580      	push	{r7, lr}
 800a568:	b084      	sub	sp, #16
 800a56a:	af00      	add	r7, sp, #0
 800a56c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a56e:	2300      	movs	r3, #0
 800a570:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2201      	movs	r2, #1
 800a576:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2200      	movs	r2, #0
 800a57e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2200      	movs	r2, #0
 800a586:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2200      	movs	r2, #0
 800a58c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2200      	movs	r2, #0
 800a594:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d014      	beq.n	800a5cc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5a8:	685b      	ldr	r3, [r3, #4]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d00e      	beq.n	800a5cc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	6852      	ldr	r2, [r2, #4]
 800a5ba:	b2d2      	uxtb	r2, r2
 800a5bc:	4611      	mov	r1, r2
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	4798      	blx	r3
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d001      	beq.n	800a5cc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a5c8:	2303      	movs	r3, #3
 800a5ca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a5cc:	2340      	movs	r3, #64	@ 0x40
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	2100      	movs	r1, #0
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f001 fbf3 	bl	800bdbe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2201      	movs	r2, #1
 800a5dc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2240      	movs	r2, #64	@ 0x40
 800a5e4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a5e8:	2340      	movs	r3, #64	@ 0x40
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	2180      	movs	r1, #128	@ 0x80
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f001 fbe5 	bl	800bdbe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2240      	movs	r2, #64	@ 0x40
 800a600:	841a      	strh	r2, [r3, #32]

  return ret;
 800a602:	7bfb      	ldrb	r3, [r7, #15]
}
 800a604:	4618      	mov	r0, r3
 800a606:	3710      	adds	r7, #16
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
 800a614:	460b      	mov	r3, r1
 800a616:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	78fa      	ldrb	r2, [r7, #3]
 800a61c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a61e:	2300      	movs	r3, #0
}
 800a620:	4618      	mov	r0, r3
 800a622:	370c      	adds	r7, #12
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr

0800a62c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b083      	sub	sp, #12
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a63a:	b2db      	uxtb	r3, r3
 800a63c:	2b04      	cmp	r3, #4
 800a63e:	d006      	beq.n	800a64e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a646:	b2da      	uxtb	r2, r3
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2204      	movs	r2, #4
 800a652:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a656:	2300      	movs	r3, #0
}
 800a658:	4618      	mov	r0, r3
 800a65a:	370c      	adds	r7, #12
 800a65c:	46bd      	mov	sp, r7
 800a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a662:	4770      	bx	lr

0800a664 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a664:	b480      	push	{r7}
 800a666:	b083      	sub	sp, #12
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a672:	b2db      	uxtb	r3, r3
 800a674:	2b04      	cmp	r3, #4
 800a676:	d106      	bne.n	800a686 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a67e:	b2da      	uxtb	r2, r3
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	370c      	adds	r7, #12
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr

0800a694 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b082      	sub	sp, #8
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6a2:	b2db      	uxtb	r3, r3
 800a6a4:	2b03      	cmp	r3, #3
 800a6a6:	d110      	bne.n	800a6ca <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d00b      	beq.n	800a6ca <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6b8:	69db      	ldr	r3, [r3, #28]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d005      	beq.n	800a6ca <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6c4:	69db      	ldr	r3, [r3, #28]
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a6ca:	2300      	movs	r3, #0
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3708      	adds	r7, #8
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
 800a6dc:	460b      	mov	r3, r1
 800a6de:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	32ae      	adds	r2, #174	@ 0xae
 800a6ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d101      	bne.n	800a6f6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a6f2:	2303      	movs	r3, #3
 800a6f4:	e01c      	b.n	800a730 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6fc:	b2db      	uxtb	r3, r3
 800a6fe:	2b03      	cmp	r3, #3
 800a700:	d115      	bne.n	800a72e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	32ae      	adds	r2, #174	@ 0xae
 800a70c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a710:	6a1b      	ldr	r3, [r3, #32]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d00b      	beq.n	800a72e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	32ae      	adds	r2, #174	@ 0xae
 800a720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a724:	6a1b      	ldr	r3, [r3, #32]
 800a726:	78fa      	ldrb	r2, [r7, #3]
 800a728:	4611      	mov	r1, r2
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a72e:	2300      	movs	r3, #0
}
 800a730:	4618      	mov	r0, r3
 800a732:	3708      	adds	r7, #8
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}

0800a738 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b082      	sub	sp, #8
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
 800a740:	460b      	mov	r3, r1
 800a742:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	32ae      	adds	r2, #174	@ 0xae
 800a74e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d101      	bne.n	800a75a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a756:	2303      	movs	r3, #3
 800a758:	e01c      	b.n	800a794 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a760:	b2db      	uxtb	r3, r3
 800a762:	2b03      	cmp	r3, #3
 800a764:	d115      	bne.n	800a792 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	32ae      	adds	r2, #174	@ 0xae
 800a770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a776:	2b00      	cmp	r3, #0
 800a778:	d00b      	beq.n	800a792 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	32ae      	adds	r2, #174	@ 0xae
 800a784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a78a:	78fa      	ldrb	r2, [r7, #3]
 800a78c:	4611      	mov	r1, r2
 800a78e:	6878      	ldr	r0, [r7, #4]
 800a790:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a792:	2300      	movs	r3, #0
}
 800a794:	4618      	mov	r0, r3
 800a796:	3708      	adds	r7, #8
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b083      	sub	sp, #12
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a7a4:	2300      	movs	r3, #0
}
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	370c      	adds	r7, #12
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b0:	4770      	bx	lr

0800a7b2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a7b2:	b580      	push	{r7, lr}
 800a7b4:	b084      	sub	sp, #16
 800a7b6:	af00      	add	r7, sp, #0
 800a7b8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2201      	movs	r2, #1
 800a7c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d00e      	beq.n	800a7ee <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	687a      	ldr	r2, [r7, #4]
 800a7da:	6852      	ldr	r2, [r2, #4]
 800a7dc:	b2d2      	uxtb	r2, r2
 800a7de:	4611      	mov	r1, r2
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	4798      	blx	r3
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d001      	beq.n	800a7ee <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a7ea:	2303      	movs	r3, #3
 800a7ec:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a7ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3710      	adds	r7, #16
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}

0800a7f8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	460b      	mov	r3, r1
 800a802:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a804:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a806:	4618      	mov	r0, r3
 800a808:	370c      	adds	r7, #12
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a812:	b480      	push	{r7}
 800a814:	b083      	sub	sp, #12
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
 800a81a:	460b      	mov	r3, r1
 800a81c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a81e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a820:	4618      	mov	r0, r3
 800a822:	370c      	adds	r7, #12
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr

0800a82c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b086      	sub	sp, #24
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
 800a834:	460b      	mov	r3, r1
 800a836:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a840:	2300      	movs	r3, #0
 800a842:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	885b      	ldrh	r3, [r3, #2]
 800a848:	b29b      	uxth	r3, r3
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	7812      	ldrb	r2, [r2, #0]
 800a84e:	4293      	cmp	r3, r2
 800a850:	d91f      	bls.n	800a892 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a858:	e013      	b.n	800a882 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a85a:	f107 030a 	add.w	r3, r7, #10
 800a85e:	4619      	mov	r1, r3
 800a860:	6978      	ldr	r0, [r7, #20]
 800a862:	f000 f81b 	bl	800a89c <USBD_GetNextDesc>
 800a866:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a868:	697b      	ldr	r3, [r7, #20]
 800a86a:	785b      	ldrb	r3, [r3, #1]
 800a86c:	2b05      	cmp	r3, #5
 800a86e:	d108      	bne.n	800a882 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a874:	693b      	ldr	r3, [r7, #16]
 800a876:	789b      	ldrb	r3, [r3, #2]
 800a878:	78fa      	ldrb	r2, [r7, #3]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d008      	beq.n	800a890 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a87e:	2300      	movs	r3, #0
 800a880:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	885b      	ldrh	r3, [r3, #2]
 800a886:	b29a      	uxth	r2, r3
 800a888:	897b      	ldrh	r3, [r7, #10]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d8e5      	bhi.n	800a85a <USBD_GetEpDesc+0x2e>
 800a88e:	e000      	b.n	800a892 <USBD_GetEpDesc+0x66>
          break;
 800a890:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a892:	693b      	ldr	r3, [r7, #16]
}
 800a894:	4618      	mov	r0, r3
 800a896:	3718      	adds	r7, #24
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b085      	sub	sp, #20
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	881b      	ldrh	r3, [r3, #0]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	7812      	ldrb	r2, [r2, #0]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	b29a      	uxth	r2, r3
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	461a      	mov	r2, r3
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	4413      	add	r3, r2
 800a8c4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3714      	adds	r7, #20
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b087      	sub	sp, #28
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	781b      	ldrb	r3, [r3, #0]
 800a8f0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a8f2:	8a3b      	ldrh	r3, [r7, #16]
 800a8f4:	021b      	lsls	r3, r3, #8
 800a8f6:	b21a      	sxth	r2, r3
 800a8f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	b21b      	sxth	r3, r3
 800a900:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a902:	89fb      	ldrh	r3, [r7, #14]
}
 800a904:	4618      	mov	r0, r3
 800a906:	371c      	adds	r7, #28
 800a908:	46bd      	mov	sp, r7
 800a90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90e:	4770      	bx	lr

0800a910 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b084      	sub	sp, #16
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a91a:	2300      	movs	r3, #0
 800a91c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a926:	2b40      	cmp	r3, #64	@ 0x40
 800a928:	d005      	beq.n	800a936 <USBD_StdDevReq+0x26>
 800a92a:	2b40      	cmp	r3, #64	@ 0x40
 800a92c:	d857      	bhi.n	800a9de <USBD_StdDevReq+0xce>
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d00f      	beq.n	800a952 <USBD_StdDevReq+0x42>
 800a932:	2b20      	cmp	r3, #32
 800a934:	d153      	bne.n	800a9de <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	32ae      	adds	r2, #174	@ 0xae
 800a940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a944:	689b      	ldr	r3, [r3, #8]
 800a946:	6839      	ldr	r1, [r7, #0]
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	4798      	blx	r3
 800a94c:	4603      	mov	r3, r0
 800a94e:	73fb      	strb	r3, [r7, #15]
      break;
 800a950:	e04a      	b.n	800a9e8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	785b      	ldrb	r3, [r3, #1]
 800a956:	2b09      	cmp	r3, #9
 800a958:	d83b      	bhi.n	800a9d2 <USBD_StdDevReq+0xc2>
 800a95a:	a201      	add	r2, pc, #4	@ (adr r2, 800a960 <USBD_StdDevReq+0x50>)
 800a95c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a960:	0800a9b5 	.word	0x0800a9b5
 800a964:	0800a9c9 	.word	0x0800a9c9
 800a968:	0800a9d3 	.word	0x0800a9d3
 800a96c:	0800a9bf 	.word	0x0800a9bf
 800a970:	0800a9d3 	.word	0x0800a9d3
 800a974:	0800a993 	.word	0x0800a993
 800a978:	0800a989 	.word	0x0800a989
 800a97c:	0800a9d3 	.word	0x0800a9d3
 800a980:	0800a9ab 	.word	0x0800a9ab
 800a984:	0800a99d 	.word	0x0800a99d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a988:	6839      	ldr	r1, [r7, #0]
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 fa3e 	bl	800ae0c <USBD_GetDescriptor>
          break;
 800a990:	e024      	b.n	800a9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a992:	6839      	ldr	r1, [r7, #0]
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 fba3 	bl	800b0e0 <USBD_SetAddress>
          break;
 800a99a:	e01f      	b.n	800a9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a99c:	6839      	ldr	r1, [r7, #0]
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f000 fbe2 	bl	800b168 <USBD_SetConfig>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	73fb      	strb	r3, [r7, #15]
          break;
 800a9a8:	e018      	b.n	800a9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a9aa:	6839      	ldr	r1, [r7, #0]
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f000 fc85 	bl	800b2bc <USBD_GetConfig>
          break;
 800a9b2:	e013      	b.n	800a9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a9b4:	6839      	ldr	r1, [r7, #0]
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f000 fcb6 	bl	800b328 <USBD_GetStatus>
          break;
 800a9bc:	e00e      	b.n	800a9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a9be:	6839      	ldr	r1, [r7, #0]
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f000 fce5 	bl	800b390 <USBD_SetFeature>
          break;
 800a9c6:	e009      	b.n	800a9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a9c8:	6839      	ldr	r1, [r7, #0]
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 fd09 	bl	800b3e2 <USBD_ClrFeature>
          break;
 800a9d0:	e004      	b.n	800a9dc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a9d2:	6839      	ldr	r1, [r7, #0]
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 fd60 	bl	800b49a <USBD_CtlError>
          break;
 800a9da:	bf00      	nop
      }
      break;
 800a9dc:	e004      	b.n	800a9e8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a9de:	6839      	ldr	r1, [r7, #0]
 800a9e0:	6878      	ldr	r0, [r7, #4]
 800a9e2:	f000 fd5a 	bl	800b49a <USBD_CtlError>
      break;
 800a9e6:	bf00      	nop
  }

  return ret;
 800a9e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3710      	adds	r7, #16
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
 800a9f2:	bf00      	nop

0800a9f4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b084      	sub	sp, #16
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
 800a9fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	781b      	ldrb	r3, [r3, #0]
 800aa06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa0a:	2b40      	cmp	r3, #64	@ 0x40
 800aa0c:	d005      	beq.n	800aa1a <USBD_StdItfReq+0x26>
 800aa0e:	2b40      	cmp	r3, #64	@ 0x40
 800aa10:	d852      	bhi.n	800aab8 <USBD_StdItfReq+0xc4>
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d001      	beq.n	800aa1a <USBD_StdItfReq+0x26>
 800aa16:	2b20      	cmp	r3, #32
 800aa18:	d14e      	bne.n	800aab8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa20:	b2db      	uxtb	r3, r3
 800aa22:	3b01      	subs	r3, #1
 800aa24:	2b02      	cmp	r3, #2
 800aa26:	d840      	bhi.n	800aaaa <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	889b      	ldrh	r3, [r3, #4]
 800aa2c:	b2db      	uxtb	r3, r3
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d836      	bhi.n	800aaa0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	889b      	ldrh	r3, [r3, #4]
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	4619      	mov	r1, r3
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	f7ff fedc 	bl	800a7f8 <USBD_CoreFindIF>
 800aa40:	4603      	mov	r3, r0
 800aa42:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aa44:	7bbb      	ldrb	r3, [r7, #14]
 800aa46:	2bff      	cmp	r3, #255	@ 0xff
 800aa48:	d01d      	beq.n	800aa86 <USBD_StdItfReq+0x92>
 800aa4a:	7bbb      	ldrb	r3, [r7, #14]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d11a      	bne.n	800aa86 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800aa50:	7bba      	ldrb	r2, [r7, #14]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	32ae      	adds	r2, #174	@ 0xae
 800aa56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa5a:	689b      	ldr	r3, [r3, #8]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d00f      	beq.n	800aa80 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800aa60:	7bba      	ldrb	r2, [r7, #14]
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800aa68:	7bba      	ldrb	r2, [r7, #14]
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	32ae      	adds	r2, #174	@ 0xae
 800aa6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa72:	689b      	ldr	r3, [r3, #8]
 800aa74:	6839      	ldr	r1, [r7, #0]
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	4798      	blx	r3
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aa7e:	e004      	b.n	800aa8a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800aa80:	2303      	movs	r3, #3
 800aa82:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aa84:	e001      	b.n	800aa8a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800aa86:	2303      	movs	r3, #3
 800aa88:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	88db      	ldrh	r3, [r3, #6]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d110      	bne.n	800aab4 <USBD_StdItfReq+0xc0>
 800aa92:	7bfb      	ldrb	r3, [r7, #15]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d10d      	bne.n	800aab4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 fddc 	bl	800b656 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa9e:	e009      	b.n	800aab4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800aaa0:	6839      	ldr	r1, [r7, #0]
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 fcf9 	bl	800b49a <USBD_CtlError>
          break;
 800aaa8:	e004      	b.n	800aab4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800aaaa:	6839      	ldr	r1, [r7, #0]
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f000 fcf4 	bl	800b49a <USBD_CtlError>
          break;
 800aab2:	e000      	b.n	800aab6 <USBD_StdItfReq+0xc2>
          break;
 800aab4:	bf00      	nop
      }
      break;
 800aab6:	e004      	b.n	800aac2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800aab8:	6839      	ldr	r1, [r7, #0]
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f000 fced 	bl	800b49a <USBD_CtlError>
      break;
 800aac0:	bf00      	nop
  }

  return ret;
 800aac2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3710      	adds	r7, #16
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b084      	sub	sp, #16
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
 800aad4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800aad6:	2300      	movs	r3, #0
 800aad8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	889b      	ldrh	r3, [r3, #4]
 800aade:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aae8:	2b40      	cmp	r3, #64	@ 0x40
 800aaea:	d007      	beq.n	800aafc <USBD_StdEPReq+0x30>
 800aaec:	2b40      	cmp	r3, #64	@ 0x40
 800aaee:	f200 8181 	bhi.w	800adf4 <USBD_StdEPReq+0x328>
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d02a      	beq.n	800ab4c <USBD_StdEPReq+0x80>
 800aaf6:	2b20      	cmp	r3, #32
 800aaf8:	f040 817c 	bne.w	800adf4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800aafc:	7bbb      	ldrb	r3, [r7, #14]
 800aafe:	4619      	mov	r1, r3
 800ab00:	6878      	ldr	r0, [r7, #4]
 800ab02:	f7ff fe86 	bl	800a812 <USBD_CoreFindEP>
 800ab06:	4603      	mov	r3, r0
 800ab08:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab0a:	7b7b      	ldrb	r3, [r7, #13]
 800ab0c:	2bff      	cmp	r3, #255	@ 0xff
 800ab0e:	f000 8176 	beq.w	800adfe <USBD_StdEPReq+0x332>
 800ab12:	7b7b      	ldrb	r3, [r7, #13]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	f040 8172 	bne.w	800adfe <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800ab1a:	7b7a      	ldrb	r2, [r7, #13]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ab22:	7b7a      	ldrb	r2, [r7, #13]
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	32ae      	adds	r2, #174	@ 0xae
 800ab28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab2c:	689b      	ldr	r3, [r3, #8]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	f000 8165 	beq.w	800adfe <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ab34:	7b7a      	ldrb	r2, [r7, #13]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	32ae      	adds	r2, #174	@ 0xae
 800ab3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab3e:	689b      	ldr	r3, [r3, #8]
 800ab40:	6839      	ldr	r1, [r7, #0]
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	4798      	blx	r3
 800ab46:	4603      	mov	r3, r0
 800ab48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ab4a:	e158      	b.n	800adfe <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	785b      	ldrb	r3, [r3, #1]
 800ab50:	2b03      	cmp	r3, #3
 800ab52:	d008      	beq.n	800ab66 <USBD_StdEPReq+0x9a>
 800ab54:	2b03      	cmp	r3, #3
 800ab56:	f300 8147 	bgt.w	800ade8 <USBD_StdEPReq+0x31c>
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	f000 809b 	beq.w	800ac96 <USBD_StdEPReq+0x1ca>
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d03c      	beq.n	800abde <USBD_StdEPReq+0x112>
 800ab64:	e140      	b.n	800ade8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab6c:	b2db      	uxtb	r3, r3
 800ab6e:	2b02      	cmp	r3, #2
 800ab70:	d002      	beq.n	800ab78 <USBD_StdEPReq+0xac>
 800ab72:	2b03      	cmp	r3, #3
 800ab74:	d016      	beq.n	800aba4 <USBD_StdEPReq+0xd8>
 800ab76:	e02c      	b.n	800abd2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab78:	7bbb      	ldrb	r3, [r7, #14]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d00d      	beq.n	800ab9a <USBD_StdEPReq+0xce>
 800ab7e:	7bbb      	ldrb	r3, [r7, #14]
 800ab80:	2b80      	cmp	r3, #128	@ 0x80
 800ab82:	d00a      	beq.n	800ab9a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab84:	7bbb      	ldrb	r3, [r7, #14]
 800ab86:	4619      	mov	r1, r3
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f001 f95d 	bl	800be48 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab8e:	2180      	movs	r1, #128	@ 0x80
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f001 f959 	bl	800be48 <USBD_LL_StallEP>
 800ab96:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab98:	e020      	b.n	800abdc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ab9a:	6839      	ldr	r1, [r7, #0]
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f000 fc7c 	bl	800b49a <USBD_CtlError>
              break;
 800aba2:	e01b      	b.n	800abdc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	885b      	ldrh	r3, [r3, #2]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d10e      	bne.n	800abca <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800abac:	7bbb      	ldrb	r3, [r7, #14]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d00b      	beq.n	800abca <USBD_StdEPReq+0xfe>
 800abb2:	7bbb      	ldrb	r3, [r7, #14]
 800abb4:	2b80      	cmp	r3, #128	@ 0x80
 800abb6:	d008      	beq.n	800abca <USBD_StdEPReq+0xfe>
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	88db      	ldrh	r3, [r3, #6]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d104      	bne.n	800abca <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800abc0:	7bbb      	ldrb	r3, [r7, #14]
 800abc2:	4619      	mov	r1, r3
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f001 f93f 	bl	800be48 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f000 fd43 	bl	800b656 <USBD_CtlSendStatus>

              break;
 800abd0:	e004      	b.n	800abdc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800abd2:	6839      	ldr	r1, [r7, #0]
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f000 fc60 	bl	800b49a <USBD_CtlError>
              break;
 800abda:	bf00      	nop
          }
          break;
 800abdc:	e109      	b.n	800adf2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abe4:	b2db      	uxtb	r3, r3
 800abe6:	2b02      	cmp	r3, #2
 800abe8:	d002      	beq.n	800abf0 <USBD_StdEPReq+0x124>
 800abea:	2b03      	cmp	r3, #3
 800abec:	d016      	beq.n	800ac1c <USBD_StdEPReq+0x150>
 800abee:	e04b      	b.n	800ac88 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abf0:	7bbb      	ldrb	r3, [r7, #14]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d00d      	beq.n	800ac12 <USBD_StdEPReq+0x146>
 800abf6:	7bbb      	ldrb	r3, [r7, #14]
 800abf8:	2b80      	cmp	r3, #128	@ 0x80
 800abfa:	d00a      	beq.n	800ac12 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800abfc:	7bbb      	ldrb	r3, [r7, #14]
 800abfe:	4619      	mov	r1, r3
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f001 f921 	bl	800be48 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac06:	2180      	movs	r1, #128	@ 0x80
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f001 f91d 	bl	800be48 <USBD_LL_StallEP>
 800ac0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ac10:	e040      	b.n	800ac94 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ac12:	6839      	ldr	r1, [r7, #0]
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f000 fc40 	bl	800b49a <USBD_CtlError>
              break;
 800ac1a:	e03b      	b.n	800ac94 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	885b      	ldrh	r3, [r3, #2]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d136      	bne.n	800ac92 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ac24:	7bbb      	ldrb	r3, [r7, #14]
 800ac26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d004      	beq.n	800ac38 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ac2e:	7bbb      	ldrb	r3, [r7, #14]
 800ac30:	4619      	mov	r1, r3
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f001 f927 	bl	800be86 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f000 fd0c 	bl	800b656 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ac3e:	7bbb      	ldrb	r3, [r7, #14]
 800ac40:	4619      	mov	r1, r3
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f7ff fde5 	bl	800a812 <USBD_CoreFindEP>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac4c:	7b7b      	ldrb	r3, [r7, #13]
 800ac4e:	2bff      	cmp	r3, #255	@ 0xff
 800ac50:	d01f      	beq.n	800ac92 <USBD_StdEPReq+0x1c6>
 800ac52:	7b7b      	ldrb	r3, [r7, #13]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d11c      	bne.n	800ac92 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ac58:	7b7a      	ldrb	r2, [r7, #13]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ac60:	7b7a      	ldrb	r2, [r7, #13]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	32ae      	adds	r2, #174	@ 0xae
 800ac66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac6a:	689b      	ldr	r3, [r3, #8]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d010      	beq.n	800ac92 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ac70:	7b7a      	ldrb	r2, [r7, #13]
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	32ae      	adds	r2, #174	@ 0xae
 800ac76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	6839      	ldr	r1, [r7, #0]
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	4798      	blx	r3
 800ac82:	4603      	mov	r3, r0
 800ac84:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ac86:	e004      	b.n	800ac92 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ac88:	6839      	ldr	r1, [r7, #0]
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f000 fc05 	bl	800b49a <USBD_CtlError>
              break;
 800ac90:	e000      	b.n	800ac94 <USBD_StdEPReq+0x1c8>
              break;
 800ac92:	bf00      	nop
          }
          break;
 800ac94:	e0ad      	b.n	800adf2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac9c:	b2db      	uxtb	r3, r3
 800ac9e:	2b02      	cmp	r3, #2
 800aca0:	d002      	beq.n	800aca8 <USBD_StdEPReq+0x1dc>
 800aca2:	2b03      	cmp	r3, #3
 800aca4:	d033      	beq.n	800ad0e <USBD_StdEPReq+0x242>
 800aca6:	e099      	b.n	800addc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aca8:	7bbb      	ldrb	r3, [r7, #14]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d007      	beq.n	800acbe <USBD_StdEPReq+0x1f2>
 800acae:	7bbb      	ldrb	r3, [r7, #14]
 800acb0:	2b80      	cmp	r3, #128	@ 0x80
 800acb2:	d004      	beq.n	800acbe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800acb4:	6839      	ldr	r1, [r7, #0]
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 fbef 	bl	800b49a <USBD_CtlError>
                break;
 800acbc:	e093      	b.n	800ade6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800acbe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	da0b      	bge.n	800acde <USBD_StdEPReq+0x212>
 800acc6:	7bbb      	ldrb	r3, [r7, #14]
 800acc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800accc:	4613      	mov	r3, r2
 800acce:	009b      	lsls	r3, r3, #2
 800acd0:	4413      	add	r3, r2
 800acd2:	009b      	lsls	r3, r3, #2
 800acd4:	3310      	adds	r3, #16
 800acd6:	687a      	ldr	r2, [r7, #4]
 800acd8:	4413      	add	r3, r2
 800acda:	3304      	adds	r3, #4
 800acdc:	e00b      	b.n	800acf6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800acde:	7bbb      	ldrb	r3, [r7, #14]
 800ace0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ace4:	4613      	mov	r3, r2
 800ace6:	009b      	lsls	r3, r3, #2
 800ace8:	4413      	add	r3, r2
 800acea:	009b      	lsls	r3, r3, #2
 800acec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	4413      	add	r3, r2
 800acf4:	3304      	adds	r3, #4
 800acf6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	2200      	movs	r2, #0
 800acfc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	330e      	adds	r3, #14
 800ad02:	2202      	movs	r2, #2
 800ad04:	4619      	mov	r1, r3
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f000 fc44 	bl	800b594 <USBD_CtlSendData>
              break;
 800ad0c:	e06b      	b.n	800ade6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ad0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	da11      	bge.n	800ad3a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ad16:	7bbb      	ldrb	r3, [r7, #14]
 800ad18:	f003 020f 	and.w	r2, r3, #15
 800ad1c:	6879      	ldr	r1, [r7, #4]
 800ad1e:	4613      	mov	r3, r2
 800ad20:	009b      	lsls	r3, r3, #2
 800ad22:	4413      	add	r3, r2
 800ad24:	009b      	lsls	r3, r3, #2
 800ad26:	440b      	add	r3, r1
 800ad28:	3323      	adds	r3, #35	@ 0x23
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d117      	bne.n	800ad60 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ad30:	6839      	ldr	r1, [r7, #0]
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 fbb1 	bl	800b49a <USBD_CtlError>
                  break;
 800ad38:	e055      	b.n	800ade6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ad3a:	7bbb      	ldrb	r3, [r7, #14]
 800ad3c:	f003 020f 	and.w	r2, r3, #15
 800ad40:	6879      	ldr	r1, [r7, #4]
 800ad42:	4613      	mov	r3, r2
 800ad44:	009b      	lsls	r3, r3, #2
 800ad46:	4413      	add	r3, r2
 800ad48:	009b      	lsls	r3, r3, #2
 800ad4a:	440b      	add	r3, r1
 800ad4c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ad50:	781b      	ldrb	r3, [r3, #0]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d104      	bne.n	800ad60 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ad56:	6839      	ldr	r1, [r7, #0]
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 fb9e 	bl	800b49a <USBD_CtlError>
                  break;
 800ad5e:	e042      	b.n	800ade6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	da0b      	bge.n	800ad80 <USBD_StdEPReq+0x2b4>
 800ad68:	7bbb      	ldrb	r3, [r7, #14]
 800ad6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ad6e:	4613      	mov	r3, r2
 800ad70:	009b      	lsls	r3, r3, #2
 800ad72:	4413      	add	r3, r2
 800ad74:	009b      	lsls	r3, r3, #2
 800ad76:	3310      	adds	r3, #16
 800ad78:	687a      	ldr	r2, [r7, #4]
 800ad7a:	4413      	add	r3, r2
 800ad7c:	3304      	adds	r3, #4
 800ad7e:	e00b      	b.n	800ad98 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad80:	7bbb      	ldrb	r3, [r7, #14]
 800ad82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad86:	4613      	mov	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	4413      	add	r3, r2
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ad92:	687a      	ldr	r2, [r7, #4]
 800ad94:	4413      	add	r3, r2
 800ad96:	3304      	adds	r3, #4
 800ad98:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ad9a:	7bbb      	ldrb	r3, [r7, #14]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d002      	beq.n	800ada6 <USBD_StdEPReq+0x2da>
 800ada0:	7bbb      	ldrb	r3, [r7, #14]
 800ada2:	2b80      	cmp	r3, #128	@ 0x80
 800ada4:	d103      	bne.n	800adae <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	2200      	movs	r2, #0
 800adaa:	739a      	strb	r2, [r3, #14]
 800adac:	e00e      	b.n	800adcc <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800adae:	7bbb      	ldrb	r3, [r7, #14]
 800adb0:	4619      	mov	r1, r3
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f001 f886 	bl	800bec4 <USBD_LL_IsStallEP>
 800adb8:	4603      	mov	r3, r0
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d003      	beq.n	800adc6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	2201      	movs	r2, #1
 800adc2:	739a      	strb	r2, [r3, #14]
 800adc4:	e002      	b.n	800adcc <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	2200      	movs	r2, #0
 800adca:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	330e      	adds	r3, #14
 800add0:	2202      	movs	r2, #2
 800add2:	4619      	mov	r1, r3
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f000 fbdd 	bl	800b594 <USBD_CtlSendData>
              break;
 800adda:	e004      	b.n	800ade6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800addc:	6839      	ldr	r1, [r7, #0]
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 fb5b 	bl	800b49a <USBD_CtlError>
              break;
 800ade4:	bf00      	nop
          }
          break;
 800ade6:	e004      	b.n	800adf2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800ade8:	6839      	ldr	r1, [r7, #0]
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	f000 fb55 	bl	800b49a <USBD_CtlError>
          break;
 800adf0:	bf00      	nop
      }
      break;
 800adf2:	e005      	b.n	800ae00 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800adf4:	6839      	ldr	r1, [r7, #0]
 800adf6:	6878      	ldr	r0, [r7, #4]
 800adf8:	f000 fb4f 	bl	800b49a <USBD_CtlError>
      break;
 800adfc:	e000      	b.n	800ae00 <USBD_StdEPReq+0x334>
      break;
 800adfe:	bf00      	nop
  }

  return ret;
 800ae00:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3710      	adds	r7, #16
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}
	...

0800ae0c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b084      	sub	sp, #16
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
 800ae14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ae16:	2300      	movs	r3, #0
 800ae18:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	885b      	ldrh	r3, [r3, #2]
 800ae26:	0a1b      	lsrs	r3, r3, #8
 800ae28:	b29b      	uxth	r3, r3
 800ae2a:	3b01      	subs	r3, #1
 800ae2c:	2b06      	cmp	r3, #6
 800ae2e:	f200 8128 	bhi.w	800b082 <USBD_GetDescriptor+0x276>
 800ae32:	a201      	add	r2, pc, #4	@ (adr r2, 800ae38 <USBD_GetDescriptor+0x2c>)
 800ae34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae38:	0800ae55 	.word	0x0800ae55
 800ae3c:	0800ae6d 	.word	0x0800ae6d
 800ae40:	0800aead 	.word	0x0800aead
 800ae44:	0800b083 	.word	0x0800b083
 800ae48:	0800b083 	.word	0x0800b083
 800ae4c:	0800b023 	.word	0x0800b023
 800ae50:	0800b04f 	.word	0x0800b04f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	687a      	ldr	r2, [r7, #4]
 800ae5e:	7c12      	ldrb	r2, [r2, #16]
 800ae60:	f107 0108 	add.w	r1, r7, #8
 800ae64:	4610      	mov	r0, r2
 800ae66:	4798      	blx	r3
 800ae68:	60f8      	str	r0, [r7, #12]
      break;
 800ae6a:	e112      	b.n	800b092 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	7c1b      	ldrb	r3, [r3, #16]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d10d      	bne.n	800ae90 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae7c:	f107 0208 	add.w	r2, r7, #8
 800ae80:	4610      	mov	r0, r2
 800ae82:	4798      	blx	r3
 800ae84:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	3301      	adds	r3, #1
 800ae8a:	2202      	movs	r2, #2
 800ae8c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ae8e:	e100      	b.n	800b092 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae98:	f107 0208 	add.w	r2, r7, #8
 800ae9c:	4610      	mov	r0, r2
 800ae9e:	4798      	blx	r3
 800aea0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	3301      	adds	r3, #1
 800aea6:	2202      	movs	r2, #2
 800aea8:	701a      	strb	r2, [r3, #0]
      break;
 800aeaa:	e0f2      	b.n	800b092 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	885b      	ldrh	r3, [r3, #2]
 800aeb0:	b2db      	uxtb	r3, r3
 800aeb2:	2b05      	cmp	r3, #5
 800aeb4:	f200 80ac 	bhi.w	800b010 <USBD_GetDescriptor+0x204>
 800aeb8:	a201      	add	r2, pc, #4	@ (adr r2, 800aec0 <USBD_GetDescriptor+0xb4>)
 800aeba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aebe:	bf00      	nop
 800aec0:	0800aed9 	.word	0x0800aed9
 800aec4:	0800af0d 	.word	0x0800af0d
 800aec8:	0800af41 	.word	0x0800af41
 800aecc:	0800af75 	.word	0x0800af75
 800aed0:	0800afa9 	.word	0x0800afa9
 800aed4:	0800afdd 	.word	0x0800afdd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d00b      	beq.n	800aefc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	7c12      	ldrb	r2, [r2, #16]
 800aef0:	f107 0108 	add.w	r1, r7, #8
 800aef4:	4610      	mov	r0, r2
 800aef6:	4798      	blx	r3
 800aef8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aefa:	e091      	b.n	800b020 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aefc:	6839      	ldr	r1, [r7, #0]
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f000 facb 	bl	800b49a <USBD_CtlError>
            err++;
 800af04:	7afb      	ldrb	r3, [r7, #11]
 800af06:	3301      	adds	r3, #1
 800af08:	72fb      	strb	r3, [r7, #11]
          break;
 800af0a:	e089      	b.n	800b020 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af12:	689b      	ldr	r3, [r3, #8]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d00b      	beq.n	800af30 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af1e:	689b      	ldr	r3, [r3, #8]
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	7c12      	ldrb	r2, [r2, #16]
 800af24:	f107 0108 	add.w	r1, r7, #8
 800af28:	4610      	mov	r0, r2
 800af2a:	4798      	blx	r3
 800af2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af2e:	e077      	b.n	800b020 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af30:	6839      	ldr	r1, [r7, #0]
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 fab1 	bl	800b49a <USBD_CtlError>
            err++;
 800af38:	7afb      	ldrb	r3, [r7, #11]
 800af3a:	3301      	adds	r3, #1
 800af3c:	72fb      	strb	r3, [r7, #11]
          break;
 800af3e:	e06f      	b.n	800b020 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af46:	68db      	ldr	r3, [r3, #12]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d00b      	beq.n	800af64 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af52:	68db      	ldr	r3, [r3, #12]
 800af54:	687a      	ldr	r2, [r7, #4]
 800af56:	7c12      	ldrb	r2, [r2, #16]
 800af58:	f107 0108 	add.w	r1, r7, #8
 800af5c:	4610      	mov	r0, r2
 800af5e:	4798      	blx	r3
 800af60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af62:	e05d      	b.n	800b020 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af64:	6839      	ldr	r1, [r7, #0]
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f000 fa97 	bl	800b49a <USBD_CtlError>
            err++;
 800af6c:	7afb      	ldrb	r3, [r7, #11]
 800af6e:	3301      	adds	r3, #1
 800af70:	72fb      	strb	r3, [r7, #11]
          break;
 800af72:	e055      	b.n	800b020 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af7a:	691b      	ldr	r3, [r3, #16]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d00b      	beq.n	800af98 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af86:	691b      	ldr	r3, [r3, #16]
 800af88:	687a      	ldr	r2, [r7, #4]
 800af8a:	7c12      	ldrb	r2, [r2, #16]
 800af8c:	f107 0108 	add.w	r1, r7, #8
 800af90:	4610      	mov	r0, r2
 800af92:	4798      	blx	r3
 800af94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af96:	e043      	b.n	800b020 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af98:	6839      	ldr	r1, [r7, #0]
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 fa7d 	bl	800b49a <USBD_CtlError>
            err++;
 800afa0:	7afb      	ldrb	r3, [r7, #11]
 800afa2:	3301      	adds	r3, #1
 800afa4:	72fb      	strb	r3, [r7, #11]
          break;
 800afa6:	e03b      	b.n	800b020 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afae:	695b      	ldr	r3, [r3, #20]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d00b      	beq.n	800afcc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afba:	695b      	ldr	r3, [r3, #20]
 800afbc:	687a      	ldr	r2, [r7, #4]
 800afbe:	7c12      	ldrb	r2, [r2, #16]
 800afc0:	f107 0108 	add.w	r1, r7, #8
 800afc4:	4610      	mov	r0, r2
 800afc6:	4798      	blx	r3
 800afc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afca:	e029      	b.n	800b020 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800afcc:	6839      	ldr	r1, [r7, #0]
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f000 fa63 	bl	800b49a <USBD_CtlError>
            err++;
 800afd4:	7afb      	ldrb	r3, [r7, #11]
 800afd6:	3301      	adds	r3, #1
 800afd8:	72fb      	strb	r3, [r7, #11]
          break;
 800afda:	e021      	b.n	800b020 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afe2:	699b      	ldr	r3, [r3, #24]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d00b      	beq.n	800b000 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afee:	699b      	ldr	r3, [r3, #24]
 800aff0:	687a      	ldr	r2, [r7, #4]
 800aff2:	7c12      	ldrb	r2, [r2, #16]
 800aff4:	f107 0108 	add.w	r1, r7, #8
 800aff8:	4610      	mov	r0, r2
 800affa:	4798      	blx	r3
 800affc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800affe:	e00f      	b.n	800b020 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b000:	6839      	ldr	r1, [r7, #0]
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f000 fa49 	bl	800b49a <USBD_CtlError>
            err++;
 800b008:	7afb      	ldrb	r3, [r7, #11]
 800b00a:	3301      	adds	r3, #1
 800b00c:	72fb      	strb	r3, [r7, #11]
          break;
 800b00e:	e007      	b.n	800b020 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b010:	6839      	ldr	r1, [r7, #0]
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f000 fa41 	bl	800b49a <USBD_CtlError>
          err++;
 800b018:	7afb      	ldrb	r3, [r7, #11]
 800b01a:	3301      	adds	r3, #1
 800b01c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b01e:	bf00      	nop
      }
      break;
 800b020:	e037      	b.n	800b092 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	7c1b      	ldrb	r3, [r3, #16]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d109      	bne.n	800b03e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b030:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b032:	f107 0208 	add.w	r2, r7, #8
 800b036:	4610      	mov	r0, r2
 800b038:	4798      	blx	r3
 800b03a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b03c:	e029      	b.n	800b092 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b03e:	6839      	ldr	r1, [r7, #0]
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f000 fa2a 	bl	800b49a <USBD_CtlError>
        err++;
 800b046:	7afb      	ldrb	r3, [r7, #11]
 800b048:	3301      	adds	r3, #1
 800b04a:	72fb      	strb	r3, [r7, #11]
      break;
 800b04c:	e021      	b.n	800b092 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	7c1b      	ldrb	r3, [r3, #16]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d10d      	bne.n	800b072 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b05c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b05e:	f107 0208 	add.w	r2, r7, #8
 800b062:	4610      	mov	r0, r2
 800b064:	4798      	blx	r3
 800b066:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	3301      	adds	r3, #1
 800b06c:	2207      	movs	r2, #7
 800b06e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b070:	e00f      	b.n	800b092 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b072:	6839      	ldr	r1, [r7, #0]
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f000 fa10 	bl	800b49a <USBD_CtlError>
        err++;
 800b07a:	7afb      	ldrb	r3, [r7, #11]
 800b07c:	3301      	adds	r3, #1
 800b07e:	72fb      	strb	r3, [r7, #11]
      break;
 800b080:	e007      	b.n	800b092 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b082:	6839      	ldr	r1, [r7, #0]
 800b084:	6878      	ldr	r0, [r7, #4]
 800b086:	f000 fa08 	bl	800b49a <USBD_CtlError>
      err++;
 800b08a:	7afb      	ldrb	r3, [r7, #11]
 800b08c:	3301      	adds	r3, #1
 800b08e:	72fb      	strb	r3, [r7, #11]
      break;
 800b090:	bf00      	nop
  }

  if (err != 0U)
 800b092:	7afb      	ldrb	r3, [r7, #11]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d11e      	bne.n	800b0d6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	88db      	ldrh	r3, [r3, #6]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d016      	beq.n	800b0ce <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b0a0:	893b      	ldrh	r3, [r7, #8]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d00e      	beq.n	800b0c4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	88da      	ldrh	r2, [r3, #6]
 800b0aa:	893b      	ldrh	r3, [r7, #8]
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	bf28      	it	cs
 800b0b0:	4613      	movcs	r3, r2
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b0b6:	893b      	ldrh	r3, [r7, #8]
 800b0b8:	461a      	mov	r2, r3
 800b0ba:	68f9      	ldr	r1, [r7, #12]
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f000 fa69 	bl	800b594 <USBD_CtlSendData>
 800b0c2:	e009      	b.n	800b0d8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b0c4:	6839      	ldr	r1, [r7, #0]
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f000 f9e7 	bl	800b49a <USBD_CtlError>
 800b0cc:	e004      	b.n	800b0d8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f000 fac1 	bl	800b656 <USBD_CtlSendStatus>
 800b0d4:	e000      	b.n	800b0d8 <USBD_GetDescriptor+0x2cc>
    return;
 800b0d6:	bf00      	nop
  }
}
 800b0d8:	3710      	adds	r7, #16
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}
 800b0de:	bf00      	nop

0800b0e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b084      	sub	sp, #16
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
 800b0e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	889b      	ldrh	r3, [r3, #4]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d131      	bne.n	800b156 <USBD_SetAddress+0x76>
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	88db      	ldrh	r3, [r3, #6]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d12d      	bne.n	800b156 <USBD_SetAddress+0x76>
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	885b      	ldrh	r3, [r3, #2]
 800b0fe:	2b7f      	cmp	r3, #127	@ 0x7f
 800b100:	d829      	bhi.n	800b156 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	885b      	ldrh	r3, [r3, #2]
 800b106:	b2db      	uxtb	r3, r3
 800b108:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b10c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b114:	b2db      	uxtb	r3, r3
 800b116:	2b03      	cmp	r3, #3
 800b118:	d104      	bne.n	800b124 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b11a:	6839      	ldr	r1, [r7, #0]
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f000 f9bc 	bl	800b49a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b122:	e01d      	b.n	800b160 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	7bfa      	ldrb	r2, [r7, #15]
 800b128:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b12c:	7bfb      	ldrb	r3, [r7, #15]
 800b12e:	4619      	mov	r1, r3
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f000 fef3 	bl	800bf1c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f000 fa8d 	bl	800b656 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b13c:	7bfb      	ldrb	r3, [r7, #15]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d004      	beq.n	800b14c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	2202      	movs	r2, #2
 800b146:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b14a:	e009      	b.n	800b160 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2201      	movs	r2, #1
 800b150:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b154:	e004      	b.n	800b160 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b156:	6839      	ldr	r1, [r7, #0]
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f000 f99e 	bl	800b49a <USBD_CtlError>
  }
}
 800b15e:	bf00      	nop
 800b160:	bf00      	nop
 800b162:	3710      	adds	r7, #16
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}

0800b168 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b084      	sub	sp, #16
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
 800b170:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b172:	2300      	movs	r3, #0
 800b174:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	885b      	ldrh	r3, [r3, #2]
 800b17a:	b2da      	uxtb	r2, r3
 800b17c:	4b4e      	ldr	r3, [pc, #312]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b17e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b180:	4b4d      	ldr	r3, [pc, #308]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	2b01      	cmp	r3, #1
 800b186:	d905      	bls.n	800b194 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b188:	6839      	ldr	r1, [r7, #0]
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f000 f985 	bl	800b49a <USBD_CtlError>
    return USBD_FAIL;
 800b190:	2303      	movs	r3, #3
 800b192:	e08c      	b.n	800b2ae <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b19a:	b2db      	uxtb	r3, r3
 800b19c:	2b02      	cmp	r3, #2
 800b19e:	d002      	beq.n	800b1a6 <USBD_SetConfig+0x3e>
 800b1a0:	2b03      	cmp	r3, #3
 800b1a2:	d029      	beq.n	800b1f8 <USBD_SetConfig+0x90>
 800b1a4:	e075      	b.n	800b292 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b1a6:	4b44      	ldr	r3, [pc, #272]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d020      	beq.n	800b1f0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b1ae:	4b42      	ldr	r3, [pc, #264]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b1b0:	781b      	ldrb	r3, [r3, #0]
 800b1b2:	461a      	mov	r2, r3
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b1b8:	4b3f      	ldr	r3, [pc, #252]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b1ba:	781b      	ldrb	r3, [r3, #0]
 800b1bc:	4619      	mov	r1, r3
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f7fe ffcf 	bl	800a162 <USBD_SetClassConfig>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b1c8:	7bfb      	ldrb	r3, [r7, #15]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d008      	beq.n	800b1e0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b1ce:	6839      	ldr	r1, [r7, #0]
 800b1d0:	6878      	ldr	r0, [r7, #4]
 800b1d2:	f000 f962 	bl	800b49a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2202      	movs	r2, #2
 800b1da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b1de:	e065      	b.n	800b2ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f000 fa38 	bl	800b656 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2203      	movs	r2, #3
 800b1ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b1ee:	e05d      	b.n	800b2ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f000 fa30 	bl	800b656 <USBD_CtlSendStatus>
      break;
 800b1f6:	e059      	b.n	800b2ac <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b1f8:	4b2f      	ldr	r3, [pc, #188]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b1fa:	781b      	ldrb	r3, [r3, #0]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d112      	bne.n	800b226 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2202      	movs	r2, #2
 800b204:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b208:	4b2b      	ldr	r3, [pc, #172]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	461a      	mov	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b212:	4b29      	ldr	r3, [pc, #164]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	4619      	mov	r1, r3
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	f7fe ffbe 	bl	800a19a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f000 fa19 	bl	800b656 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b224:	e042      	b.n	800b2ac <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b226:	4b24      	ldr	r3, [pc, #144]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b228:	781b      	ldrb	r3, [r3, #0]
 800b22a:	461a      	mov	r2, r3
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	429a      	cmp	r2, r3
 800b232:	d02a      	beq.n	800b28a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	b2db      	uxtb	r3, r3
 800b23a:	4619      	mov	r1, r3
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f7fe ffac 	bl	800a19a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b242:	4b1d      	ldr	r3, [pc, #116]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b244:	781b      	ldrb	r3, [r3, #0]
 800b246:	461a      	mov	r2, r3
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b24c:	4b1a      	ldr	r3, [pc, #104]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	4619      	mov	r1, r3
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f7fe ff85 	bl	800a162 <USBD_SetClassConfig>
 800b258:	4603      	mov	r3, r0
 800b25a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b25c:	7bfb      	ldrb	r3, [r7, #15]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d00f      	beq.n	800b282 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b262:	6839      	ldr	r1, [r7, #0]
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f000 f918 	bl	800b49a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	685b      	ldr	r3, [r3, #4]
 800b26e:	b2db      	uxtb	r3, r3
 800b270:	4619      	mov	r1, r3
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f7fe ff91 	bl	800a19a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2202      	movs	r2, #2
 800b27c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b280:	e014      	b.n	800b2ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f000 f9e7 	bl	800b656 <USBD_CtlSendStatus>
      break;
 800b288:	e010      	b.n	800b2ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f000 f9e3 	bl	800b656 <USBD_CtlSendStatus>
      break;
 800b290:	e00c      	b.n	800b2ac <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b292:	6839      	ldr	r1, [r7, #0]
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f000 f900 	bl	800b49a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b29a:	4b07      	ldr	r3, [pc, #28]	@ (800b2b8 <USBD_SetConfig+0x150>)
 800b29c:	781b      	ldrb	r3, [r3, #0]
 800b29e:	4619      	mov	r1, r3
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	f7fe ff7a 	bl	800a19a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b2a6:	2303      	movs	r3, #3
 800b2a8:	73fb      	strb	r3, [r7, #15]
      break;
 800b2aa:	bf00      	nop
  }

  return ret;
 800b2ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3710      	adds	r7, #16
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	2000061c 	.word	0x2000061c

0800b2bc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	88db      	ldrh	r3, [r3, #6]
 800b2ca:	2b01      	cmp	r3, #1
 800b2cc:	d004      	beq.n	800b2d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b2ce:	6839      	ldr	r1, [r7, #0]
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f000 f8e2 	bl	800b49a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b2d6:	e023      	b.n	800b320 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2de:	b2db      	uxtb	r3, r3
 800b2e0:	2b02      	cmp	r3, #2
 800b2e2:	dc02      	bgt.n	800b2ea <USBD_GetConfig+0x2e>
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	dc03      	bgt.n	800b2f0 <USBD_GetConfig+0x34>
 800b2e8:	e015      	b.n	800b316 <USBD_GetConfig+0x5a>
 800b2ea:	2b03      	cmp	r3, #3
 800b2ec:	d00b      	beq.n	800b306 <USBD_GetConfig+0x4a>
 800b2ee:	e012      	b.n	800b316 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	3308      	adds	r3, #8
 800b2fa:	2201      	movs	r2, #1
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f000 f948 	bl	800b594 <USBD_CtlSendData>
        break;
 800b304:	e00c      	b.n	800b320 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	3304      	adds	r3, #4
 800b30a:	2201      	movs	r2, #1
 800b30c:	4619      	mov	r1, r3
 800b30e:	6878      	ldr	r0, [r7, #4]
 800b310:	f000 f940 	bl	800b594 <USBD_CtlSendData>
        break;
 800b314:	e004      	b.n	800b320 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b316:	6839      	ldr	r1, [r7, #0]
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f000 f8be 	bl	800b49a <USBD_CtlError>
        break;
 800b31e:	bf00      	nop
}
 800b320:	bf00      	nop
 800b322:	3708      	adds	r7, #8
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b082      	sub	sp, #8
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	3b01      	subs	r3, #1
 800b33c:	2b02      	cmp	r3, #2
 800b33e:	d81e      	bhi.n	800b37e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	88db      	ldrh	r3, [r3, #6]
 800b344:	2b02      	cmp	r3, #2
 800b346:	d004      	beq.n	800b352 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b348:	6839      	ldr	r1, [r7, #0]
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f000 f8a5 	bl	800b49a <USBD_CtlError>
        break;
 800b350:	e01a      	b.n	800b388 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2201      	movs	r2, #1
 800b356:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d005      	beq.n	800b36e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	68db      	ldr	r3, [r3, #12]
 800b366:	f043 0202 	orr.w	r2, r3, #2
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	330c      	adds	r3, #12
 800b372:	2202      	movs	r2, #2
 800b374:	4619      	mov	r1, r3
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f000 f90c 	bl	800b594 <USBD_CtlSendData>
      break;
 800b37c:	e004      	b.n	800b388 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b37e:	6839      	ldr	r1, [r7, #0]
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f000 f88a 	bl	800b49a <USBD_CtlError>
      break;
 800b386:	bf00      	nop
  }
}
 800b388:	bf00      	nop
 800b38a:	3708      	adds	r7, #8
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}

0800b390 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
 800b398:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	885b      	ldrh	r3, [r3, #2]
 800b39e:	2b01      	cmp	r3, #1
 800b3a0:	d107      	bne.n	800b3b2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f000 f953 	bl	800b656 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b3b0:	e013      	b.n	800b3da <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	885b      	ldrh	r3, [r3, #2]
 800b3b6:	2b02      	cmp	r3, #2
 800b3b8:	d10b      	bne.n	800b3d2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	889b      	ldrh	r3, [r3, #4]
 800b3be:	0a1b      	lsrs	r3, r3, #8
 800b3c0:	b29b      	uxth	r3, r3
 800b3c2:	b2da      	uxtb	r2, r3
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 f943 	bl	800b656 <USBD_CtlSendStatus>
}
 800b3d0:	e003      	b.n	800b3da <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b3d2:	6839      	ldr	r1, [r7, #0]
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f000 f860 	bl	800b49a <USBD_CtlError>
}
 800b3da:	bf00      	nop
 800b3dc:	3708      	adds	r7, #8
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd80      	pop	{r7, pc}

0800b3e2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3e2:	b580      	push	{r7, lr}
 800b3e4:	b082      	sub	sp, #8
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
 800b3ea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3f2:	b2db      	uxtb	r3, r3
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	2b02      	cmp	r3, #2
 800b3f8:	d80b      	bhi.n	800b412 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	885b      	ldrh	r3, [r3, #2]
 800b3fe:	2b01      	cmp	r3, #1
 800b400:	d10c      	bne.n	800b41c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2200      	movs	r2, #0
 800b406:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f000 f923 	bl	800b656 <USBD_CtlSendStatus>
      }
      break;
 800b410:	e004      	b.n	800b41c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b412:	6839      	ldr	r1, [r7, #0]
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f000 f840 	bl	800b49a <USBD_CtlError>
      break;
 800b41a:	e000      	b.n	800b41e <USBD_ClrFeature+0x3c>
      break;
 800b41c:	bf00      	nop
  }
}
 800b41e:	bf00      	nop
 800b420:	3708      	adds	r7, #8
 800b422:	46bd      	mov	sp, r7
 800b424:	bd80      	pop	{r7, pc}

0800b426 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b426:	b580      	push	{r7, lr}
 800b428:	b084      	sub	sp, #16
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6078      	str	r0, [r7, #4]
 800b42e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	781a      	ldrb	r2, [r3, #0]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	3301      	adds	r3, #1
 800b440:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	781a      	ldrb	r2, [r3, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	3301      	adds	r3, #1
 800b44e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b450:	68f8      	ldr	r0, [r7, #12]
 800b452:	f7ff fa3f 	bl	800a8d4 <SWAPBYTE>
 800b456:	4603      	mov	r3, r0
 800b458:	461a      	mov	r2, r3
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	3301      	adds	r3, #1
 800b462:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	3301      	adds	r3, #1
 800b468:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b46a:	68f8      	ldr	r0, [r7, #12]
 800b46c:	f7ff fa32 	bl	800a8d4 <SWAPBYTE>
 800b470:	4603      	mov	r3, r0
 800b472:	461a      	mov	r2, r3
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	3301      	adds	r3, #1
 800b47c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	3301      	adds	r3, #1
 800b482:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b484:	68f8      	ldr	r0, [r7, #12]
 800b486:	f7ff fa25 	bl	800a8d4 <SWAPBYTE>
 800b48a:	4603      	mov	r3, r0
 800b48c:	461a      	mov	r2, r3
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	80da      	strh	r2, [r3, #6]
}
 800b492:	bf00      	nop
 800b494:	3710      	adds	r7, #16
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}

0800b49a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b49a:	b580      	push	{r7, lr}
 800b49c:	b082      	sub	sp, #8
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	6078      	str	r0, [r7, #4]
 800b4a2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b4a4:	2180      	movs	r1, #128	@ 0x80
 800b4a6:	6878      	ldr	r0, [r7, #4]
 800b4a8:	f000 fcce 	bl	800be48 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b4ac:	2100      	movs	r1, #0
 800b4ae:	6878      	ldr	r0, [r7, #4]
 800b4b0:	f000 fcca 	bl	800be48 <USBD_LL_StallEP>
}
 800b4b4:	bf00      	nop
 800b4b6:	3708      	adds	r7, #8
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b086      	sub	sp, #24
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	60f8      	str	r0, [r7, #12]
 800b4c4:	60b9      	str	r1, [r7, #8]
 800b4c6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d042      	beq.n	800b558 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b4d6:	6938      	ldr	r0, [r7, #16]
 800b4d8:	f000 f842 	bl	800b560 <USBD_GetLen>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	3301      	adds	r3, #1
 800b4e0:	005b      	lsls	r3, r3, #1
 800b4e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4e6:	d808      	bhi.n	800b4fa <USBD_GetString+0x3e>
 800b4e8:	6938      	ldr	r0, [r7, #16]
 800b4ea:	f000 f839 	bl	800b560 <USBD_GetLen>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	3301      	adds	r3, #1
 800b4f2:	b29b      	uxth	r3, r3
 800b4f4:	005b      	lsls	r3, r3, #1
 800b4f6:	b29a      	uxth	r2, r3
 800b4f8:	e001      	b.n	800b4fe <USBD_GetString+0x42>
 800b4fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b502:	7dfb      	ldrb	r3, [r7, #23]
 800b504:	68ba      	ldr	r2, [r7, #8]
 800b506:	4413      	add	r3, r2
 800b508:	687a      	ldr	r2, [r7, #4]
 800b50a:	7812      	ldrb	r2, [r2, #0]
 800b50c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b50e:	7dfb      	ldrb	r3, [r7, #23]
 800b510:	3301      	adds	r3, #1
 800b512:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b514:	7dfb      	ldrb	r3, [r7, #23]
 800b516:	68ba      	ldr	r2, [r7, #8]
 800b518:	4413      	add	r3, r2
 800b51a:	2203      	movs	r2, #3
 800b51c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b51e:	7dfb      	ldrb	r3, [r7, #23]
 800b520:	3301      	adds	r3, #1
 800b522:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b524:	e013      	b.n	800b54e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b526:	7dfb      	ldrb	r3, [r7, #23]
 800b528:	68ba      	ldr	r2, [r7, #8]
 800b52a:	4413      	add	r3, r2
 800b52c:	693a      	ldr	r2, [r7, #16]
 800b52e:	7812      	ldrb	r2, [r2, #0]
 800b530:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b532:	693b      	ldr	r3, [r7, #16]
 800b534:	3301      	adds	r3, #1
 800b536:	613b      	str	r3, [r7, #16]
    idx++;
 800b538:	7dfb      	ldrb	r3, [r7, #23]
 800b53a:	3301      	adds	r3, #1
 800b53c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b53e:	7dfb      	ldrb	r3, [r7, #23]
 800b540:	68ba      	ldr	r2, [r7, #8]
 800b542:	4413      	add	r3, r2
 800b544:	2200      	movs	r2, #0
 800b546:	701a      	strb	r2, [r3, #0]
    idx++;
 800b548:	7dfb      	ldrb	r3, [r7, #23]
 800b54a:	3301      	adds	r3, #1
 800b54c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b54e:	693b      	ldr	r3, [r7, #16]
 800b550:	781b      	ldrb	r3, [r3, #0]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d1e7      	bne.n	800b526 <USBD_GetString+0x6a>
 800b556:	e000      	b.n	800b55a <USBD_GetString+0x9e>
    return;
 800b558:	bf00      	nop
  }
}
 800b55a:	3718      	adds	r7, #24
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}

0800b560 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b560:	b480      	push	{r7}
 800b562:	b085      	sub	sp, #20
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b568:	2300      	movs	r3, #0
 800b56a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b570:	e005      	b.n	800b57e <USBD_GetLen+0x1e>
  {
    len++;
 800b572:	7bfb      	ldrb	r3, [r7, #15]
 800b574:	3301      	adds	r3, #1
 800b576:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	3301      	adds	r3, #1
 800b57c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d1f5      	bne.n	800b572 <USBD_GetLen+0x12>
  }

  return len;
 800b586:	7bfb      	ldrb	r3, [r7, #15]
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3714      	adds	r7, #20
 800b58c:	46bd      	mov	sp, r7
 800b58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b592:	4770      	bx	lr

0800b594 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b084      	sub	sp, #16
 800b598:	af00      	add	r7, sp, #0
 800b59a:	60f8      	str	r0, [r7, #12]
 800b59c:	60b9      	str	r1, [r7, #8]
 800b59e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	2202      	movs	r2, #2
 800b5a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	68ba      	ldr	r2, [r7, #8]
 800b5b2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	687a      	ldr	r2, [r7, #4]
 800b5b8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	68ba      	ldr	r2, [r7, #8]
 800b5be:	2100      	movs	r1, #0
 800b5c0:	68f8      	ldr	r0, [r7, #12]
 800b5c2:	f000 fcca 	bl	800bf5a <USBD_LL_Transmit>

  return USBD_OK;
 800b5c6:	2300      	movs	r3, #0
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3710      	adds	r7, #16
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd80      	pop	{r7, pc}

0800b5d0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b084      	sub	sp, #16
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	60f8      	str	r0, [r7, #12]
 800b5d8:	60b9      	str	r1, [r7, #8]
 800b5da:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	68ba      	ldr	r2, [r7, #8]
 800b5e0:	2100      	movs	r1, #0
 800b5e2:	68f8      	ldr	r0, [r7, #12]
 800b5e4:	f000 fcb9 	bl	800bf5a <USBD_LL_Transmit>

  return USBD_OK;
 800b5e8:	2300      	movs	r3, #0
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3710      	adds	r7, #16
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}

0800b5f2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b5f2:	b580      	push	{r7, lr}
 800b5f4:	b084      	sub	sp, #16
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	60f8      	str	r0, [r7, #12]
 800b5fa:	60b9      	str	r1, [r7, #8]
 800b5fc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	2203      	movs	r2, #3
 800b602:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	687a      	ldr	r2, [r7, #4]
 800b60a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	68ba      	ldr	r2, [r7, #8]
 800b612:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	68ba      	ldr	r2, [r7, #8]
 800b622:	2100      	movs	r1, #0
 800b624:	68f8      	ldr	r0, [r7, #12]
 800b626:	f000 fcb9 	bl	800bf9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b62a:	2300      	movs	r3, #0
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3710      	adds	r7, #16
 800b630:	46bd      	mov	sp, r7
 800b632:	bd80      	pop	{r7, pc}

0800b634 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b084      	sub	sp, #16
 800b638:	af00      	add	r7, sp, #0
 800b63a:	60f8      	str	r0, [r7, #12]
 800b63c:	60b9      	str	r1, [r7, #8]
 800b63e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	68ba      	ldr	r2, [r7, #8]
 800b644:	2100      	movs	r1, #0
 800b646:	68f8      	ldr	r0, [r7, #12]
 800b648:	f000 fca8 	bl	800bf9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b64c:	2300      	movs	r3, #0
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3710      	adds	r7, #16
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}

0800b656 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b656:	b580      	push	{r7, lr}
 800b658:	b082      	sub	sp, #8
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2204      	movs	r2, #4
 800b662:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b666:	2300      	movs	r3, #0
 800b668:	2200      	movs	r2, #0
 800b66a:	2100      	movs	r1, #0
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f000 fc74 	bl	800bf5a <USBD_LL_Transmit>

  return USBD_OK;
 800b672:	2300      	movs	r3, #0
}
 800b674:	4618      	mov	r0, r3
 800b676:	3708      	adds	r7, #8
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}

0800b67c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b082      	sub	sp, #8
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2205      	movs	r2, #5
 800b688:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b68c:	2300      	movs	r3, #0
 800b68e:	2200      	movs	r2, #0
 800b690:	2100      	movs	r1, #0
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f000 fc82 	bl	800bf9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b698:	2300      	movs	r3, #0
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	3708      	adds	r7, #8
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
	...

0800b6a4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	4912      	ldr	r1, [pc, #72]	@ (800b6f4 <MX_USB_DEVICE_Init+0x50>)
 800b6ac:	4812      	ldr	r0, [pc, #72]	@ (800b6f8 <MX_USB_DEVICE_Init+0x54>)
 800b6ae:	f7fe fcdb 	bl	800a068 <USBD_Init>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d001      	beq.n	800b6bc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b6b8:	f7f6 fc38 	bl	8001f2c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b6bc:	490f      	ldr	r1, [pc, #60]	@ (800b6fc <MX_USB_DEVICE_Init+0x58>)
 800b6be:	480e      	ldr	r0, [pc, #56]	@ (800b6f8 <MX_USB_DEVICE_Init+0x54>)
 800b6c0:	f7fe fd02 	bl	800a0c8 <USBD_RegisterClass>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d001      	beq.n	800b6ce <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b6ca:	f7f6 fc2f 	bl	8001f2c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b6ce:	490c      	ldr	r1, [pc, #48]	@ (800b700 <MX_USB_DEVICE_Init+0x5c>)
 800b6d0:	4809      	ldr	r0, [pc, #36]	@ (800b6f8 <MX_USB_DEVICE_Init+0x54>)
 800b6d2:	f7fe fc39 	bl	8009f48 <USBD_CDC_RegisterInterface>
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d001      	beq.n	800b6e0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b6dc:	f7f6 fc26 	bl	8001f2c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b6e0:	4805      	ldr	r0, [pc, #20]	@ (800b6f8 <MX_USB_DEVICE_Init+0x54>)
 800b6e2:	f7fe fd27 	bl	800a134 <USBD_Start>
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d001      	beq.n	800b6f0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b6ec:	f7f6 fc1e 	bl	8001f2c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b6f0:	bf00      	nop
 800b6f2:	bd80      	pop	{r7, pc}
 800b6f4:	2000015c 	.word	0x2000015c
 800b6f8:	20000620 	.word	0x20000620
 800b6fc:	200000c8 	.word	0x200000c8
 800b700:	20000148 	.word	0x20000148

0800b704 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b708:	2200      	movs	r2, #0
 800b70a:	4905      	ldr	r1, [pc, #20]	@ (800b720 <CDC_Init_FS+0x1c>)
 800b70c:	4805      	ldr	r0, [pc, #20]	@ (800b724 <CDC_Init_FS+0x20>)
 800b70e:	f7fe fc35 	bl	8009f7c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b712:	4905      	ldr	r1, [pc, #20]	@ (800b728 <CDC_Init_FS+0x24>)
 800b714:	4803      	ldr	r0, [pc, #12]	@ (800b724 <CDC_Init_FS+0x20>)
 800b716:	f7fe fc53 	bl	8009fc0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b71a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b71c:	4618      	mov	r0, r3
 800b71e:	bd80      	pop	{r7, pc}
 800b720:	200010fc 	.word	0x200010fc
 800b724:	20000620 	.word	0x20000620
 800b728:	200008fc 	.word	0x200008fc

0800b72c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b72c:	b480      	push	{r7}
 800b72e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b730:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b732:	4618      	mov	r0, r3
 800b734:	46bd      	mov	sp, r7
 800b736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73a:	4770      	bx	lr

0800b73c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b083      	sub	sp, #12
 800b740:	af00      	add	r7, sp, #0
 800b742:	4603      	mov	r3, r0
 800b744:	6039      	str	r1, [r7, #0]
 800b746:	71fb      	strb	r3, [r7, #7]
 800b748:	4613      	mov	r3, r2
 800b74a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b74c:	79fb      	ldrb	r3, [r7, #7]
 800b74e:	2b23      	cmp	r3, #35	@ 0x23
 800b750:	d84a      	bhi.n	800b7e8 <CDC_Control_FS+0xac>
 800b752:	a201      	add	r2, pc, #4	@ (adr r2, 800b758 <CDC_Control_FS+0x1c>)
 800b754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b758:	0800b7e9 	.word	0x0800b7e9
 800b75c:	0800b7e9 	.word	0x0800b7e9
 800b760:	0800b7e9 	.word	0x0800b7e9
 800b764:	0800b7e9 	.word	0x0800b7e9
 800b768:	0800b7e9 	.word	0x0800b7e9
 800b76c:	0800b7e9 	.word	0x0800b7e9
 800b770:	0800b7e9 	.word	0x0800b7e9
 800b774:	0800b7e9 	.word	0x0800b7e9
 800b778:	0800b7e9 	.word	0x0800b7e9
 800b77c:	0800b7e9 	.word	0x0800b7e9
 800b780:	0800b7e9 	.word	0x0800b7e9
 800b784:	0800b7e9 	.word	0x0800b7e9
 800b788:	0800b7e9 	.word	0x0800b7e9
 800b78c:	0800b7e9 	.word	0x0800b7e9
 800b790:	0800b7e9 	.word	0x0800b7e9
 800b794:	0800b7e9 	.word	0x0800b7e9
 800b798:	0800b7e9 	.word	0x0800b7e9
 800b79c:	0800b7e9 	.word	0x0800b7e9
 800b7a0:	0800b7e9 	.word	0x0800b7e9
 800b7a4:	0800b7e9 	.word	0x0800b7e9
 800b7a8:	0800b7e9 	.word	0x0800b7e9
 800b7ac:	0800b7e9 	.word	0x0800b7e9
 800b7b0:	0800b7e9 	.word	0x0800b7e9
 800b7b4:	0800b7e9 	.word	0x0800b7e9
 800b7b8:	0800b7e9 	.word	0x0800b7e9
 800b7bc:	0800b7e9 	.word	0x0800b7e9
 800b7c0:	0800b7e9 	.word	0x0800b7e9
 800b7c4:	0800b7e9 	.word	0x0800b7e9
 800b7c8:	0800b7e9 	.word	0x0800b7e9
 800b7cc:	0800b7e9 	.word	0x0800b7e9
 800b7d0:	0800b7e9 	.word	0x0800b7e9
 800b7d4:	0800b7e9 	.word	0x0800b7e9
 800b7d8:	0800b7e9 	.word	0x0800b7e9
 800b7dc:	0800b7e9 	.word	0x0800b7e9
 800b7e0:	0800b7e9 	.word	0x0800b7e9
 800b7e4:	0800b7e9 	.word	0x0800b7e9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b7e8:	bf00      	nop
  }

  return (USBD_OK);
 800b7ea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	370c      	adds	r7, #12
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f6:	4770      	bx	lr

0800b7f8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b082      	sub	sp, #8
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
 800b800:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b802:	6879      	ldr	r1, [r7, #4]
 800b804:	4805      	ldr	r0, [pc, #20]	@ (800b81c <CDC_Receive_FS+0x24>)
 800b806:	f7fe fbdb 	bl	8009fc0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b80a:	4804      	ldr	r0, [pc, #16]	@ (800b81c <CDC_Receive_FS+0x24>)
 800b80c:	f7fe fbf6 	bl	8009ffc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b810:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b812:	4618      	mov	r0, r3
 800b814:	3708      	adds	r7, #8
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}
 800b81a:	bf00      	nop
 800b81c:	20000620 	.word	0x20000620

0800b820 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b820:	b480      	push	{r7}
 800b822:	b087      	sub	sp, #28
 800b824:	af00      	add	r7, sp, #0
 800b826:	60f8      	str	r0, [r7, #12]
 800b828:	60b9      	str	r1, [r7, #8]
 800b82a:	4613      	mov	r3, r2
 800b82c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b82e:	2300      	movs	r3, #0
 800b830:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b832:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b836:	4618      	mov	r0, r3
 800b838:	371c      	adds	r7, #28
 800b83a:	46bd      	mov	sp, r7
 800b83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b840:	4770      	bx	lr
	...

0800b844 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b844:	b480      	push	{r7}
 800b846:	b083      	sub	sp, #12
 800b848:	af00      	add	r7, sp, #0
 800b84a:	4603      	mov	r3, r0
 800b84c:	6039      	str	r1, [r7, #0]
 800b84e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	2212      	movs	r2, #18
 800b854:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b856:	4b03      	ldr	r3, [pc, #12]	@ (800b864 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b858:	4618      	mov	r0, r3
 800b85a:	370c      	adds	r7, #12
 800b85c:	46bd      	mov	sp, r7
 800b85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b862:	4770      	bx	lr
 800b864:	20000178 	.word	0x20000178

0800b868 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b868:	b480      	push	{r7}
 800b86a:	b083      	sub	sp, #12
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	4603      	mov	r3, r0
 800b870:	6039      	str	r1, [r7, #0]
 800b872:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	2204      	movs	r2, #4
 800b878:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b87a:	4b03      	ldr	r3, [pc, #12]	@ (800b888 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	370c      	adds	r7, #12
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr
 800b888:	2000018c 	.word	0x2000018c

0800b88c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
 800b892:	4603      	mov	r3, r0
 800b894:	6039      	str	r1, [r7, #0]
 800b896:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b898:	79fb      	ldrb	r3, [r7, #7]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d105      	bne.n	800b8aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b89e:	683a      	ldr	r2, [r7, #0]
 800b8a0:	4907      	ldr	r1, [pc, #28]	@ (800b8c0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b8a2:	4808      	ldr	r0, [pc, #32]	@ (800b8c4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b8a4:	f7ff fe0a 	bl	800b4bc <USBD_GetString>
 800b8a8:	e004      	b.n	800b8b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b8aa:	683a      	ldr	r2, [r7, #0]
 800b8ac:	4904      	ldr	r1, [pc, #16]	@ (800b8c0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b8ae:	4805      	ldr	r0, [pc, #20]	@ (800b8c4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b8b0:	f7ff fe04 	bl	800b4bc <USBD_GetString>
  }
  return USBD_StrDesc;
 800b8b4:	4b02      	ldr	r3, [pc, #8]	@ (800b8c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3708      	adds	r7, #8
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}
 800b8be:	bf00      	nop
 800b8c0:	200018fc 	.word	0x200018fc
 800b8c4:	0800cc64 	.word	0x0800cc64

0800b8c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b082      	sub	sp, #8
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	6039      	str	r1, [r7, #0]
 800b8d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b8d4:	683a      	ldr	r2, [r7, #0]
 800b8d6:	4904      	ldr	r1, [pc, #16]	@ (800b8e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b8d8:	4804      	ldr	r0, [pc, #16]	@ (800b8ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b8da:	f7ff fdef 	bl	800b4bc <USBD_GetString>
  return USBD_StrDesc;
 800b8de:	4b02      	ldr	r3, [pc, #8]	@ (800b8e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3708      	adds	r7, #8
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	200018fc 	.word	0x200018fc
 800b8ec:	0800cc7c 	.word	0x0800cc7c

0800b8f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b082      	sub	sp, #8
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	6039      	str	r1, [r7, #0]
 800b8fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	221a      	movs	r2, #26
 800b900:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b902:	f000 f843 	bl	800b98c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b906:	4b02      	ldr	r3, [pc, #8]	@ (800b910 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b908:	4618      	mov	r0, r3
 800b90a:	3708      	adds	r7, #8
 800b90c:	46bd      	mov	sp, r7
 800b90e:	bd80      	pop	{r7, pc}
 800b910:	20000190 	.word	0x20000190

0800b914 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b082      	sub	sp, #8
 800b918:	af00      	add	r7, sp, #0
 800b91a:	4603      	mov	r3, r0
 800b91c:	6039      	str	r1, [r7, #0]
 800b91e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b920:	79fb      	ldrb	r3, [r7, #7]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d105      	bne.n	800b932 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b926:	683a      	ldr	r2, [r7, #0]
 800b928:	4907      	ldr	r1, [pc, #28]	@ (800b948 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b92a:	4808      	ldr	r0, [pc, #32]	@ (800b94c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b92c:	f7ff fdc6 	bl	800b4bc <USBD_GetString>
 800b930:	e004      	b.n	800b93c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b932:	683a      	ldr	r2, [r7, #0]
 800b934:	4904      	ldr	r1, [pc, #16]	@ (800b948 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b936:	4805      	ldr	r0, [pc, #20]	@ (800b94c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b938:	f7ff fdc0 	bl	800b4bc <USBD_GetString>
  }
  return USBD_StrDesc;
 800b93c:	4b02      	ldr	r3, [pc, #8]	@ (800b948 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b93e:	4618      	mov	r0, r3
 800b940:	3708      	adds	r7, #8
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	200018fc 	.word	0x200018fc
 800b94c:	0800cc90 	.word	0x0800cc90

0800b950 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b082      	sub	sp, #8
 800b954:	af00      	add	r7, sp, #0
 800b956:	4603      	mov	r3, r0
 800b958:	6039      	str	r1, [r7, #0]
 800b95a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b95c:	79fb      	ldrb	r3, [r7, #7]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d105      	bne.n	800b96e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b962:	683a      	ldr	r2, [r7, #0]
 800b964:	4907      	ldr	r1, [pc, #28]	@ (800b984 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b966:	4808      	ldr	r0, [pc, #32]	@ (800b988 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b968:	f7ff fda8 	bl	800b4bc <USBD_GetString>
 800b96c:	e004      	b.n	800b978 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b96e:	683a      	ldr	r2, [r7, #0]
 800b970:	4904      	ldr	r1, [pc, #16]	@ (800b984 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b972:	4805      	ldr	r0, [pc, #20]	@ (800b988 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b974:	f7ff fda2 	bl	800b4bc <USBD_GetString>
  }
  return USBD_StrDesc;
 800b978:	4b02      	ldr	r3, [pc, #8]	@ (800b984 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3708      	adds	r7, #8
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop
 800b984:	200018fc 	.word	0x200018fc
 800b988:	0800cc9c 	.word	0x0800cc9c

0800b98c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b084      	sub	sp, #16
 800b990:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b992:	4b0f      	ldr	r3, [pc, #60]	@ (800b9d0 <Get_SerialNum+0x44>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b998:	4b0e      	ldr	r3, [pc, #56]	@ (800b9d4 <Get_SerialNum+0x48>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b99e:	4b0e      	ldr	r3, [pc, #56]	@ (800b9d8 <Get_SerialNum+0x4c>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b9a4:	68fa      	ldr	r2, [r7, #12]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	4413      	add	r3, r2
 800b9aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d009      	beq.n	800b9c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b9b2:	2208      	movs	r2, #8
 800b9b4:	4909      	ldr	r1, [pc, #36]	@ (800b9dc <Get_SerialNum+0x50>)
 800b9b6:	68f8      	ldr	r0, [r7, #12]
 800b9b8:	f000 f814 	bl	800b9e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b9bc:	2204      	movs	r2, #4
 800b9be:	4908      	ldr	r1, [pc, #32]	@ (800b9e0 <Get_SerialNum+0x54>)
 800b9c0:	68b8      	ldr	r0, [r7, #8]
 800b9c2:	f000 f80f 	bl	800b9e4 <IntToUnicode>
  }
}
 800b9c6:	bf00      	nop
 800b9c8:	3710      	adds	r7, #16
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	bd80      	pop	{r7, pc}
 800b9ce:	bf00      	nop
 800b9d0:	1fff7a10 	.word	0x1fff7a10
 800b9d4:	1fff7a14 	.word	0x1fff7a14
 800b9d8:	1fff7a18 	.word	0x1fff7a18
 800b9dc:	20000192 	.word	0x20000192
 800b9e0:	200001a2 	.word	0x200001a2

0800b9e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b087      	sub	sp, #28
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	60f8      	str	r0, [r7, #12]
 800b9ec:	60b9      	str	r1, [r7, #8]
 800b9ee:	4613      	mov	r3, r2
 800b9f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	75fb      	strb	r3, [r7, #23]
 800b9fa:	e027      	b.n	800ba4c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	0f1b      	lsrs	r3, r3, #28
 800ba00:	2b09      	cmp	r3, #9
 800ba02:	d80b      	bhi.n	800ba1c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	0f1b      	lsrs	r3, r3, #28
 800ba08:	b2da      	uxtb	r2, r3
 800ba0a:	7dfb      	ldrb	r3, [r7, #23]
 800ba0c:	005b      	lsls	r3, r3, #1
 800ba0e:	4619      	mov	r1, r3
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	440b      	add	r3, r1
 800ba14:	3230      	adds	r2, #48	@ 0x30
 800ba16:	b2d2      	uxtb	r2, r2
 800ba18:	701a      	strb	r2, [r3, #0]
 800ba1a:	e00a      	b.n	800ba32 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	0f1b      	lsrs	r3, r3, #28
 800ba20:	b2da      	uxtb	r2, r3
 800ba22:	7dfb      	ldrb	r3, [r7, #23]
 800ba24:	005b      	lsls	r3, r3, #1
 800ba26:	4619      	mov	r1, r3
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	440b      	add	r3, r1
 800ba2c:	3237      	adds	r2, #55	@ 0x37
 800ba2e:	b2d2      	uxtb	r2, r2
 800ba30:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	011b      	lsls	r3, r3, #4
 800ba36:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ba38:	7dfb      	ldrb	r3, [r7, #23]
 800ba3a:	005b      	lsls	r3, r3, #1
 800ba3c:	3301      	adds	r3, #1
 800ba3e:	68ba      	ldr	r2, [r7, #8]
 800ba40:	4413      	add	r3, r2
 800ba42:	2200      	movs	r2, #0
 800ba44:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ba46:	7dfb      	ldrb	r3, [r7, #23]
 800ba48:	3301      	adds	r3, #1
 800ba4a:	75fb      	strb	r3, [r7, #23]
 800ba4c:	7dfa      	ldrb	r2, [r7, #23]
 800ba4e:	79fb      	ldrb	r3, [r7, #7]
 800ba50:	429a      	cmp	r2, r3
 800ba52:	d3d3      	bcc.n	800b9fc <IntToUnicode+0x18>
  }
}
 800ba54:	bf00      	nop
 800ba56:	bf00      	nop
 800ba58:	371c      	adds	r7, #28
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba60:	4770      	bx	lr
	...

0800ba64 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b08a      	sub	sp, #40	@ 0x28
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ba6c:	f107 0314 	add.w	r3, r7, #20
 800ba70:	2200      	movs	r2, #0
 800ba72:	601a      	str	r2, [r3, #0]
 800ba74:	605a      	str	r2, [r3, #4]
 800ba76:	609a      	str	r2, [r3, #8]
 800ba78:	60da      	str	r2, [r3, #12]
 800ba7a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba84:	d13a      	bne.n	800bafc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ba86:	2300      	movs	r3, #0
 800ba88:	613b      	str	r3, [r7, #16]
 800ba8a:	4b1e      	ldr	r3, [pc, #120]	@ (800bb04 <HAL_PCD_MspInit+0xa0>)
 800ba8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba8e:	4a1d      	ldr	r2, [pc, #116]	@ (800bb04 <HAL_PCD_MspInit+0xa0>)
 800ba90:	f043 0301 	orr.w	r3, r3, #1
 800ba94:	6313      	str	r3, [r2, #48]	@ 0x30
 800ba96:	4b1b      	ldr	r3, [pc, #108]	@ (800bb04 <HAL_PCD_MspInit+0xa0>)
 800ba98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba9a:	f003 0301 	and.w	r3, r3, #1
 800ba9e:	613b      	str	r3, [r7, #16]
 800baa0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800baa2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800baa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800baa8:	2302      	movs	r3, #2
 800baaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800baac:	2300      	movs	r3, #0
 800baae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bab0:	2303      	movs	r3, #3
 800bab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bab4:	230a      	movs	r3, #10
 800bab6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bab8:	f107 0314 	add.w	r3, r7, #20
 800babc:	4619      	mov	r1, r3
 800babe:	4812      	ldr	r0, [pc, #72]	@ (800bb08 <HAL_PCD_MspInit+0xa4>)
 800bac0:	f7f7 fe3a 	bl	8003738 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bac4:	4b0f      	ldr	r3, [pc, #60]	@ (800bb04 <HAL_PCD_MspInit+0xa0>)
 800bac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bac8:	4a0e      	ldr	r2, [pc, #56]	@ (800bb04 <HAL_PCD_MspInit+0xa0>)
 800baca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bace:	6353      	str	r3, [r2, #52]	@ 0x34
 800bad0:	2300      	movs	r3, #0
 800bad2:	60fb      	str	r3, [r7, #12]
 800bad4:	4b0b      	ldr	r3, [pc, #44]	@ (800bb04 <HAL_PCD_MspInit+0xa0>)
 800bad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bad8:	4a0a      	ldr	r2, [pc, #40]	@ (800bb04 <HAL_PCD_MspInit+0xa0>)
 800bada:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bade:	6453      	str	r3, [r2, #68]	@ 0x44
 800bae0:	4b08      	ldr	r3, [pc, #32]	@ (800bb04 <HAL_PCD_MspInit+0xa0>)
 800bae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bae4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bae8:	60fb      	str	r3, [r7, #12]
 800baea:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800baec:	2200      	movs	r2, #0
 800baee:	2100      	movs	r1, #0
 800baf0:	2043      	movs	r0, #67	@ 0x43
 800baf2:	f7f7 f9e8 	bl	8002ec6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800baf6:	2043      	movs	r0, #67	@ 0x43
 800baf8:	f7f7 fa01 	bl	8002efe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bafc:	bf00      	nop
 800bafe:	3728      	adds	r7, #40	@ 0x28
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}
 800bb04:	40023800 	.word	0x40023800
 800bb08:	40020000 	.word	0x40020000

0800bb0c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b082      	sub	sp, #8
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bb20:	4619      	mov	r1, r3
 800bb22:	4610      	mov	r0, r2
 800bb24:	f7fe fb53 	bl	800a1ce <USBD_LL_SetupStage>
}
 800bb28:	bf00      	nop
 800bb2a:	3708      	adds	r7, #8
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd80      	pop	{r7, pc}

0800bb30 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b082      	sub	sp, #8
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
 800bb38:	460b      	mov	r3, r1
 800bb3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bb42:	78fa      	ldrb	r2, [r7, #3]
 800bb44:	6879      	ldr	r1, [r7, #4]
 800bb46:	4613      	mov	r3, r2
 800bb48:	00db      	lsls	r3, r3, #3
 800bb4a:	4413      	add	r3, r2
 800bb4c:	009b      	lsls	r3, r3, #2
 800bb4e:	440b      	add	r3, r1
 800bb50:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bb54:	681a      	ldr	r2, [r3, #0]
 800bb56:	78fb      	ldrb	r3, [r7, #3]
 800bb58:	4619      	mov	r1, r3
 800bb5a:	f7fe fb8d 	bl	800a278 <USBD_LL_DataOutStage>
}
 800bb5e:	bf00      	nop
 800bb60:	3708      	adds	r7, #8
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}

0800bb66 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb66:	b580      	push	{r7, lr}
 800bb68:	b082      	sub	sp, #8
 800bb6a:	af00      	add	r7, sp, #0
 800bb6c:	6078      	str	r0, [r7, #4]
 800bb6e:	460b      	mov	r3, r1
 800bb70:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bb78:	78fa      	ldrb	r2, [r7, #3]
 800bb7a:	6879      	ldr	r1, [r7, #4]
 800bb7c:	4613      	mov	r3, r2
 800bb7e:	00db      	lsls	r3, r3, #3
 800bb80:	4413      	add	r3, r2
 800bb82:	009b      	lsls	r3, r3, #2
 800bb84:	440b      	add	r3, r1
 800bb86:	3320      	adds	r3, #32
 800bb88:	681a      	ldr	r2, [r3, #0]
 800bb8a:	78fb      	ldrb	r3, [r7, #3]
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	f7fe fc2f 	bl	800a3f0 <USBD_LL_DataInStage>
}
 800bb92:	bf00      	nop
 800bb94:	3708      	adds	r7, #8
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}

0800bb9a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb9a:	b580      	push	{r7, lr}
 800bb9c:	b082      	sub	sp, #8
 800bb9e:	af00      	add	r7, sp, #0
 800bba0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f7fe fd73 	bl	800a694 <USBD_LL_SOF>
}
 800bbae:	bf00      	nop
 800bbb0:	3708      	adds	r7, #8
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}

0800bbb6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbb6:	b580      	push	{r7, lr}
 800bbb8:	b084      	sub	sp, #16
 800bbba:	af00      	add	r7, sp, #0
 800bbbc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	79db      	ldrb	r3, [r3, #7]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d102      	bne.n	800bbd0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	73fb      	strb	r3, [r7, #15]
 800bbce:	e008      	b.n	800bbe2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	79db      	ldrb	r3, [r3, #7]
 800bbd4:	2b02      	cmp	r3, #2
 800bbd6:	d102      	bne.n	800bbde <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bbd8:	2301      	movs	r3, #1
 800bbda:	73fb      	strb	r3, [r7, #15]
 800bbdc:	e001      	b.n	800bbe2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bbde:	f7f6 f9a5 	bl	8001f2c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bbe8:	7bfa      	ldrb	r2, [r7, #15]
 800bbea:	4611      	mov	r1, r2
 800bbec:	4618      	mov	r0, r3
 800bbee:	f7fe fd0d 	bl	800a60c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f7fe fcb4 	bl	800a566 <USBD_LL_Reset>
}
 800bbfe:	bf00      	nop
 800bc00:	3710      	adds	r7, #16
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}
	...

0800bc08 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b082      	sub	sp, #8
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bc16:	4618      	mov	r0, r3
 800bc18:	f7fe fd08 	bl	800a62c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	687a      	ldr	r2, [r7, #4]
 800bc28:	6812      	ldr	r2, [r2, #0]
 800bc2a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bc2e:	f043 0301 	orr.w	r3, r3, #1
 800bc32:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	7adb      	ldrb	r3, [r3, #11]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d005      	beq.n	800bc48 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc3c:	4b04      	ldr	r3, [pc, #16]	@ (800bc50 <HAL_PCD_SuspendCallback+0x48>)
 800bc3e:	691b      	ldr	r3, [r3, #16]
 800bc40:	4a03      	ldr	r2, [pc, #12]	@ (800bc50 <HAL_PCD_SuspendCallback+0x48>)
 800bc42:	f043 0306 	orr.w	r3, r3, #6
 800bc46:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bc48:	bf00      	nop
 800bc4a:	3708      	adds	r7, #8
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}
 800bc50:	e000ed00 	.word	0xe000ed00

0800bc54 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b082      	sub	sp, #8
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bc62:	4618      	mov	r0, r3
 800bc64:	f7fe fcfe 	bl	800a664 <USBD_LL_Resume>
}
 800bc68:	bf00      	nop
 800bc6a:	3708      	adds	r7, #8
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd80      	pop	{r7, pc}

0800bc70 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b082      	sub	sp, #8
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
 800bc78:	460b      	mov	r3, r1
 800bc7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bc82:	78fa      	ldrb	r2, [r7, #3]
 800bc84:	4611      	mov	r1, r2
 800bc86:	4618      	mov	r0, r3
 800bc88:	f7fe fd56 	bl	800a738 <USBD_LL_IsoOUTIncomplete>
}
 800bc8c:	bf00      	nop
 800bc8e:	3708      	adds	r7, #8
 800bc90:	46bd      	mov	sp, r7
 800bc92:	bd80      	pop	{r7, pc}

0800bc94 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b082      	sub	sp, #8
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
 800bc9c:	460b      	mov	r3, r1
 800bc9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bca6:	78fa      	ldrb	r2, [r7, #3]
 800bca8:	4611      	mov	r1, r2
 800bcaa:	4618      	mov	r0, r3
 800bcac:	f7fe fd12 	bl	800a6d4 <USBD_LL_IsoINIncomplete>
}
 800bcb0:	bf00      	nop
 800bcb2:	3708      	adds	r7, #8
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}

0800bcb8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f7fe fd68 	bl	800a79c <USBD_LL_DevConnected>
}
 800bccc:	bf00      	nop
 800bcce:	3708      	adds	r7, #8
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd80      	pop	{r7, pc}

0800bcd4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b082      	sub	sp, #8
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bce2:	4618      	mov	r0, r3
 800bce4:	f7fe fd65 	bl	800a7b2 <USBD_LL_DevDisconnected>
}
 800bce8:	bf00      	nop
 800bcea:	3708      	adds	r7, #8
 800bcec:	46bd      	mov	sp, r7
 800bcee:	bd80      	pop	{r7, pc}

0800bcf0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b082      	sub	sp, #8
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d13c      	bne.n	800bd7a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bd00:	4a20      	ldr	r2, [pc, #128]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	4a1e      	ldr	r2, [pc, #120]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd0c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bd10:	4b1c      	ldr	r3, [pc, #112]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd12:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bd16:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bd18:	4b1a      	ldr	r3, [pc, #104]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd1a:	2204      	movs	r2, #4
 800bd1c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bd1e:	4b19      	ldr	r3, [pc, #100]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd20:	2202      	movs	r2, #2
 800bd22:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bd24:	4b17      	ldr	r3, [pc, #92]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd26:	2200      	movs	r2, #0
 800bd28:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bd2a:	4b16      	ldr	r3, [pc, #88]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd2c:	2202      	movs	r2, #2
 800bd2e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bd30:	4b14      	ldr	r3, [pc, #80]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd32:	2200      	movs	r2, #0
 800bd34:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bd36:	4b13      	ldr	r3, [pc, #76]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd38:	2200      	movs	r2, #0
 800bd3a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bd3c:	4b11      	ldr	r3, [pc, #68]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd3e:	2200      	movs	r2, #0
 800bd40:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bd42:	4b10      	ldr	r3, [pc, #64]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd44:	2200      	movs	r2, #0
 800bd46:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bd48:	4b0e      	ldr	r3, [pc, #56]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bd4e:	480d      	ldr	r0, [pc, #52]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd50:	f7f7 febf 	bl	8003ad2 <HAL_PCD_Init>
 800bd54:	4603      	mov	r3, r0
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d001      	beq.n	800bd5e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bd5a:	f7f6 f8e7 	bl	8001f2c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bd5e:	2180      	movs	r1, #128	@ 0x80
 800bd60:	4808      	ldr	r0, [pc, #32]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd62:	f7f9 f8ec 	bl	8004f3e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bd66:	2240      	movs	r2, #64	@ 0x40
 800bd68:	2100      	movs	r1, #0
 800bd6a:	4806      	ldr	r0, [pc, #24]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd6c:	f7f9 f8a0 	bl	8004eb0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bd70:	2280      	movs	r2, #128	@ 0x80
 800bd72:	2101      	movs	r1, #1
 800bd74:	4803      	ldr	r0, [pc, #12]	@ (800bd84 <USBD_LL_Init+0x94>)
 800bd76:	f7f9 f89b 	bl	8004eb0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bd7a:	2300      	movs	r3, #0
}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	3708      	adds	r7, #8
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}
 800bd84:	20001afc 	.word	0x20001afc

0800bd88 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd90:	2300      	movs	r3, #0
 800bd92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd94:	2300      	movs	r3, #0
 800bd96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f7f7 ffa6 	bl	8003cf0 <HAL_PCD_Start>
 800bda4:	4603      	mov	r3, r0
 800bda6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bda8:	7bfb      	ldrb	r3, [r7, #15]
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f000 f942 	bl	800c034 <USBD_Get_USB_Status>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdb4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	3710      	adds	r7, #16
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}

0800bdbe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bdbe:	b580      	push	{r7, lr}
 800bdc0:	b084      	sub	sp, #16
 800bdc2:	af00      	add	r7, sp, #0
 800bdc4:	6078      	str	r0, [r7, #4]
 800bdc6:	4608      	mov	r0, r1
 800bdc8:	4611      	mov	r1, r2
 800bdca:	461a      	mov	r2, r3
 800bdcc:	4603      	mov	r3, r0
 800bdce:	70fb      	strb	r3, [r7, #3]
 800bdd0:	460b      	mov	r3, r1
 800bdd2:	70bb      	strb	r3, [r7, #2]
 800bdd4:	4613      	mov	r3, r2
 800bdd6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bddc:	2300      	movs	r3, #0
 800bdde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bde6:	78bb      	ldrb	r3, [r7, #2]
 800bde8:	883a      	ldrh	r2, [r7, #0]
 800bdea:	78f9      	ldrb	r1, [r7, #3]
 800bdec:	f7f8 fc7a 	bl	80046e4 <HAL_PCD_EP_Open>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdf4:	7bfb      	ldrb	r3, [r7, #15]
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f000 f91c 	bl	800c034 <USBD_Get_USB_Status>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be00:	7bbb      	ldrb	r3, [r7, #14]
}
 800be02:	4618      	mov	r0, r3
 800be04:	3710      	adds	r7, #16
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be0a:	b580      	push	{r7, lr}
 800be0c:	b084      	sub	sp, #16
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
 800be12:	460b      	mov	r3, r1
 800be14:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be16:	2300      	movs	r3, #0
 800be18:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be1a:	2300      	movs	r3, #0
 800be1c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be24:	78fa      	ldrb	r2, [r7, #3]
 800be26:	4611      	mov	r1, r2
 800be28:	4618      	mov	r0, r3
 800be2a:	f7f8 fcc5 	bl	80047b8 <HAL_PCD_EP_Close>
 800be2e:	4603      	mov	r3, r0
 800be30:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be32:	7bfb      	ldrb	r3, [r7, #15]
 800be34:	4618      	mov	r0, r3
 800be36:	f000 f8fd 	bl	800c034 <USBD_Get_USB_Status>
 800be3a:	4603      	mov	r3, r0
 800be3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be3e:	7bbb      	ldrb	r3, [r7, #14]
}
 800be40:	4618      	mov	r0, r3
 800be42:	3710      	adds	r7, #16
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}

0800be48 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b084      	sub	sp, #16
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
 800be50:	460b      	mov	r3, r1
 800be52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be54:	2300      	movs	r3, #0
 800be56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be58:	2300      	movs	r3, #0
 800be5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be62:	78fa      	ldrb	r2, [r7, #3]
 800be64:	4611      	mov	r1, r2
 800be66:	4618      	mov	r0, r3
 800be68:	f7f8 fd7d 	bl	8004966 <HAL_PCD_EP_SetStall>
 800be6c:	4603      	mov	r3, r0
 800be6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be70:	7bfb      	ldrb	r3, [r7, #15]
 800be72:	4618      	mov	r0, r3
 800be74:	f000 f8de 	bl	800c034 <USBD_Get_USB_Status>
 800be78:	4603      	mov	r3, r0
 800be7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be7c:	7bbb      	ldrb	r3, [r7, #14]
}
 800be7e:	4618      	mov	r0, r3
 800be80:	3710      	adds	r7, #16
 800be82:	46bd      	mov	sp, r7
 800be84:	bd80      	pop	{r7, pc}

0800be86 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be86:	b580      	push	{r7, lr}
 800be88:	b084      	sub	sp, #16
 800be8a:	af00      	add	r7, sp, #0
 800be8c:	6078      	str	r0, [r7, #4]
 800be8e:	460b      	mov	r3, r1
 800be90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be92:	2300      	movs	r3, #0
 800be94:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be96:	2300      	movs	r3, #0
 800be98:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bea0:	78fa      	ldrb	r2, [r7, #3]
 800bea2:	4611      	mov	r1, r2
 800bea4:	4618      	mov	r0, r3
 800bea6:	f7f8 fdc1 	bl	8004a2c <HAL_PCD_EP_ClrStall>
 800beaa:	4603      	mov	r3, r0
 800beac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800beae:	7bfb      	ldrb	r3, [r7, #15]
 800beb0:	4618      	mov	r0, r3
 800beb2:	f000 f8bf 	bl	800c034 <USBD_Get_USB_Status>
 800beb6:	4603      	mov	r3, r0
 800beb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800beba:	7bbb      	ldrb	r3, [r7, #14]
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	3710      	adds	r7, #16
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bec4:	b480      	push	{r7}
 800bec6:	b085      	sub	sp, #20
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
 800becc:	460b      	mov	r3, r1
 800bece:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bed6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bed8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	da0b      	bge.n	800bef8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bee0:	78fb      	ldrb	r3, [r7, #3]
 800bee2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bee6:	68f9      	ldr	r1, [r7, #12]
 800bee8:	4613      	mov	r3, r2
 800beea:	00db      	lsls	r3, r3, #3
 800beec:	4413      	add	r3, r2
 800beee:	009b      	lsls	r3, r3, #2
 800bef0:	440b      	add	r3, r1
 800bef2:	3316      	adds	r3, #22
 800bef4:	781b      	ldrb	r3, [r3, #0]
 800bef6:	e00b      	b.n	800bf10 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bef8:	78fb      	ldrb	r3, [r7, #3]
 800befa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800befe:	68f9      	ldr	r1, [r7, #12]
 800bf00:	4613      	mov	r3, r2
 800bf02:	00db      	lsls	r3, r3, #3
 800bf04:	4413      	add	r3, r2
 800bf06:	009b      	lsls	r3, r3, #2
 800bf08:	440b      	add	r3, r1
 800bf0a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800bf0e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bf10:	4618      	mov	r0, r3
 800bf12:	3714      	adds	r7, #20
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr

0800bf1c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b084      	sub	sp, #16
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
 800bf24:	460b      	mov	r3, r1
 800bf26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf36:	78fa      	ldrb	r2, [r7, #3]
 800bf38:	4611      	mov	r1, r2
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f7f8 fbae 	bl	800469c <HAL_PCD_SetAddress>
 800bf40:	4603      	mov	r3, r0
 800bf42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf44:	7bfb      	ldrb	r3, [r7, #15]
 800bf46:	4618      	mov	r0, r3
 800bf48:	f000 f874 	bl	800c034 <USBD_Get_USB_Status>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf50:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3710      	adds	r7, #16
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}

0800bf5a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bf5a:	b580      	push	{r7, lr}
 800bf5c:	b086      	sub	sp, #24
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	60f8      	str	r0, [r7, #12]
 800bf62:	607a      	str	r2, [r7, #4]
 800bf64:	603b      	str	r3, [r7, #0]
 800bf66:	460b      	mov	r3, r1
 800bf68:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf6e:	2300      	movs	r3, #0
 800bf70:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bf78:	7af9      	ldrb	r1, [r7, #11]
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	687a      	ldr	r2, [r7, #4]
 800bf7e:	f7f8 fcb8 	bl	80048f2 <HAL_PCD_EP_Transmit>
 800bf82:	4603      	mov	r3, r0
 800bf84:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf86:	7dfb      	ldrb	r3, [r7, #23]
 800bf88:	4618      	mov	r0, r3
 800bf8a:	f000 f853 	bl	800c034 <USBD_Get_USB_Status>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bf92:	7dbb      	ldrb	r3, [r7, #22]
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	3718      	adds	r7, #24
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	bd80      	pop	{r7, pc}

0800bf9c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b086      	sub	sp, #24
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	60f8      	str	r0, [r7, #12]
 800bfa4:	607a      	str	r2, [r7, #4]
 800bfa6:	603b      	str	r3, [r7, #0]
 800bfa8:	460b      	mov	r3, r1
 800bfaa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfac:	2300      	movs	r3, #0
 800bfae:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bfba:	7af9      	ldrb	r1, [r7, #11]
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	687a      	ldr	r2, [r7, #4]
 800bfc0:	f7f8 fc44 	bl	800484c <HAL_PCD_EP_Receive>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfc8:	7dfb      	ldrb	r3, [r7, #23]
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f000 f832 	bl	800c034 <USBD_Get_USB_Status>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bfd4:	7dbb      	ldrb	r3, [r7, #22]
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	3718      	adds	r7, #24
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}

0800bfde <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfde:	b580      	push	{r7, lr}
 800bfe0:	b082      	sub	sp, #8
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	6078      	str	r0, [r7, #4]
 800bfe6:	460b      	mov	r3, r1
 800bfe8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bff0:	78fa      	ldrb	r2, [r7, #3]
 800bff2:	4611      	mov	r1, r2
 800bff4:	4618      	mov	r0, r3
 800bff6:	f7f8 fc64 	bl	80048c2 <HAL_PCD_EP_GetRxCount>
 800bffa:	4603      	mov	r3, r0
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3708      	adds	r7, #8
 800c000:	46bd      	mov	sp, r7
 800c002:	bd80      	pop	{r7, pc}

0800c004 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c004:	b480      	push	{r7}
 800c006:	b083      	sub	sp, #12
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c00c:	4b03      	ldr	r3, [pc, #12]	@ (800c01c <USBD_static_malloc+0x18>)
}
 800c00e:	4618      	mov	r0, r3
 800c010:	370c      	adds	r7, #12
 800c012:	46bd      	mov	sp, r7
 800c014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c018:	4770      	bx	lr
 800c01a:	bf00      	nop
 800c01c:	20001fe0 	.word	0x20001fe0

0800c020 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c020:	b480      	push	{r7}
 800c022:	b083      	sub	sp, #12
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]

}
 800c028:	bf00      	nop
 800c02a:	370c      	adds	r7, #12
 800c02c:	46bd      	mov	sp, r7
 800c02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c032:	4770      	bx	lr

0800c034 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c034:	b480      	push	{r7}
 800c036:	b085      	sub	sp, #20
 800c038:	af00      	add	r7, sp, #0
 800c03a:	4603      	mov	r3, r0
 800c03c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c03e:	2300      	movs	r3, #0
 800c040:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c042:	79fb      	ldrb	r3, [r7, #7]
 800c044:	2b03      	cmp	r3, #3
 800c046:	d817      	bhi.n	800c078 <USBD_Get_USB_Status+0x44>
 800c048:	a201      	add	r2, pc, #4	@ (adr r2, 800c050 <USBD_Get_USB_Status+0x1c>)
 800c04a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c04e:	bf00      	nop
 800c050:	0800c061 	.word	0x0800c061
 800c054:	0800c067 	.word	0x0800c067
 800c058:	0800c06d 	.word	0x0800c06d
 800c05c:	0800c073 	.word	0x0800c073
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c060:	2300      	movs	r3, #0
 800c062:	73fb      	strb	r3, [r7, #15]
    break;
 800c064:	e00b      	b.n	800c07e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c066:	2303      	movs	r3, #3
 800c068:	73fb      	strb	r3, [r7, #15]
    break;
 800c06a:	e008      	b.n	800c07e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c06c:	2301      	movs	r3, #1
 800c06e:	73fb      	strb	r3, [r7, #15]
    break;
 800c070:	e005      	b.n	800c07e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c072:	2303      	movs	r3, #3
 800c074:	73fb      	strb	r3, [r7, #15]
    break;
 800c076:	e002      	b.n	800c07e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c078:	2303      	movs	r3, #3
 800c07a:	73fb      	strb	r3, [r7, #15]
    break;
 800c07c:	bf00      	nop
  }
  return usb_status;
 800c07e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c080:	4618      	mov	r0, r3
 800c082:	3714      	adds	r7, #20
 800c084:	46bd      	mov	sp, r7
 800c086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08a:	4770      	bx	lr

0800c08c <HMI_Init>:
uint16_t* Mark = &Holding_Registers_Database[3];
uint16_t Glass_Index = 0;
uint8_t end_Cover = 25;

void HMI_Init(void)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800c090:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c094:	4903      	ldr	r1, [pc, #12]	@ (800c0a4 <HMI_Init+0x18>)
 800c096:	4804      	ldr	r0, [pc, #16]	@ (800c0a8 <HMI_Init+0x1c>)
 800c098:	f7fa fea9 	bl	8006dee <HAL_UARTEx_ReceiveToIdle_DMA>
	Init_hmi();
 800c09c:	f7f5 ff4c 	bl	8001f38 <Init_hmi>
}
 800c0a0:	bf00      	nop
 800c0a2:	bd80      	pop	{r7, pc}
 800c0a4:	20002200 	.word	0x20002200
 800c0a8:	20000520 	.word	0x20000520

0800c0ac <DecodeModbusRtu>:
uint8_t DecodeModbusRtu(const uint8_t *data, uint16_t length )
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b084      	sub	sp, #16
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
 800c0b4:	460b      	mov	r3, r1
 800c0b6:	807b      	strh	r3, [r7, #2]
	uint8_t crc_low_byte = data[length - 2]; // Byte thấp được gửi trước
 800c0b8:	887b      	ldrh	r3, [r7, #2]
 800c0ba:	3b02      	subs	r3, #2
 800c0bc:	687a      	ldr	r2, [r7, #4]
 800c0be:	4413      	add	r3, r2
 800c0c0:	781b      	ldrb	r3, [r3, #0]
 800c0c2:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_high_byte = data[length - 1]; // Byte cao được gửi sau
 800c0c4:	887b      	ldrh	r3, [r7, #2]
 800c0c6:	3b01      	subs	r3, #1
 800c0c8:	687a      	ldr	r2, [r7, #4]
 800c0ca:	4413      	add	r3, r2
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	73bb      	strb	r3, [r7, #14]
	// Tái tạo giá trị CRC-16 (16-bit)
	uint16_t received_crc = (uint16_t) (crc_high_byte << 8) | (uint16_t)crc_low_byte;
 800c0d0:	7bbb      	ldrb	r3, [r7, #14]
 800c0d2:	b29b      	uxth	r3, r3
 800c0d4:	021b      	lsls	r3, r3, #8
 800c0d6:	b29a      	uxth	r2, r3
 800c0d8:	7bfb      	ldrb	r3, [r7, #15]
 800c0da:	b29b      	uxth	r3, r3
 800c0dc:	4313      	orrs	r3, r2
 800c0de:	81bb      	strh	r3, [r7, #12]
	if(received_crc==crc16((uint8_t *)data,length-2))
 800c0e0:	887b      	ldrh	r3, [r7, #2]
 800c0e2:	3b02      	subs	r3, #2
 800c0e4:	b29b      	uxth	r3, r3
 800c0e6:	4619      	mov	r1, r3
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f000 fd4d 	bl	800cb88 <crc16>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	461a      	mov	r2, r3
 800c0f2:	89bb      	ldrh	r3, [r7, #12]
 800c0f4:	4293      	cmp	r3, r2
 800c0f6:	d105      	bne.n	800c104 <DecodeModbusRtu+0x58>
	{
		if(data[0]==SLAVE_ID)
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	781b      	ldrb	r3, [r3, #0]
 800c0fc:	2b01      	cmp	r3, #1
 800c0fe:	d101      	bne.n	800c104 <DecodeModbusRtu+0x58>
		{
			return 0x01;
 800c100:	2301      	movs	r3, #1
 800c102:	e000      	b.n	800c106 <DecodeModbusRtu+0x5a>
		}
	}
	return 0x00;
 800c104:	2300      	movs	r3, #0
}
 800c106:	4618      	mov	r0, r3
 800c108:	3710      	adds	r7, #16
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
	...

0800c110 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b082      	sub	sp, #8
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	460b      	mov	r3, r1
 800c11a:	807b      	strh	r3, [r7, #2]
	if(huart-> Instance == USART2){
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4a2c      	ldr	r2, [pc, #176]	@ (800c1d4 <HAL_UARTEx_RxEventCallback+0xc4>)
 800c122:	4293      	cmp	r3, r2
 800c124:	d152      	bne.n	800c1cc <HAL_UARTEx_RxEventCallback+0xbc>
		if (DecodeModbusRtu(RxData, Size))
 800c126:	887b      	ldrh	r3, [r7, #2]
 800c128:	4619      	mov	r1, r3
 800c12a:	482b      	ldr	r0, [pc, #172]	@ (800c1d8 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c12c:	f7ff ffbe 	bl	800c0ac <DecodeModbusRtu>
 800c130:	4603      	mov	r3, r0
 800c132:	2b00      	cmp	r3, #0
 800c134:	d044      	beq.n	800c1c0 <HAL_UARTEx_RxEventCallback+0xb0>
				{
					switch (RxData[1]){
 800c136:	4b28      	ldr	r3, [pc, #160]	@ (800c1d8 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c138:	785b      	ldrb	r3, [r3, #1]
 800c13a:	3b01      	subs	r3, #1
 800c13c:	2b0f      	cmp	r3, #15
 800c13e:	d83b      	bhi.n	800c1b8 <HAL_UARTEx_RxEventCallback+0xa8>
 800c140:	a201      	add	r2, pc, #4	@ (adr r2, 800c148 <HAL_UARTEx_RxEventCallback+0x38>)
 800c142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c146:	bf00      	nop
 800c148:	0800c195 	.word	0x0800c195
 800c14c:	0800c19b 	.word	0x0800c19b
 800c150:	0800c189 	.word	0x0800c189
 800c154:	0800c18f 	.word	0x0800c18f
 800c158:	0800c1ad 	.word	0x0800c1ad
 800c15c:	0800c1a1 	.word	0x0800c1a1
 800c160:	0800c1b9 	.word	0x0800c1b9
 800c164:	0800c1b9 	.word	0x0800c1b9
 800c168:	0800c1b9 	.word	0x0800c1b9
 800c16c:	0800c1b9 	.word	0x0800c1b9
 800c170:	0800c1b9 	.word	0x0800c1b9
 800c174:	0800c1b9 	.word	0x0800c1b9
 800c178:	0800c1b9 	.word	0x0800c1b9
 800c17c:	0800c1b9 	.word	0x0800c1b9
 800c180:	0800c1b3 	.word	0x0800c1b3
 800c184:	0800c1a7 	.word	0x0800c1a7
					case 0x03:
						readHoldingRegs();
 800c188:	f000 f8c0 	bl	800c30c <readHoldingRegs>
						break;
 800c18c:	e018      	b.n	800c1c0 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x04:
						readInputRegs();
 800c18e:	f000 f92f 	bl	800c3f0 <readInputRegs>
						break;
 800c192:	e015      	b.n	800c1c0 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x01:
						readCoils();
 800c194:	f000 f99e 	bl	800c4d4 <readCoils>
						break;
 800c198:	e012      	b.n	800c1c0 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x02:
						readInputs();
 800c19a:	f000 fa4b 	bl	800c634 <readInputs>
						break;
 800c19e:	e00f      	b.n	800c1c0 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x06:
						writeSingleReg();
 800c1a0:	f000 fb74 	bl	800c88c <writeSingleReg>
						break;
 800c1a4:	e00c      	b.n	800c1c0 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x10:
						writeHoldingRegs();
 800c1a6:	f000 faf5 	bl	800c794 <writeHoldingRegs>
						break;
 800c1aa:	e009      	b.n	800c1c0 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x05:
						writeSingleCoil();
 800c1ac:	f000 fbb8 	bl	800c920 <writeSingleCoil>
						break;
 800c1b0:	e006      	b.n	800c1c0 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x0F:
						writeMultiCoils();
 800c1b2:	f000 fc31 	bl	800ca18 <writeMultiCoils>
						break;
 800c1b6:	e003      	b.n	800c1c0 <HAL_UARTEx_RxEventCallback+0xb0>
					default:
						modbusException(ILLEGAL_FUNCTION);
 800c1b8:	2001      	movs	r0, #1
 800c1ba:	f000 f887 	bl	800c2cc <modbusException>
						break;
 800c1be:	bf00      	nop
					}
				}
			//uart2_receive_IDLE_DMA();
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800c1c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c1c4:	4904      	ldr	r1, [pc, #16]	@ (800c1d8 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c1c6:	4805      	ldr	r0, [pc, #20]	@ (800c1dc <HAL_UARTEx_RxEventCallback+0xcc>)
 800c1c8:	f7fa fe11 	bl	8006dee <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800c1cc:	bf00      	nop
 800c1ce:	3708      	adds	r7, #8
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}
 800c1d4:	40004400 	.word	0x40004400
 800c1d8:	20002200 	.word	0x20002200
 800c1dc:	20000520 	.word	0x20000520

0800c1e0 <Get_Holding_Registers>:
uint8_t Coils_Database[50]={0,};
uint8_t Inputs_Database[50]={ 0,};
uint16_t Input_Registers_Database[50]={0,};

uint16_t Get_Holding_Registers(uint8_t index)
{
 800c1e0:	b480      	push	{r7}
 800c1e2:	b083      	sub	sp, #12
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800c1ea:	79fb      	ldrb	r3, [r7, #7]
 800c1ec:	2b32      	cmp	r3, #50	@ 0x32
 800c1ee:	d901      	bls.n	800c1f4 <Get_Holding_Registers+0x14>
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	e003      	b.n	800c1fc <Get_Holding_Registers+0x1c>
	return Holding_Registers_Database[index];
 800c1f4:	79fb      	ldrb	r3, [r7, #7]
 800c1f6:	4a04      	ldr	r2, [pc, #16]	@ (800c208 <Get_Holding_Registers+0x28>)
 800c1f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	370c      	adds	r7, #12
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr
 800c208:	20002400 	.word	0x20002400

0800c20c <Copy_Holding_Registers>:
void Copy_Holding_Registers(uint8_t index,uint8_t index_coppy)
{
 800c20c:	b480      	push	{r7}
 800c20e:	b083      	sub	sp, #12
 800c210:	af00      	add	r7, sp, #0
 800c212:	4603      	mov	r3, r0
 800c214:	460a      	mov	r2, r1
 800c216:	71fb      	strb	r3, [r7, #7]
 800c218:	4613      	mov	r3, r2
 800c21a:	71bb      	strb	r3, [r7, #6]
	Holding_Registers_Database[index_coppy]=Holding_Registers_Database[index];
 800c21c:	79fa      	ldrb	r2, [r7, #7]
 800c21e:	79bb      	ldrb	r3, [r7, #6]
 800c220:	490a      	ldr	r1, [pc, #40]	@ (800c24c <Copy_Holding_Registers+0x40>)
 800c222:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800c226:	4a09      	ldr	r2, [pc, #36]	@ (800c24c <Copy_Holding_Registers+0x40>)
 800c228:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	Holding_Registers_Database[index_coppy+1]=Holding_Registers_Database[index+1];
 800c22c:	79fb      	ldrb	r3, [r7, #7]
 800c22e:	1c5a      	adds	r2, r3, #1
 800c230:	79bb      	ldrb	r3, [r7, #6]
 800c232:	3301      	adds	r3, #1
 800c234:	4905      	ldr	r1, [pc, #20]	@ (800c24c <Copy_Holding_Registers+0x40>)
 800c236:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800c23a:	4a04      	ldr	r2, [pc, #16]	@ (800c24c <Copy_Holding_Registers+0x40>)
 800c23c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 800c240:	bf00      	nop
 800c242:	370c      	adds	r7, #12
 800c244:	46bd      	mov	sp, r7
 800c246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24a:	4770      	bx	lr
 800c24c:	20002400 	.word	0x20002400

0800c250 <Reset_Tray>:
void Set_bit_Coilt_lamp(uint8_t)
{

}
void Reset_Tray(uint8_t index)
{
 800c250:	b480      	push	{r7}
 800c252:	b083      	sub	sp, #12
 800c254:	af00      	add	r7, sp, #0
 800c256:	4603      	mov	r3, r0
 800c258:	71fb      	strb	r3, [r7, #7]
	Coils_Database[index] = 0x00U;
 800c25a:	79fb      	ldrb	r3, [r7, #7]
 800c25c:	4a04      	ldr	r2, [pc, #16]	@ (800c270 <Reset_Tray+0x20>)
 800c25e:	2100      	movs	r1, #0
 800c260:	54d1      	strb	r1, [r2, r3]
}
 800c262:	bf00      	nop
 800c264:	370c      	adds	r7, #12
 800c266:	46bd      	mov	sp, r7
 800c268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop
 800c270:	20002464 	.word	0x20002464

0800c274 <sendData>:
void sendData (uint8_t *data, int size)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b084      	sub	sp, #16
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
 800c27c:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800c27e:	683b      	ldr	r3, [r7, #0]
 800c280:	b29b      	uxth	r3, r3
 800c282:	4619      	mov	r1, r3
 800c284:	6878      	ldr	r0, [r7, #4]
 800c286:	f000 fc7f 	bl	800cb88 <crc16>
 800c28a:	4603      	mov	r3, r0
 800c28c:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	687a      	ldr	r2, [r7, #4]
 800c292:	4413      	add	r3, r2
 800c294:	89fa      	ldrh	r2, [r7, #14]
 800c296:	b2d2      	uxtb	r2, r2
 800c298:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 800c29a:	89fb      	ldrh	r3, [r7, #14]
 800c29c:	0a1b      	lsrs	r3, r3, #8
 800c29e:	b299      	uxth	r1, r3
 800c2a0:	683b      	ldr	r3, [r7, #0]
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	687a      	ldr	r2, [r7, #4]
 800c2a6:	4413      	add	r3, r2
 800c2a8:	b2ca      	uxtb	r2, r1
 800c2aa:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	b29b      	uxth	r3, r3
 800c2b0:	3302      	adds	r3, #2
 800c2b2:	b29a      	uxth	r2, r3
 800c2b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c2b8:	6879      	ldr	r1, [r7, #4]
 800c2ba:	4803      	ldr	r0, [pc, #12]	@ (800c2c8 <sendData+0x54>)
 800c2bc:	f7fa fd0c 	bl	8006cd8 <HAL_UART_Transmit>
}
 800c2c0:	bf00      	nop
 800c2c2:	3710      	adds	r7, #16
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}
 800c2c8:	20000520 	.word	0x20000520

0800c2cc <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b082      	sub	sp, #8
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800c2d6:	4b0b      	ldr	r3, [pc, #44]	@ (800c304 <modbusException+0x38>)
 800c2d8:	781a      	ldrb	r2, [r3, #0]
 800c2da:	4b0b      	ldr	r3, [pc, #44]	@ (800c308 <modbusException+0x3c>)
 800c2dc:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800c2de:	4b09      	ldr	r3, [pc, #36]	@ (800c304 <modbusException+0x38>)
 800c2e0:	785b      	ldrb	r3, [r3, #1]
 800c2e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c2e6:	b2da      	uxtb	r2, r3
 800c2e8:	4b07      	ldr	r3, [pc, #28]	@ (800c308 <modbusException+0x3c>)
 800c2ea:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800c2ec:	4a06      	ldr	r2, [pc, #24]	@ (800c308 <modbusException+0x3c>)
 800c2ee:	79fb      	ldrb	r3, [r7, #7]
 800c2f0:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800c2f2:	2103      	movs	r1, #3
 800c2f4:	4804      	ldr	r0, [pc, #16]	@ (800c308 <modbusException+0x3c>)
 800c2f6:	f7ff ffbd 	bl	800c274 <sendData>
}
 800c2fa:	bf00      	nop
 800c2fc:	3708      	adds	r7, #8
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
 800c302:	bf00      	nop
 800c304:	20002200 	.word	0x20002200
 800c308:	20002300 	.word	0x20002300

0800c30c <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b084      	sub	sp, #16
 800c310:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c312:	4b34      	ldr	r3, [pc, #208]	@ (800c3e4 <readHoldingRegs+0xd8>)
 800c314:	789b      	ldrb	r3, [r3, #2]
 800c316:	021b      	lsls	r3, r3, #8
 800c318:	b21a      	sxth	r2, r3
 800c31a:	4b32      	ldr	r3, [pc, #200]	@ (800c3e4 <readHoldingRegs+0xd8>)
 800c31c:	78db      	ldrb	r3, [r3, #3]
 800c31e:	b21b      	sxth	r3, r3
 800c320:	4313      	orrs	r3, r2
 800c322:	b21b      	sxth	r3, r3
 800c324:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800c326:	4b2f      	ldr	r3, [pc, #188]	@ (800c3e4 <readHoldingRegs+0xd8>)
 800c328:	791b      	ldrb	r3, [r3, #4]
 800c32a:	021b      	lsls	r3, r3, #8
 800c32c:	b21a      	sxth	r2, r3
 800c32e:	4b2d      	ldr	r3, [pc, #180]	@ (800c3e4 <readHoldingRegs+0xd8>)
 800c330:	795b      	ldrb	r3, [r3, #5]
 800c332:	b21b      	sxth	r3, r3
 800c334:	4313      	orrs	r3, r2
 800c336:	b21b      	sxth	r3, r3
 800c338:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800c33a:	887b      	ldrh	r3, [r7, #2]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d002      	beq.n	800c346 <readHoldingRegs+0x3a>
 800c340:	887b      	ldrh	r3, [r7, #2]
 800c342:	2b7d      	cmp	r3, #125	@ 0x7d
 800c344:	d904      	bls.n	800c350 <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c346:	2003      	movs	r0, #3
 800c348:	f7ff ffc0 	bl	800c2cc <modbusException>
		return 0;
 800c34c:	2300      	movs	r3, #0
 800c34e:	e044      	b.n	800c3da <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800c350:	89fa      	ldrh	r2, [r7, #14]
 800c352:	887b      	ldrh	r3, [r7, #2]
 800c354:	4413      	add	r3, r2
 800c356:	b29b      	uxth	r3, r3
 800c358:	3b01      	subs	r3, #1
 800c35a:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800c35c:	883b      	ldrh	r3, [r7, #0]
 800c35e:	2b31      	cmp	r3, #49	@ 0x31
 800c360:	d904      	bls.n	800c36c <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c362:	2002      	movs	r0, #2
 800c364:	f7ff ffb2 	bl	800c2cc <modbusException>
		return 0;
 800c368:	2300      	movs	r3, #0
 800c36a:	e036      	b.n	800c3da <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c36c:	4b1e      	ldr	r3, [pc, #120]	@ (800c3e8 <readHoldingRegs+0xdc>)
 800c36e:	2201      	movs	r2, #1
 800c370:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c372:	4b1c      	ldr	r3, [pc, #112]	@ (800c3e4 <readHoldingRegs+0xd8>)
 800c374:	785a      	ldrb	r2, [r3, #1]
 800c376:	4b1c      	ldr	r3, [pc, #112]	@ (800c3e8 <readHoldingRegs+0xdc>)
 800c378:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800c37a:	887b      	ldrh	r3, [r7, #2]
 800c37c:	b2db      	uxtb	r3, r3
 800c37e:	005b      	lsls	r3, r3, #1
 800c380:	b2da      	uxtb	r2, r3
 800c382:	4b19      	ldr	r3, [pc, #100]	@ (800c3e8 <readHoldingRegs+0xdc>)
 800c384:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800c386:	2303      	movs	r3, #3
 800c388:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c38a:	2300      	movs	r3, #0
 800c38c:	607b      	str	r3, [r7, #4]
 800c38e:	e01b      	b.n	800c3c8 <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800c390:	89fb      	ldrh	r3, [r7, #14]
 800c392:	4a16      	ldr	r2, [pc, #88]	@ (800c3ec <readHoldingRegs+0xe0>)
 800c394:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c398:	0a1b      	lsrs	r3, r3, #8
 800c39a:	b299      	uxth	r1, r3
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	1c5a      	adds	r2, r3, #1
 800c3a0:	60ba      	str	r2, [r7, #8]
 800c3a2:	b2c9      	uxtb	r1, r1
 800c3a4:	4a10      	ldr	r2, [pc, #64]	@ (800c3e8 <readHoldingRegs+0xdc>)
 800c3a6:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800c3a8:	89fb      	ldrh	r3, [r7, #14]
 800c3aa:	4a10      	ldr	r2, [pc, #64]	@ (800c3ec <readHoldingRegs+0xe0>)
 800c3ac:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	1c5a      	adds	r2, r3, #1
 800c3b4:	60ba      	str	r2, [r7, #8]
 800c3b6:	b2c9      	uxtb	r1, r1
 800c3b8:	4a0b      	ldr	r2, [pc, #44]	@ (800c3e8 <readHoldingRegs+0xdc>)
 800c3ba:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800c3bc:	89fb      	ldrh	r3, [r7, #14]
 800c3be:	3301      	adds	r3, #1
 800c3c0:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	3301      	adds	r3, #1
 800c3c6:	607b      	str	r3, [r7, #4]
 800c3c8:	887b      	ldrh	r3, [r7, #2]
 800c3ca:	687a      	ldr	r2, [r7, #4]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	dbdf      	blt.n	800c390 <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800c3d0:	68b9      	ldr	r1, [r7, #8]
 800c3d2:	4805      	ldr	r0, [pc, #20]	@ (800c3e8 <readHoldingRegs+0xdc>)
 800c3d4:	f7ff ff4e 	bl	800c274 <sendData>
	return 1;   // success
 800c3d8:	2301      	movs	r3, #1
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3710      	adds	r7, #16
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	20002200 	.word	0x20002200
 800c3e8:	20002300 	.word	0x20002300
 800c3ec:	20002400 	.word	0x20002400

0800c3f0 <readInputRegs>:

uint8_t readInputRegs (void)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b084      	sub	sp, #16
 800c3f4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c3f6:	4b34      	ldr	r3, [pc, #208]	@ (800c4c8 <readInputRegs+0xd8>)
 800c3f8:	789b      	ldrb	r3, [r3, #2]
 800c3fa:	021b      	lsls	r3, r3, #8
 800c3fc:	b21a      	sxth	r2, r3
 800c3fe:	4b32      	ldr	r3, [pc, #200]	@ (800c4c8 <readInputRegs+0xd8>)
 800c400:	78db      	ldrb	r3, [r3, #3]
 800c402:	b21b      	sxth	r3, r3
 800c404:	4313      	orrs	r3, r2
 800c406:	b21b      	sxth	r3, r3
 800c408:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800c40a:	4b2f      	ldr	r3, [pc, #188]	@ (800c4c8 <readInputRegs+0xd8>)
 800c40c:	791b      	ldrb	r3, [r3, #4]
 800c40e:	021b      	lsls	r3, r3, #8
 800c410:	b21a      	sxth	r2, r3
 800c412:	4b2d      	ldr	r3, [pc, #180]	@ (800c4c8 <readInputRegs+0xd8>)
 800c414:	795b      	ldrb	r3, [r3, #5]
 800c416:	b21b      	sxth	r3, r3
 800c418:	4313      	orrs	r3, r2
 800c41a:	b21b      	sxth	r3, r3
 800c41c:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800c41e:	887b      	ldrh	r3, [r7, #2]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d002      	beq.n	800c42a <readInputRegs+0x3a>
 800c424:	887b      	ldrh	r3, [r7, #2]
 800c426:	2b7d      	cmp	r3, #125	@ 0x7d
 800c428:	d904      	bls.n	800c434 <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c42a:	2003      	movs	r0, #3
 800c42c:	f7ff ff4e 	bl	800c2cc <modbusException>
		return 0;
 800c430:	2300      	movs	r3, #0
 800c432:	e044      	b.n	800c4be <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800c434:	89fa      	ldrh	r2, [r7, #14]
 800c436:	887b      	ldrh	r3, [r7, #2]
 800c438:	4413      	add	r3, r2
 800c43a:	b29b      	uxth	r3, r3
 800c43c:	3b01      	subs	r3, #1
 800c43e:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800c440:	883b      	ldrh	r3, [r7, #0]
 800c442:	2b31      	cmp	r3, #49	@ 0x31
 800c444:	d904      	bls.n	800c450 <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c446:	2002      	movs	r0, #2
 800c448:	f7ff ff40 	bl	800c2cc <modbusException>
		return 0;
 800c44c:	2300      	movs	r3, #0
 800c44e:	e036      	b.n	800c4be <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c450:	4b1e      	ldr	r3, [pc, #120]	@ (800c4cc <readInputRegs+0xdc>)
 800c452:	2201      	movs	r2, #1
 800c454:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c456:	4b1c      	ldr	r3, [pc, #112]	@ (800c4c8 <readInputRegs+0xd8>)
 800c458:	785a      	ldrb	r2, [r3, #1]
 800c45a:	4b1c      	ldr	r3, [pc, #112]	@ (800c4cc <readInputRegs+0xdc>)
 800c45c:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800c45e:	887b      	ldrh	r3, [r7, #2]
 800c460:	b2db      	uxtb	r3, r3
 800c462:	005b      	lsls	r3, r3, #1
 800c464:	b2da      	uxtb	r2, r3
 800c466:	4b19      	ldr	r3, [pc, #100]	@ (800c4cc <readInputRegs+0xdc>)
 800c468:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800c46a:	2303      	movs	r3, #3
 800c46c:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c46e:	2300      	movs	r3, #0
 800c470:	607b      	str	r3, [r7, #4]
 800c472:	e01b      	b.n	800c4ac <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800c474:	89fb      	ldrh	r3, [r7, #14]
 800c476:	4a16      	ldr	r2, [pc, #88]	@ (800c4d0 <readInputRegs+0xe0>)
 800c478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c47c:	0a1b      	lsrs	r3, r3, #8
 800c47e:	b299      	uxth	r1, r3
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	1c5a      	adds	r2, r3, #1
 800c484:	60ba      	str	r2, [r7, #8]
 800c486:	b2c9      	uxtb	r1, r1
 800c488:	4a10      	ldr	r2, [pc, #64]	@ (800c4cc <readInputRegs+0xdc>)
 800c48a:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800c48c:	89fb      	ldrh	r3, [r7, #14]
 800c48e:	4a10      	ldr	r2, [pc, #64]	@ (800c4d0 <readInputRegs+0xe0>)
 800c490:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	1c5a      	adds	r2, r3, #1
 800c498:	60ba      	str	r2, [r7, #8]
 800c49a:	b2c9      	uxtb	r1, r1
 800c49c:	4a0b      	ldr	r2, [pc, #44]	@ (800c4cc <readInputRegs+0xdc>)
 800c49e:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800c4a0:	89fb      	ldrh	r3, [r7, #14]
 800c4a2:	3301      	adds	r3, #1
 800c4a4:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	3301      	adds	r3, #1
 800c4aa:	607b      	str	r3, [r7, #4]
 800c4ac:	887b      	ldrh	r3, [r7, #2]
 800c4ae:	687a      	ldr	r2, [r7, #4]
 800c4b0:	429a      	cmp	r2, r3
 800c4b2:	dbdf      	blt.n	800c474 <readInputRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800c4b4:	68b9      	ldr	r1, [r7, #8]
 800c4b6:	4805      	ldr	r0, [pc, #20]	@ (800c4cc <readInputRegs+0xdc>)
 800c4b8:	f7ff fedc 	bl	800c274 <sendData>
	return 1;   // success
 800c4bc:	2301      	movs	r3, #1
}
 800c4be:	4618      	mov	r0, r3
 800c4c0:	3710      	adds	r7, #16
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}
 800c4c6:	bf00      	nop
 800c4c8:	20002200 	.word	0x20002200
 800c4cc:	20002300 	.word	0x20002300
 800c4d0:	200024cc 	.word	0x200024cc

0800c4d4 <readCoils>:

uint8_t readCoils (void)
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b088      	sub	sp, #32
 800c4d8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800c4da:	4b53      	ldr	r3, [pc, #332]	@ (800c628 <readCoils+0x154>)
 800c4dc:	789b      	ldrb	r3, [r3, #2]
 800c4de:	021b      	lsls	r3, r3, #8
 800c4e0:	b21a      	sxth	r2, r3
 800c4e2:	4b51      	ldr	r3, [pc, #324]	@ (800c628 <readCoils+0x154>)
 800c4e4:	78db      	ldrb	r3, [r3, #3]
 800c4e6:	b21b      	sxth	r3, r3
 800c4e8:	4313      	orrs	r3, r2
 800c4ea:	b21b      	sxth	r3, r3
 800c4ec:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800c4ee:	4b4e      	ldr	r3, [pc, #312]	@ (800c628 <readCoils+0x154>)
 800c4f0:	791b      	ldrb	r3, [r3, #4]
 800c4f2:	021b      	lsls	r3, r3, #8
 800c4f4:	b21a      	sxth	r2, r3
 800c4f6:	4b4c      	ldr	r3, [pc, #304]	@ (800c628 <readCoils+0x154>)
 800c4f8:	795b      	ldrb	r3, [r3, #5]
 800c4fa:	b21b      	sxth	r3, r3
 800c4fc:	4313      	orrs	r3, r2
 800c4fe:	b21b      	sxth	r3, r3
 800c500:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800c502:	893b      	ldrh	r3, [r7, #8]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d003      	beq.n	800c510 <readCoils+0x3c>
 800c508:	893b      	ldrh	r3, [r7, #8]
 800c50a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c50e:	d904      	bls.n	800c51a <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c510:	2003      	movs	r0, #3
 800c512:	f7ff fedb 	bl	800c2cc <modbusException>
		return 0;
 800c516:	2300      	movs	r3, #0
 800c518:	e081      	b.n	800c61e <readCoils+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800c51a:	897a      	ldrh	r2, [r7, #10]
 800c51c:	893b      	ldrh	r3, [r7, #8]
 800c51e:	4413      	add	r3, r2
 800c520:	b29b      	uxth	r3, r3
 800c522:	3b01      	subs	r3, #1
 800c524:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800c526:	88fb      	ldrh	r3, [r7, #6]
 800c528:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c52c:	d304      	bcc.n	800c538 <readCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c52e:	2002      	movs	r0, #2
 800c530:	f7ff fecc 	bl	800c2cc <modbusException>
		return 0;
 800c534:	2300      	movs	r3, #0
 800c536:	e072      	b.n	800c61e <readCoils+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800c538:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c53c:	2100      	movs	r1, #0
 800c53e:	483b      	ldr	r0, [pc, #236]	@ (800c62c <readCoils+0x158>)
 800c540:	f000 fb58 	bl	800cbf4 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c544:	4b39      	ldr	r3, [pc, #228]	@ (800c62c <readCoils+0x158>)
 800c546:	2201      	movs	r2, #1
 800c548:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c54a:	4b37      	ldr	r3, [pc, #220]	@ (800c628 <readCoils+0x154>)
 800c54c:	785a      	ldrb	r2, [r3, #1]
 800c54e:	4b37      	ldr	r3, [pc, #220]	@ (800c62c <readCoils+0x158>)
 800c550:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800c552:	893b      	ldrh	r3, [r7, #8]
 800c554:	08db      	lsrs	r3, r3, #3
 800c556:	b29b      	uxth	r3, r3
 800c558:	b2db      	uxtb	r3, r3
 800c55a:	893a      	ldrh	r2, [r7, #8]
 800c55c:	f002 0207 	and.w	r2, r2, #7
 800c560:	b292      	uxth	r2, r2
 800c562:	2a00      	cmp	r2, #0
 800c564:	bf14      	ite	ne
 800c566:	2201      	movne	r2, #1
 800c568:	2200      	moveq	r2, #0
 800c56a:	b2d2      	uxtb	r2, r2
 800c56c:	4413      	add	r3, r2
 800c56e:	b2da      	uxtb	r2, r3
 800c570:	4b2e      	ldr	r3, [pc, #184]	@ (800c62c <readCoils+0x158>)
 800c572:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800c574:	2303      	movs	r3, #3
 800c576:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800c578:	897b      	ldrh	r3, [r7, #10]
 800c57a:	08db      	lsrs	r3, r3, #3
 800c57c:	b29b      	uxth	r3, r3
 800c57e:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800c580:	897b      	ldrh	r3, [r7, #10]
 800c582:	f003 0307 	and.w	r3, r3, #7
 800c586:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800c588:	2300      	movs	r3, #0
 800c58a:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800c58c:	2300      	movs	r3, #0
 800c58e:	60fb      	str	r3, [r7, #12]
 800c590:	e033      	b.n	800c5fa <readCoils+0x126>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800c592:	4a26      	ldr	r2, [pc, #152]	@ (800c62c <readCoils+0x158>)
 800c594:	69fb      	ldr	r3, [r7, #28]
 800c596:	4413      	add	r3, r2
 800c598:	781b      	ldrb	r3, [r3, #0]
 800c59a:	b25a      	sxtb	r2, r3
 800c59c:	4924      	ldr	r1, [pc, #144]	@ (800c630 <readCoils+0x15c>)
 800c59e:	69bb      	ldr	r3, [r7, #24]
 800c5a0:	440b      	add	r3, r1
 800c5a2:	781b      	ldrb	r3, [r3, #0]
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	8afb      	ldrh	r3, [r7, #22]
 800c5a8:	fa41 f303 	asr.w	r3, r1, r3
 800c5ac:	f003 0101 	and.w	r1, r3, #1
 800c5b0:	693b      	ldr	r3, [r7, #16]
 800c5b2:	fa01 f303 	lsl.w	r3, r1, r3
 800c5b6:	b25b      	sxtb	r3, r3
 800c5b8:	4313      	orrs	r3, r2
 800c5ba:	b25b      	sxtb	r3, r3
 800c5bc:	b2d9      	uxtb	r1, r3
 800c5be:	4a1b      	ldr	r2, [pc, #108]	@ (800c62c <readCoils+0x158>)
 800c5c0:	69fb      	ldr	r3, [r7, #28]
 800c5c2:	4413      	add	r3, r2
 800c5c4:	460a      	mov	r2, r1
 800c5c6:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800c5c8:	693b      	ldr	r3, [r7, #16]
 800c5ca:	3301      	adds	r3, #1
 800c5cc:	613b      	str	r3, [r7, #16]
 800c5ce:	8afb      	ldrh	r3, [r7, #22]
 800c5d0:	3301      	adds	r3, #1
 800c5d2:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800c5d4:	693b      	ldr	r3, [r7, #16]
 800c5d6:	2b07      	cmp	r3, #7
 800c5d8:	dd04      	ble.n	800c5e4 <readCoils+0x110>
		{
			indxPosition = 0;
 800c5da:	2300      	movs	r3, #0
 800c5dc:	613b      	str	r3, [r7, #16]
			indx++;
 800c5de:	69fb      	ldr	r3, [r7, #28]
 800c5e0:	3301      	adds	r3, #1
 800c5e2:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800c5e4:	8afb      	ldrh	r3, [r7, #22]
 800c5e6:	2b07      	cmp	r3, #7
 800c5e8:	d904      	bls.n	800c5f4 <readCoils+0x120>
		{
			bitPosition=0;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800c5ee:	69bb      	ldr	r3, [r7, #24]
 800c5f0:	3301      	adds	r3, #1
 800c5f2:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	60fb      	str	r3, [r7, #12]
 800c5fa:	893b      	ldrh	r3, [r7, #8]
 800c5fc:	68fa      	ldr	r2, [r7, #12]
 800c5fe:	429a      	cmp	r2, r3
 800c600:	dbc7      	blt.n	800c592 <readCoils+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800c602:	893b      	ldrh	r3, [r7, #8]
 800c604:	f003 0307 	and.w	r3, r3, #7
 800c608:	b29b      	uxth	r3, r3
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d002      	beq.n	800c614 <readCoils+0x140>
 800c60e:	69fb      	ldr	r3, [r7, #28]
 800c610:	3301      	adds	r3, #1
 800c612:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800c614:	69f9      	ldr	r1, [r7, #28]
 800c616:	4805      	ldr	r0, [pc, #20]	@ (800c62c <readCoils+0x158>)
 800c618:	f7ff fe2c 	bl	800c274 <sendData>
	return 1;   // success
 800c61c:	2301      	movs	r3, #1
}
 800c61e:	4618      	mov	r0, r3
 800c620:	3720      	adds	r7, #32
 800c622:	46bd      	mov	sp, r7
 800c624:	bd80      	pop	{r7, pc}
 800c626:	bf00      	nop
 800c628:	20002200 	.word	0x20002200
 800c62c:	20002300 	.word	0x20002300
 800c630:	20002464 	.word	0x20002464

0800c634 <readInputs>:

uint8_t readInputs (void)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b088      	sub	sp, #32
 800c638:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c63a:	4b53      	ldr	r3, [pc, #332]	@ (800c788 <readInputs+0x154>)
 800c63c:	789b      	ldrb	r3, [r3, #2]
 800c63e:	021b      	lsls	r3, r3, #8
 800c640:	b21a      	sxth	r2, r3
 800c642:	4b51      	ldr	r3, [pc, #324]	@ (800c788 <readInputs+0x154>)
 800c644:	78db      	ldrb	r3, [r3, #3]
 800c646:	b21b      	sxth	r3, r3
 800c648:	4313      	orrs	r3, r2
 800c64a:	b21b      	sxth	r3, r3
 800c64c:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800c64e:	4b4e      	ldr	r3, [pc, #312]	@ (800c788 <readInputs+0x154>)
 800c650:	791b      	ldrb	r3, [r3, #4]
 800c652:	021b      	lsls	r3, r3, #8
 800c654:	b21a      	sxth	r2, r3
 800c656:	4b4c      	ldr	r3, [pc, #304]	@ (800c788 <readInputs+0x154>)
 800c658:	795b      	ldrb	r3, [r3, #5]
 800c65a:	b21b      	sxth	r3, r3
 800c65c:	4313      	orrs	r3, r2
 800c65e:	b21b      	sxth	r3, r3
 800c660:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800c662:	893b      	ldrh	r3, [r7, #8]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d003      	beq.n	800c670 <readInputs+0x3c>
 800c668:	893b      	ldrh	r3, [r7, #8]
 800c66a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c66e:	d904      	bls.n	800c67a <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c670:	2003      	movs	r0, #3
 800c672:	f7ff fe2b 	bl	800c2cc <modbusException>
		return 0;
 800c676:	2300      	movs	r3, #0
 800c678:	e081      	b.n	800c77e <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800c67a:	897a      	ldrh	r2, [r7, #10]
 800c67c:	893b      	ldrh	r3, [r7, #8]
 800c67e:	4413      	add	r3, r2
 800c680:	b29b      	uxth	r3, r3
 800c682:	3b01      	subs	r3, #1
 800c684:	80fb      	strh	r3, [r7, #6]
	if (endAddr>599)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800c686:	88fb      	ldrh	r3, [r7, #6]
 800c688:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800c68c:	d304      	bcc.n	800c698 <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c68e:	2002      	movs	r0, #2
 800c690:	f7ff fe1c 	bl	800c2cc <modbusException>
		return 0;
 800c694:	2300      	movs	r3, #0
 800c696:	e072      	b.n	800c77e <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800c698:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c69c:	2100      	movs	r1, #0
 800c69e:	483b      	ldr	r0, [pc, #236]	@ (800c78c <readInputs+0x158>)
 800c6a0:	f000 faa8 	bl	800cbf4 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c6a4:	4b39      	ldr	r3, [pc, #228]	@ (800c78c <readInputs+0x158>)
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c6aa:	4b37      	ldr	r3, [pc, #220]	@ (800c788 <readInputs+0x154>)
 800c6ac:	785a      	ldrb	r2, [r3, #1]
 800c6ae:	4b37      	ldr	r3, [pc, #220]	@ (800c78c <readInputs+0x158>)
 800c6b0:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800c6b2:	893b      	ldrh	r3, [r7, #8]
 800c6b4:	08db      	lsrs	r3, r3, #3
 800c6b6:	b29b      	uxth	r3, r3
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	893a      	ldrh	r2, [r7, #8]
 800c6bc:	f002 0207 	and.w	r2, r2, #7
 800c6c0:	b292      	uxth	r2, r2
 800c6c2:	2a00      	cmp	r2, #0
 800c6c4:	bf14      	ite	ne
 800c6c6:	2201      	movne	r2, #1
 800c6c8:	2200      	moveq	r2, #0
 800c6ca:	b2d2      	uxtb	r2, r2
 800c6cc:	4413      	add	r3, r2
 800c6ce:	b2da      	uxtb	r2, r3
 800c6d0:	4b2e      	ldr	r3, [pc, #184]	@ (800c78c <readInputs+0x158>)
 800c6d2:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800c6d4:	2303      	movs	r3, #3
 800c6d6:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800c6d8:	897b      	ldrh	r3, [r7, #10]
 800c6da:	08db      	lsrs	r3, r3, #3
 800c6dc:	b29b      	uxth	r3, r3
 800c6de:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800c6e0:	897b      	ldrh	r3, [r7, #10]
 800c6e2:	f003 0307 	and.w	r3, r3, #7
 800c6e6:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	60fb      	str	r3, [r7, #12]
 800c6f0:	e033      	b.n	800c75a <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800c6f2:	4a26      	ldr	r2, [pc, #152]	@ (800c78c <readInputs+0x158>)
 800c6f4:	69fb      	ldr	r3, [r7, #28]
 800c6f6:	4413      	add	r3, r2
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	b25a      	sxtb	r2, r3
 800c6fc:	4924      	ldr	r1, [pc, #144]	@ (800c790 <readInputs+0x15c>)
 800c6fe:	69bb      	ldr	r3, [r7, #24]
 800c700:	440b      	add	r3, r1
 800c702:	781b      	ldrb	r3, [r3, #0]
 800c704:	4619      	mov	r1, r3
 800c706:	8afb      	ldrh	r3, [r7, #22]
 800c708:	fa41 f303 	asr.w	r3, r1, r3
 800c70c:	f003 0101 	and.w	r1, r3, #1
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	fa01 f303 	lsl.w	r3, r1, r3
 800c716:	b25b      	sxtb	r3, r3
 800c718:	4313      	orrs	r3, r2
 800c71a:	b25b      	sxtb	r3, r3
 800c71c:	b2d9      	uxtb	r1, r3
 800c71e:	4a1b      	ldr	r2, [pc, #108]	@ (800c78c <readInputs+0x158>)
 800c720:	69fb      	ldr	r3, [r7, #28]
 800c722:	4413      	add	r3, r2
 800c724:	460a      	mov	r2, r1
 800c726:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	3301      	adds	r3, #1
 800c72c:	613b      	str	r3, [r7, #16]
 800c72e:	8afb      	ldrh	r3, [r7, #22]
 800c730:	3301      	adds	r3, #1
 800c732:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800c734:	693b      	ldr	r3, [r7, #16]
 800c736:	2b07      	cmp	r3, #7
 800c738:	dd04      	ble.n	800c744 <readInputs+0x110>
		{
			indxPosition = 0;
 800c73a:	2300      	movs	r3, #0
 800c73c:	613b      	str	r3, [r7, #16]
			indx++;
 800c73e:	69fb      	ldr	r3, [r7, #28]
 800c740:	3301      	adds	r3, #1
 800c742:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800c744:	8afb      	ldrh	r3, [r7, #22]
 800c746:	2b07      	cmp	r3, #7
 800c748:	d904      	bls.n	800c754 <readInputs+0x120>
		{
			bitPosition=0;
 800c74a:	2300      	movs	r3, #0
 800c74c:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800c74e:	69bb      	ldr	r3, [r7, #24]
 800c750:	3301      	adds	r3, #1
 800c752:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	3301      	adds	r3, #1
 800c758:	60fb      	str	r3, [r7, #12]
 800c75a:	893b      	ldrh	r3, [r7, #8]
 800c75c:	68fa      	ldr	r2, [r7, #12]
 800c75e:	429a      	cmp	r2, r3
 800c760:	dbc7      	blt.n	800c6f2 <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800c762:	893b      	ldrh	r3, [r7, #8]
 800c764:	f003 0307 	and.w	r3, r3, #7
 800c768:	b29b      	uxth	r3, r3
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d002      	beq.n	800c774 <readInputs+0x140>
 800c76e:	69fb      	ldr	r3, [r7, #28]
 800c770:	3301      	adds	r3, #1
 800c772:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800c774:	69f9      	ldr	r1, [r7, #28]
 800c776:	4805      	ldr	r0, [pc, #20]	@ (800c78c <readInputs+0x158>)
 800c778:	f7ff fd7c 	bl	800c274 <sendData>
	return 1;   // success
 800c77c:	2301      	movs	r3, #1
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3720      	adds	r7, #32
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}
 800c786:	bf00      	nop
 800c788:	20002200 	.word	0x20002200
 800c78c:	20002300 	.word	0x20002300
 800c790:	20002498 	.word	0x20002498

0800c794 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b084      	sub	sp, #16
 800c798:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c79a:	4b39      	ldr	r3, [pc, #228]	@ (800c880 <writeHoldingRegs+0xec>)
 800c79c:	789b      	ldrb	r3, [r3, #2]
 800c79e:	021b      	lsls	r3, r3, #8
 800c7a0:	b21a      	sxth	r2, r3
 800c7a2:	4b37      	ldr	r3, [pc, #220]	@ (800c880 <writeHoldingRegs+0xec>)
 800c7a4:	78db      	ldrb	r3, [r3, #3]
 800c7a6:	b21b      	sxth	r3, r3
 800c7a8:	4313      	orrs	r3, r2
 800c7aa:	b21b      	sxth	r3, r3
 800c7ac:	81fb      	strh	r3, [r7, #14]
    uint8_t indx = 7;  // we need to keep track of index in RxData
 800c7ae:	2307      	movs	r3, #7
 800c7b0:	737b      	strb	r3, [r7, #13]
	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800c7b2:	4b33      	ldr	r3, [pc, #204]	@ (800c880 <writeHoldingRegs+0xec>)
 800c7b4:	791b      	ldrb	r3, [r3, #4]
 800c7b6:	021b      	lsls	r3, r3, #8
 800c7b8:	b21a      	sxth	r2, r3
 800c7ba:	4b31      	ldr	r3, [pc, #196]	@ (800c880 <writeHoldingRegs+0xec>)
 800c7bc:	795b      	ldrb	r3, [r3, #5]
 800c7be:	b21b      	sxth	r3, r3
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	b21b      	sxth	r3, r3
 800c7c4:	80fb      	strh	r3, [r7, #6]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 800c7c6:	88fb      	ldrh	r3, [r7, #6]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d002      	beq.n	800c7d2 <writeHoldingRegs+0x3e>
 800c7cc:	88fb      	ldrh	r3, [r7, #6]
 800c7ce:	2b7b      	cmp	r3, #123	@ 0x7b
 800c7d0:	d904      	bls.n	800c7dc <writeHoldingRegs+0x48>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c7d2:	2003      	movs	r0, #3
 800c7d4:	f7ff fd7a 	bl	800c2cc <modbusException>
		return 0;
 800c7d8:	2300      	movs	r3, #0
 800c7da:	e04c      	b.n	800c876 <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800c7dc:	89fa      	ldrh	r2, [r7, #14]
 800c7de:	88fb      	ldrh	r3, [r7, #6]
 800c7e0:	4413      	add	r3, r2
 800c7e2:	b29b      	uxth	r3, r3
 800c7e4:	3b01      	subs	r3, #1
 800c7e6:	80bb      	strh	r3, [r7, #4]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800c7e8:	88bb      	ldrh	r3, [r7, #4]
 800c7ea:	2b31      	cmp	r3, #49	@ 0x31
 800c7ec:	d904      	bls.n	800c7f8 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c7ee:	2002      	movs	r0, #2
 800c7f0:	f7ff fd6c 	bl	800c2cc <modbusException>
		return 0;
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	e03e      	b.n	800c876 <writeHoldingRegs+0xe2>
	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */

	for (int i=0; i<numRegs; i++)
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	60bb      	str	r3, [r7, #8]
 800c7fc:	e01b      	b.n	800c836 <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800c7fe:	7b7b      	ldrb	r3, [r7, #13]
 800c800:	1c5a      	adds	r2, r3, #1
 800c802:	737a      	strb	r2, [r7, #13]
 800c804:	461a      	mov	r2, r3
 800c806:	4b1e      	ldr	r3, [pc, #120]	@ (800c880 <writeHoldingRegs+0xec>)
 800c808:	5c9b      	ldrb	r3, [r3, r2]
 800c80a:	021b      	lsls	r3, r3, #8
 800c80c:	b21a      	sxth	r2, r3
 800c80e:	7b7b      	ldrb	r3, [r7, #13]
 800c810:	1c59      	adds	r1, r3, #1
 800c812:	7379      	strb	r1, [r7, #13]
 800c814:	4619      	mov	r1, r3
 800c816:	4b1a      	ldr	r3, [pc, #104]	@ (800c880 <writeHoldingRegs+0xec>)
 800c818:	5c5b      	ldrb	r3, [r3, r1]
 800c81a:	b21b      	sxth	r3, r3
 800c81c:	4313      	orrs	r3, r2
 800c81e:	b219      	sxth	r1, r3
 800c820:	89fb      	ldrh	r3, [r7, #14]
 800c822:	1c5a      	adds	r2, r3, #1
 800c824:	81fa      	strh	r2, [r7, #14]
 800c826:	461a      	mov	r2, r3
 800c828:	b289      	uxth	r1, r1
 800c82a:	4b16      	ldr	r3, [pc, #88]	@ (800c884 <writeHoldingRegs+0xf0>)
 800c82c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	3301      	adds	r3, #1
 800c834:	60bb      	str	r3, [r7, #8]
 800c836:	88fb      	ldrh	r3, [r7, #6]
 800c838:	68ba      	ldr	r2, [r7, #8]
 800c83a:	429a      	cmp	r2, r3
 800c83c:	dbdf      	blt.n	800c7fe <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800c83e:	4b12      	ldr	r3, [pc, #72]	@ (800c888 <writeHoldingRegs+0xf4>)
 800c840:	2201      	movs	r2, #1
 800c842:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800c844:	4b0e      	ldr	r3, [pc, #56]	@ (800c880 <writeHoldingRegs+0xec>)
 800c846:	785a      	ldrb	r2, [r3, #1]
 800c848:	4b0f      	ldr	r3, [pc, #60]	@ (800c888 <writeHoldingRegs+0xf4>)
 800c84a:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800c84c:	4b0c      	ldr	r3, [pc, #48]	@ (800c880 <writeHoldingRegs+0xec>)
 800c84e:	789a      	ldrb	r2, [r3, #2]
 800c850:	4b0d      	ldr	r3, [pc, #52]	@ (800c888 <writeHoldingRegs+0xf4>)
 800c852:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800c854:	4b0a      	ldr	r3, [pc, #40]	@ (800c880 <writeHoldingRegs+0xec>)
 800c856:	78da      	ldrb	r2, [r3, #3]
 800c858:	4b0b      	ldr	r3, [pc, #44]	@ (800c888 <writeHoldingRegs+0xf4>)
 800c85a:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800c85c:	4b08      	ldr	r3, [pc, #32]	@ (800c880 <writeHoldingRegs+0xec>)
 800c85e:	791a      	ldrb	r2, [r3, #4]
 800c860:	4b09      	ldr	r3, [pc, #36]	@ (800c888 <writeHoldingRegs+0xf4>)
 800c862:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800c864:	4b06      	ldr	r3, [pc, #24]	@ (800c880 <writeHoldingRegs+0xec>)
 800c866:	795a      	ldrb	r2, [r3, #5]
 800c868:	4b07      	ldr	r3, [pc, #28]	@ (800c888 <writeHoldingRegs+0xf4>)
 800c86a:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800c86c:	2106      	movs	r1, #6
 800c86e:	4806      	ldr	r0, [pc, #24]	@ (800c888 <writeHoldingRegs+0xf4>)
 800c870:	f7ff fd00 	bl	800c274 <sendData>
	return 1;   // success
 800c874:	2301      	movs	r3, #1
}
 800c876:	4618      	mov	r0, r3
 800c878:	3710      	adds	r7, #16
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}
 800c87e:	bf00      	nop
 800c880:	20002200 	.word	0x20002200
 800c884:	20002400 	.word	0x20002400
 800c888:	20002300 	.word	0x20002300

0800c88c <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b082      	sub	sp, #8
 800c890:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c892:	4b20      	ldr	r3, [pc, #128]	@ (800c914 <writeSingleReg+0x88>)
 800c894:	789b      	ldrb	r3, [r3, #2]
 800c896:	021b      	lsls	r3, r3, #8
 800c898:	b21a      	sxth	r2, r3
 800c89a:	4b1e      	ldr	r3, [pc, #120]	@ (800c914 <writeSingleReg+0x88>)
 800c89c:	78db      	ldrb	r3, [r3, #3]
 800c89e:	b21b      	sxth	r3, r3
 800c8a0:	4313      	orrs	r3, r2
 800c8a2:	b21b      	sxth	r3, r3
 800c8a4:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 800c8a6:	88fb      	ldrh	r3, [r7, #6]
 800c8a8:	2b31      	cmp	r3, #49	@ 0x31
 800c8aa:	d904      	bls.n	800c8b6 <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c8ac:	2002      	movs	r0, #2
 800c8ae:	f7ff fd0d 	bl	800c2cc <modbusException>
		return 0;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	e029      	b.n	800c90a <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 800c8b6:	4b17      	ldr	r3, [pc, #92]	@ (800c914 <writeSingleReg+0x88>)
 800c8b8:	791b      	ldrb	r3, [r3, #4]
 800c8ba:	021b      	lsls	r3, r3, #8
 800c8bc:	b21a      	sxth	r2, r3
 800c8be:	4b15      	ldr	r3, [pc, #84]	@ (800c914 <writeSingleReg+0x88>)
 800c8c0:	795b      	ldrb	r3, [r3, #5]
 800c8c2:	b21b      	sxth	r3, r3
 800c8c4:	4313      	orrs	r3, r2
 800c8c6:	b21a      	sxth	r2, r3
 800c8c8:	88fb      	ldrh	r3, [r7, #6]
 800c8ca:	b291      	uxth	r1, r2
 800c8cc:	4a12      	ldr	r2, [pc, #72]	@ (800c918 <writeSingleReg+0x8c>)
 800c8ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800c8d2:	4b12      	ldr	r3, [pc, #72]	@ (800c91c <writeSingleReg+0x90>)
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800c8d8:	4b0e      	ldr	r3, [pc, #56]	@ (800c914 <writeSingleReg+0x88>)
 800c8da:	785a      	ldrb	r2, [r3, #1]
 800c8dc:	4b0f      	ldr	r3, [pc, #60]	@ (800c91c <writeSingleReg+0x90>)
 800c8de:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800c8e0:	4b0c      	ldr	r3, [pc, #48]	@ (800c914 <writeSingleReg+0x88>)
 800c8e2:	789a      	ldrb	r2, [r3, #2]
 800c8e4:	4b0d      	ldr	r3, [pc, #52]	@ (800c91c <writeSingleReg+0x90>)
 800c8e6:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800c8e8:	4b0a      	ldr	r3, [pc, #40]	@ (800c914 <writeSingleReg+0x88>)
 800c8ea:	78da      	ldrb	r2, [r3, #3]
 800c8ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c91c <writeSingleReg+0x90>)
 800c8ee:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800c8f0:	4b08      	ldr	r3, [pc, #32]	@ (800c914 <writeSingleReg+0x88>)
 800c8f2:	791a      	ldrb	r2, [r3, #4]
 800c8f4:	4b09      	ldr	r3, [pc, #36]	@ (800c91c <writeSingleReg+0x90>)
 800c8f6:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800c8f8:	4b06      	ldr	r3, [pc, #24]	@ (800c914 <writeSingleReg+0x88>)
 800c8fa:	795a      	ldrb	r2, [r3, #5]
 800c8fc:	4b07      	ldr	r3, [pc, #28]	@ (800c91c <writeSingleReg+0x90>)
 800c8fe:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800c900:	2106      	movs	r1, #6
 800c902:	4806      	ldr	r0, [pc, #24]	@ (800c91c <writeSingleReg+0x90>)
 800c904:	f7ff fcb6 	bl	800c274 <sendData>
	return 1;   // success
 800c908:	2301      	movs	r3, #1
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3708      	adds	r7, #8
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}
 800c912:	bf00      	nop
 800c914:	20002200 	.word	0x20002200
 800c918:	20002400 	.word	0x20002400
 800c91c:	20002300 	.word	0x20002300

0800c920 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b084      	sub	sp, #16
 800c924:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800c926:	4b39      	ldr	r3, [pc, #228]	@ (800ca0c <writeSingleCoil+0xec>)
 800c928:	789b      	ldrb	r3, [r3, #2]
 800c92a:	021b      	lsls	r3, r3, #8
 800c92c:	b21a      	sxth	r2, r3
 800c92e:	4b37      	ldr	r3, [pc, #220]	@ (800ca0c <writeSingleCoil+0xec>)
 800c930:	78db      	ldrb	r3, [r3, #3]
 800c932:	b21b      	sxth	r3, r3
 800c934:	4313      	orrs	r3, r2
 800c936:	b21b      	sxth	r3, r3
 800c938:	81fb      	strh	r3, [r7, #14]

	if (startAddr>499)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800c93a:	89fb      	ldrh	r3, [r7, #14]
 800c93c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c940:	d304      	bcc.n	800c94c <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c942:	2002      	movs	r0, #2
 800c944:	f7ff fcc2 	bl	800c2cc <modbusException>
		return 0;
 800c948:	2300      	movs	r3, #0
 800c94a:	e05a      	b.n	800ca02 <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800c94c:	89fb      	ldrh	r3, [r7, #14]
 800c94e:	08db      	lsrs	r3, r3, #3
 800c950:	b29b      	uxth	r3, r3
 800c952:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800c954:	89fb      	ldrh	r3, [r7, #14]
 800c956:	f003 0307 	and.w	r3, r3, #7
 800c95a:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800c95c:	4b2b      	ldr	r3, [pc, #172]	@ (800ca0c <writeSingleCoil+0xec>)
 800c95e:	791b      	ldrb	r3, [r3, #4]
 800c960:	2bff      	cmp	r3, #255	@ 0xff
 800c962:	d116      	bne.n	800c992 <writeSingleCoil+0x72>
 800c964:	4b29      	ldr	r3, [pc, #164]	@ (800ca0c <writeSingleCoil+0xec>)
 800c966:	795b      	ldrb	r3, [r3, #5]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d112      	bne.n	800c992 <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800c96c:	4a28      	ldr	r2, [pc, #160]	@ (800ca10 <writeSingleCoil+0xf0>)
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	4413      	add	r3, r2
 800c972:	781b      	ldrb	r3, [r3, #0]
 800c974:	b25a      	sxtb	r2, r3
 800c976:	88fb      	ldrh	r3, [r7, #6]
 800c978:	2101      	movs	r1, #1
 800c97a:	fa01 f303 	lsl.w	r3, r1, r3
 800c97e:	b25b      	sxtb	r3, r3
 800c980:	4313      	orrs	r3, r2
 800c982:	b25b      	sxtb	r3, r3
 800c984:	b2d9      	uxtb	r1, r3
 800c986:	4a22      	ldr	r2, [pc, #136]	@ (800ca10 <writeSingleCoil+0xf0>)
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	4413      	add	r3, r2
 800c98c:	460a      	mov	r2, r1
 800c98e:	701a      	strb	r2, [r3, #0]
 800c990:	e01b      	b.n	800c9ca <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 800c992:	4b1e      	ldr	r3, [pc, #120]	@ (800ca0c <writeSingleCoil+0xec>)
 800c994:	791b      	ldrb	r3, [r3, #4]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d117      	bne.n	800c9ca <writeSingleCoil+0xaa>
 800c99a:	4b1c      	ldr	r3, [pc, #112]	@ (800ca0c <writeSingleCoil+0xec>)
 800c99c:	795b      	ldrb	r3, [r3, #5]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d113      	bne.n	800c9ca <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 800c9a2:	4a1b      	ldr	r2, [pc, #108]	@ (800ca10 <writeSingleCoil+0xf0>)
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	4413      	add	r3, r2
 800c9a8:	781b      	ldrb	r3, [r3, #0]
 800c9aa:	b25a      	sxtb	r2, r3
 800c9ac:	88fb      	ldrh	r3, [r7, #6]
 800c9ae:	2101      	movs	r1, #1
 800c9b0:	fa01 f303 	lsl.w	r3, r1, r3
 800c9b4:	b25b      	sxtb	r3, r3
 800c9b6:	43db      	mvns	r3, r3
 800c9b8:	b25b      	sxtb	r3, r3
 800c9ba:	4013      	ands	r3, r2
 800c9bc:	b25b      	sxtb	r3, r3
 800c9be:	b2d9      	uxtb	r1, r3
 800c9c0:	4a13      	ldr	r2, [pc, #76]	@ (800ca10 <writeSingleCoil+0xf0>)
 800c9c2:	68bb      	ldr	r3, [r7, #8]
 800c9c4:	4413      	add	r3, r2
 800c9c6:	460a      	mov	r2, r1
 800c9c8:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800c9ca:	4b12      	ldr	r3, [pc, #72]	@ (800ca14 <writeSingleCoil+0xf4>)
 800c9cc:	2201      	movs	r2, #1
 800c9ce:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800c9d0:	4b0e      	ldr	r3, [pc, #56]	@ (800ca0c <writeSingleCoil+0xec>)
 800c9d2:	785a      	ldrb	r2, [r3, #1]
 800c9d4:	4b0f      	ldr	r3, [pc, #60]	@ (800ca14 <writeSingleCoil+0xf4>)
 800c9d6:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800c9d8:	4b0c      	ldr	r3, [pc, #48]	@ (800ca0c <writeSingleCoil+0xec>)
 800c9da:	789a      	ldrb	r2, [r3, #2]
 800c9dc:	4b0d      	ldr	r3, [pc, #52]	@ (800ca14 <writeSingleCoil+0xf4>)
 800c9de:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800c9e0:	4b0a      	ldr	r3, [pc, #40]	@ (800ca0c <writeSingleCoil+0xec>)
 800c9e2:	78da      	ldrb	r2, [r3, #3]
 800c9e4:	4b0b      	ldr	r3, [pc, #44]	@ (800ca14 <writeSingleCoil+0xf4>)
 800c9e6:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800c9e8:	4b08      	ldr	r3, [pc, #32]	@ (800ca0c <writeSingleCoil+0xec>)
 800c9ea:	791a      	ldrb	r2, [r3, #4]
 800c9ec:	4b09      	ldr	r3, [pc, #36]	@ (800ca14 <writeSingleCoil+0xf4>)
 800c9ee:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800c9f0:	4b06      	ldr	r3, [pc, #24]	@ (800ca0c <writeSingleCoil+0xec>)
 800c9f2:	795a      	ldrb	r2, [r3, #5]
 800c9f4:	4b07      	ldr	r3, [pc, #28]	@ (800ca14 <writeSingleCoil+0xf4>)
 800c9f6:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800c9f8:	2106      	movs	r1, #6
 800c9fa:	4806      	ldr	r0, [pc, #24]	@ (800ca14 <writeSingleCoil+0xf4>)
 800c9fc:	f7ff fc3a 	bl	800c274 <sendData>
	return 1;   // success
 800ca00:	2301      	movs	r3, #1
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3710      	adds	r7, #16
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}
 800ca0a:	bf00      	nop
 800ca0c:	20002200 	.word	0x20002200
 800ca10:	20002464 	.word	0x20002464
 800ca14:	20002300 	.word	0x20002300

0800ca18 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b088      	sub	sp, #32
 800ca1c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800ca1e:	4b57      	ldr	r3, [pc, #348]	@ (800cb7c <writeMultiCoils+0x164>)
 800ca20:	789b      	ldrb	r3, [r3, #2]
 800ca22:	021b      	lsls	r3, r3, #8
 800ca24:	b21a      	sxth	r2, r3
 800ca26:	4b55      	ldr	r3, [pc, #340]	@ (800cb7c <writeMultiCoils+0x164>)
 800ca28:	78db      	ldrb	r3, [r3, #3]
 800ca2a:	b21b      	sxth	r3, r3
 800ca2c:	4313      	orrs	r3, r2
 800ca2e:	b21b      	sxth	r3, r3
 800ca30:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800ca32:	4b52      	ldr	r3, [pc, #328]	@ (800cb7c <writeMultiCoils+0x164>)
 800ca34:	791b      	ldrb	r3, [r3, #4]
 800ca36:	021b      	lsls	r3, r3, #8
 800ca38:	b21a      	sxth	r2, r3
 800ca3a:	4b50      	ldr	r3, [pc, #320]	@ (800cb7c <writeMultiCoils+0x164>)
 800ca3c:	795b      	ldrb	r3, [r3, #5]
 800ca3e:	b21b      	sxth	r3, r3
 800ca40:	4313      	orrs	r3, r2
 800ca42:	b21b      	sxth	r3, r3
 800ca44:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800ca46:	893b      	ldrh	r3, [r7, #8]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d003      	beq.n	800ca54 <writeMultiCoils+0x3c>
 800ca4c:	893b      	ldrh	r3, [r7, #8]
 800ca4e:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800ca52:	d904      	bls.n	800ca5e <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800ca54:	2003      	movs	r0, #3
 800ca56:	f7ff fc39 	bl	800c2cc <modbusException>
		return 0;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	e089      	b.n	800cb72 <writeMultiCoils+0x15a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800ca5e:	897a      	ldrh	r2, [r7, #10]
 800ca60:	893b      	ldrh	r3, [r7, #8]
 800ca62:	4413      	add	r3, r2
 800ca64:	b29b      	uxth	r3, r3
 800ca66:	3b01      	subs	r3, #1
 800ca68:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800ca6a:	88fb      	ldrh	r3, [r7, #6]
 800ca6c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800ca70:	d304      	bcc.n	800ca7c <writeMultiCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800ca72:	2002      	movs	r0, #2
 800ca74:	f7ff fc2a 	bl	800c2cc <modbusException>
		return 0;
 800ca78:	2300      	movs	r3, #0
 800ca7a:	e07a      	b.n	800cb72 <writeMultiCoils+0x15a>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800ca7c:	897b      	ldrh	r3, [r7, #10]
 800ca7e:	08db      	lsrs	r3, r3, #3
 800ca80:	b29b      	uxth	r3, r3
 800ca82:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800ca84:	897b      	ldrh	r3, [r7, #10]
 800ca86:	f003 0307 	and.w	r3, r3, #7
 800ca8a:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800ca90:	2307      	movs	r3, #7
 800ca92:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800ca94:	2300      	movs	r3, #0
 800ca96:	60fb      	str	r3, [r7, #12]
 800ca98:	e04b      	b.n	800cb32 <writeMultiCoils+0x11a>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800ca9a:	4a38      	ldr	r2, [pc, #224]	@ (800cb7c <writeMultiCoils+0x164>)
 800ca9c:	693b      	ldr	r3, [r7, #16]
 800ca9e:	4413      	add	r3, r2
 800caa0:	781b      	ldrb	r3, [r3, #0]
 800caa2:	461a      	mov	r2, r3
 800caa4:	697b      	ldr	r3, [r7, #20]
 800caa6:	fa42 f303 	asr.w	r3, r2, r3
 800caaa:	f003 0301 	and.w	r3, r3, #1
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d012      	beq.n	800cad8 <writeMultiCoils+0xc0>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800cab2:	4a33      	ldr	r2, [pc, #204]	@ (800cb80 <writeMultiCoils+0x168>)
 800cab4:	69fb      	ldr	r3, [r7, #28]
 800cab6:	4413      	add	r3, r2
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	b25a      	sxtb	r2, r3
 800cabc:	8b7b      	ldrh	r3, [r7, #26]
 800cabe:	2101      	movs	r1, #1
 800cac0:	fa01 f303 	lsl.w	r3, r1, r3
 800cac4:	b25b      	sxtb	r3, r3
 800cac6:	4313      	orrs	r3, r2
 800cac8:	b25b      	sxtb	r3, r3
 800caca:	b2d9      	uxtb	r1, r3
 800cacc:	4a2c      	ldr	r2, [pc, #176]	@ (800cb80 <writeMultiCoils+0x168>)
 800cace:	69fb      	ldr	r3, [r7, #28]
 800cad0:	4413      	add	r3, r2
 800cad2:	460a      	mov	r2, r1
 800cad4:	701a      	strb	r2, [r3, #0]
 800cad6:	e013      	b.n	800cb00 <writeMultiCoils+0xe8>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800cad8:	4a29      	ldr	r2, [pc, #164]	@ (800cb80 <writeMultiCoils+0x168>)
 800cada:	69fb      	ldr	r3, [r7, #28]
 800cadc:	4413      	add	r3, r2
 800cade:	781b      	ldrb	r3, [r3, #0]
 800cae0:	b25a      	sxtb	r2, r3
 800cae2:	8b7b      	ldrh	r3, [r7, #26]
 800cae4:	2101      	movs	r1, #1
 800cae6:	fa01 f303 	lsl.w	r3, r1, r3
 800caea:	b25b      	sxtb	r3, r3
 800caec:	43db      	mvns	r3, r3
 800caee:	b25b      	sxtb	r3, r3
 800caf0:	4013      	ands	r3, r2
 800caf2:	b25b      	sxtb	r3, r3
 800caf4:	b2d9      	uxtb	r1, r3
 800caf6:	4a22      	ldr	r2, [pc, #136]	@ (800cb80 <writeMultiCoils+0x168>)
 800caf8:	69fb      	ldr	r3, [r7, #28]
 800cafa:	4413      	add	r3, r2
 800cafc:	460a      	mov	r2, r1
 800cafe:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800cb00:	8b7b      	ldrh	r3, [r7, #26]
 800cb02:	3301      	adds	r3, #1
 800cb04:	837b      	strh	r3, [r7, #26]
 800cb06:	697b      	ldr	r3, [r7, #20]
 800cb08:	3301      	adds	r3, #1
 800cb0a:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800cb0c:	697b      	ldr	r3, [r7, #20]
 800cb0e:	2b07      	cmp	r3, #7
 800cb10:	dd04      	ble.n	800cb1c <writeMultiCoils+0x104>
		{
			indxPosition = 0;
 800cb12:	2300      	movs	r3, #0
 800cb14:	617b      	str	r3, [r7, #20]
			indx++;
 800cb16:	693b      	ldr	r3, [r7, #16]
 800cb18:	3301      	adds	r3, #1
 800cb1a:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800cb1c:	8b7b      	ldrh	r3, [r7, #26]
 800cb1e:	2b07      	cmp	r3, #7
 800cb20:	d904      	bls.n	800cb2c <writeMultiCoils+0x114>
		{
			bitPosition=0;
 800cb22:	2300      	movs	r3, #0
 800cb24:	837b      	strh	r3, [r7, #26]
			startByte++;
 800cb26:	69fb      	ldr	r3, [r7, #28]
 800cb28:	3301      	adds	r3, #1
 800cb2a:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	3301      	adds	r3, #1
 800cb30:	60fb      	str	r3, [r7, #12]
 800cb32:	893b      	ldrh	r3, [r7, #8]
 800cb34:	68fa      	ldr	r2, [r7, #12]
 800cb36:	429a      	cmp	r2, r3
 800cb38:	dbaf      	blt.n	800ca9a <writeMultiCoils+0x82>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800cb3a:	4b12      	ldr	r3, [pc, #72]	@ (800cb84 <writeMultiCoils+0x16c>)
 800cb3c:	2201      	movs	r2, #1
 800cb3e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800cb40:	4b0e      	ldr	r3, [pc, #56]	@ (800cb7c <writeMultiCoils+0x164>)
 800cb42:	785a      	ldrb	r2, [r3, #1]
 800cb44:	4b0f      	ldr	r3, [pc, #60]	@ (800cb84 <writeMultiCoils+0x16c>)
 800cb46:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800cb48:	4b0c      	ldr	r3, [pc, #48]	@ (800cb7c <writeMultiCoils+0x164>)
 800cb4a:	789a      	ldrb	r2, [r3, #2]
 800cb4c:	4b0d      	ldr	r3, [pc, #52]	@ (800cb84 <writeMultiCoils+0x16c>)
 800cb4e:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800cb50:	4b0a      	ldr	r3, [pc, #40]	@ (800cb7c <writeMultiCoils+0x164>)
 800cb52:	78da      	ldrb	r2, [r3, #3]
 800cb54:	4b0b      	ldr	r3, [pc, #44]	@ (800cb84 <writeMultiCoils+0x16c>)
 800cb56:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800cb58:	4b08      	ldr	r3, [pc, #32]	@ (800cb7c <writeMultiCoils+0x164>)
 800cb5a:	791a      	ldrb	r2, [r3, #4]
 800cb5c:	4b09      	ldr	r3, [pc, #36]	@ (800cb84 <writeMultiCoils+0x16c>)
 800cb5e:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800cb60:	4b06      	ldr	r3, [pc, #24]	@ (800cb7c <writeMultiCoils+0x164>)
 800cb62:	795a      	ldrb	r2, [r3, #5]
 800cb64:	4b07      	ldr	r3, [pc, #28]	@ (800cb84 <writeMultiCoils+0x16c>)
 800cb66:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800cb68:	2106      	movs	r1, #6
 800cb6a:	4806      	ldr	r0, [pc, #24]	@ (800cb84 <writeMultiCoils+0x16c>)
 800cb6c:	f7ff fb82 	bl	800c274 <sendData>
	return 1;   // success
 800cb70:	2301      	movs	r3, #1
}
 800cb72:	4618      	mov	r0, r3
 800cb74:	3720      	adds	r7, #32
 800cb76:	46bd      	mov	sp, r7
 800cb78:	bd80      	pop	{r7, pc}
 800cb7a:	bf00      	nop
 800cb7c:	20002200 	.word	0x20002200
 800cb80:	20002464 	.word	0x20002464
 800cb84:	20002300 	.word	0x20002300

0800cb88 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800cb88:	b480      	push	{r7}
 800cb8a:	b085      	sub	sp, #20
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	460b      	mov	r3, r1
 800cb92:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800cb94:	23ff      	movs	r3, #255	@ 0xff
 800cb96:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800cb98:	23ff      	movs	r3, #255	@ 0xff
 800cb9a:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 800cb9c:	e013      	b.n	800cbc6 <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	1c5a      	adds	r2, r3, #1
 800cba2:	607a      	str	r2, [r7, #4]
 800cba4:	781a      	ldrb	r2, [r3, #0]
 800cba6:	7bbb      	ldrb	r3, [r7, #14]
 800cba8:	4053      	eors	r3, r2
 800cbaa:	b2db      	uxtb	r3, r3
 800cbac:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 800cbae:	4a0f      	ldr	r2, [pc, #60]	@ (800cbec <crc16+0x64>)
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	4413      	add	r3, r2
 800cbb4:	781a      	ldrb	r2, [r3, #0]
 800cbb6:	7bfb      	ldrb	r3, [r7, #15]
 800cbb8:	4053      	eors	r3, r2
 800cbba:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 800cbbc:	4a0c      	ldr	r2, [pc, #48]	@ (800cbf0 <crc16+0x68>)
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	4413      	add	r3, r2
 800cbc2:	781b      	ldrb	r3, [r3, #0]
 800cbc4:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800cbc6:	887b      	ldrh	r3, [r7, #2]
 800cbc8:	1e5a      	subs	r2, r3, #1
 800cbca:	807a      	strh	r2, [r7, #2]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d1e6      	bne.n	800cb9e <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 800cbd0:	7bfb      	ldrb	r3, [r7, #15]
 800cbd2:	021b      	lsls	r3, r3, #8
 800cbd4:	b21a      	sxth	r2, r3
 800cbd6:	7bbb      	ldrb	r3, [r7, #14]
 800cbd8:	b21b      	sxth	r3, r3
 800cbda:	4313      	orrs	r3, r2
 800cbdc:	b21b      	sxth	r3, r3
 800cbde:	b29b      	uxth	r3, r3
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	3714      	adds	r7, #20
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbea:	4770      	bx	lr
 800cbec:	0800cf28 	.word	0x0800cf28
 800cbf0:	0800d028 	.word	0x0800d028

0800cbf4 <memset>:
 800cbf4:	4402      	add	r2, r0
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	d100      	bne.n	800cbfe <memset+0xa>
 800cbfc:	4770      	bx	lr
 800cbfe:	f803 1b01 	strb.w	r1, [r3], #1
 800cc02:	e7f9      	b.n	800cbf8 <memset+0x4>

0800cc04 <__libc_init_array>:
 800cc04:	b570      	push	{r4, r5, r6, lr}
 800cc06:	4d0d      	ldr	r5, [pc, #52]	@ (800cc3c <__libc_init_array+0x38>)
 800cc08:	4c0d      	ldr	r4, [pc, #52]	@ (800cc40 <__libc_init_array+0x3c>)
 800cc0a:	1b64      	subs	r4, r4, r5
 800cc0c:	10a4      	asrs	r4, r4, #2
 800cc0e:	2600      	movs	r6, #0
 800cc10:	42a6      	cmp	r6, r4
 800cc12:	d109      	bne.n	800cc28 <__libc_init_array+0x24>
 800cc14:	4d0b      	ldr	r5, [pc, #44]	@ (800cc44 <__libc_init_array+0x40>)
 800cc16:	4c0c      	ldr	r4, [pc, #48]	@ (800cc48 <__libc_init_array+0x44>)
 800cc18:	f000 f818 	bl	800cc4c <_init>
 800cc1c:	1b64      	subs	r4, r4, r5
 800cc1e:	10a4      	asrs	r4, r4, #2
 800cc20:	2600      	movs	r6, #0
 800cc22:	42a6      	cmp	r6, r4
 800cc24:	d105      	bne.n	800cc32 <__libc_init_array+0x2e>
 800cc26:	bd70      	pop	{r4, r5, r6, pc}
 800cc28:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc2c:	4798      	blx	r3
 800cc2e:	3601      	adds	r6, #1
 800cc30:	e7ee      	b.n	800cc10 <__libc_init_array+0xc>
 800cc32:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc36:	4798      	blx	r3
 800cc38:	3601      	adds	r6, #1
 800cc3a:	e7f2      	b.n	800cc22 <__libc_init_array+0x1e>
 800cc3c:	0800d130 	.word	0x0800d130
 800cc40:	0800d130 	.word	0x0800d130
 800cc44:	0800d130 	.word	0x0800d130
 800cc48:	0800d134 	.word	0x0800d134

0800cc4c <_init>:
 800cc4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc4e:	bf00      	nop
 800cc50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc52:	bc08      	pop	{r3}
 800cc54:	469e      	mov	lr, r3
 800cc56:	4770      	bx	lr

0800cc58 <_fini>:
 800cc58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc5a:	bf00      	nop
 800cc5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc5e:	bc08      	pop	{r3}
 800cc60:	469e      	mov	lr, r3
 800cc62:	4770      	bx	lr
