// Seed: 1003632141
module module_0 (
    output tri id_0
);
  wire id_2;
  assign module_1.id_3 = 0;
  wire id_3;
  wire id_4;
  wire id_5;
  module_2 modCall_1 (id_0);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output logic id_4,
    output tri1 id_5,
    input supply1 id_6
);
  always id_4 <= id_0;
  module_0 modCall_1 (id_3);
endmodule
macromodule module_2 (
    output tri id_0
);
  assign id_0 = id_2 | 1 + 1;
  assign id_0 = 1'b0;
  assign id_2 = 1;
  always_latch id_0 = id_2;
endmodule
