library std;
library ieee;
use ieee.std_logic_1164.all;

entity TopLevel is
	port (
	
	reset, clock : in std_logic;
	
	
	) ;
end entity ;

architecture struct of TopLevel is

signal ir_en_sig, mem_data_sel_sig, mem_write_sig, mem_read_sig, rf_write_sig, rf_read_sig, rf_a1_sel_sig, rf_a2_sel_sig, c_en_sig, z_en_sig, z_out_sig, c_out_sig, loop_out_sig, continue_state_sig std_logic;

signal alu_op_sig, alu_a_sel_sig, mem_add_sel_sig, pc_sel_sig, rf_a3_sel_sig, t1_c_sig std_logic_vector(1 downto 0);

signal alu_b_sel_sig, rf_d3_sel_sig, t2_c_sig std_logic_vector(2 downto 0);

signal inst_type_sig : std_logic_vector(3 downto 0);

component data_path is 
port (

  	--Instruction Register signals
  	ir_enable : in std_logic;

  	-- PC in
  	pc_select : in std_logic_vector(1 downto 0);

  	-- ALU Operation signals
  	alu_op : in std_logic_vector(1 downto 0); --rename alu
  	-- ALU - a
  	alu_a_select : in std_logic_vector(1 downto 0);
  	-- ALU - b
  	alu_b_select : in std_logic_vector(2 downto 0);

  	--Memory address select signals
  	mem_add_select : in std_logic_vector(1 downto 0);
	
	mem_data_select : in std_logic;
	--Memory read and write signals
	mem_write : in std_logic;
	mem_read : in std_logic;

	--Register File read and write control signals 
	rf_write : in std_logic;
	rf_read : in std_logic;
	-- Register file - A1
	rf_a1_select : in std_logic;
	-- Register file - A2
	rf_a2_select : in std_logic;
	-- Register file - A3	
	rf_a3_select : in std_logic_vector(1 downto 0);
	-- Register file - D3
	rf_d3_select : in std_logic_vector(2 downto 0); -- 2 down to 0

	--Temporary Registers control signals 
	--T1
	t1_c : in std_logic_vector(1 downto 0); -- change no of bits
	--T2
	t2_c : in std_logic_vector(2 downto 0); -- change no of bits

	--Carry and Zero flags enable signals
	carry_en : in std_logic;
	zero_en : in std_logic;

	--Continue signal (For instructions like ADC, ADZ etc)
	continue_state : out std_logic; 

	--Loop out signal
	loop_out : out std_logic;

	--Zero flag value out 
	zero_out : out std_logic;

	--Carry flag value out
	carry_out : out std_logic;

	--Clock signal in 
	clk : in std_logic;

	--Reset pin 
	rst : in std_logic;

	--Instruction type -----------------------------------------//check
	inst_type: out std_logic_vector(3 downto 0);

--	--Data coming into datapath (for testbench only, no other purpose)
--	ext_address : std_logic_vector(15 downto 0);
--	ext_data: in std_logic_vector(15 downto 0);
--    ext_memorywrite_enable: in std_logic;
--    ext_pc: out std_logic_vector(15 downto 0);
--    ext_ir: out std_logic_vector(15 downto 0);
--    ext_r0: out std_logic_vector(15 downto 0);
--    ext_r1: out std_logic_vector(15 downto 0);
--    ext_r2: out std_logic_vector(15 downto 0);
--    ext_r3: out std_logic_vector(15 downto 0);
--    ext_r4: out std_logic_vector(15 downto 0);
--    ext_r5: out std_logic_vector(15 downto 0);
--    ext_r6: out std_logic_vector(15 downto 0)
	
  );
end component data_path;

component fsm is port (
	port (

	--Instruction Register signals
  	ir_enable : out std_logic;

  	-- PC in
  	pc_select : out std_logic_vector(1 downto 0); --doubtful

  	-- ALU Operation signals
  	alu_op : out std_logic_vector(1 downto 0);
  	-- ALU - a
  	alu_a_select : out std_logic_vector(1 downto 0);
  	-- ALU - b
	alu_b_select : out std_logic_vector(2 downto 0);

  	--Memory address select signals
  	mem_add_select : out std_logic_vector(1 downto 0);
	mem_data : out std_logic;

	--Memory read and write signals
	mem_write : out std_logic;
	mem_read : out std_logic;

	--Register File read and write control signals 
	rf_write : out std_logic;
	rf_read : out std_logic;
	-- Register file - A1
	rf_a1_select : out std_logic;
	
--	-- Register file - A2
	rf_a2_select : out std_logic;
	
	-- Register file - A3
	rf_a3_select : out std_logic_vector(1 downto 0);
	-- Register file - D3
	rf_d3_select : out std_logic_vector(2 downto 0);

	--Temporary Registers control signals 
	--T1
	t1 : out std_logic_vector(1 downto 0);
	--T2
	t2 : out std_logic_vector(2 downto 0);
--	--T4
--	t4 : out std_logic;
--	--T5
--	t5 : out std_logic;

	--Carry and Zero flags enable signals
	carry_en : out std_logic;
	zero_en : out std_logic;

	--Continue signal (For instructions like ADC, ADZ etc)
	continue_state : in std_logic;

	--Loop out signal
	loop_out : in std_logic;

	--Zero flag value out 
	zero_out : in std_logic;
	
--	zero_flag : in std_logic;

	--Carry flag value out
	carry_out : in std_logic;

	--Clock signal in 
	clk : in std_logic;

	--Reset pin 
	rst : in std_logic;

	--Instruction type -----------------------------------------//check
	inst_type: in std_logic_vector(3 downto 0)
);
end component fsm;

begin

Datapath : data_path port map(ir_en_sig ,pc_sel_sig,alu_op_sig, alu_a_sel_sig, alu_b_sel_sig,mem_add_sel_sig, mem_data_sel_sig,
mem_write_sig, mem_read_sig,  rf_write_sig,  rf_read_sig,
rf_a1_sel_sig, rf_a2_sel_sig,rf_a3_sel_sig,rf_d3_sel_sig , t1_c_sig, t2_c_sig, c_en_sig, z_en_sig, continue_state_sig, loop_out_sig, z_out_sig, c_out_sig, 
clock,reset,
inst_type_sig
) ;

FSM_control: fsm port map (ir_en_sig ,pc_sel_sig,alu_op_sig, alu_a_sel_sig, alu_b_sel_sig,mem_add_sel_sig, mem_data_sel_sig,
mem_write_sig, mem_read_sig,  rf_write_sig,  rf_read_sig,
rf_a1_sel_sig, rf_a2_sel_sig,rf_a3_sel_sig,rf_d3_sel_sig , t1_c_sig, t2_c_sig, c_en_sig, z_en_sig, continue_state_sig, loop_out_sig, z_out_sig, c_out_sig, 
clock,reset,
inst_type_sig
) ;

end struct;