# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
# Date created = 19:54:22  November 25, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.1STD.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:54:22  NOVEMBER 25, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "22.1std.2 Lite Edition"
set_global_assignment -name SYSTEMVERILOG_FILE ../src/utils/register.sv
set_global_assignment -name SYSTEMVERILOG_FILE "../envs/de1-soc/top.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../envs/de1-soc/memory_map.sv"
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ALU_ALUdecoder/ALUdecoder.sv
set_global_assignment -name VERILOG_FILE ../src/ALU_ALUdecoder/ALU.v
set_global_assignment -name VERILOG_FILE ../src/Instruction_Decode/RegisterFile.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/Instruction_Decode/MemoryLoader.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/Instruction_Decode/Instruction_Decode.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/utoss_riscv.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/Logger.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/fetch.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ControlFSM.sv
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name BOARD "DE1-SoC Board"