--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM 
   TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.900ns
  High pulse: 3.950ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR
  Logical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y63.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.900ns
  High pulse: 3.950ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR
  Logical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y62.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.900ns
  High pulse: 3.950ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD<0>/SR
  Logical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_0/SR
  Location pin: OLOGIC_X2Y64.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X101Y92.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y92.AQ     Tcko                  0.337   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X101Y92.BX     net (fanout=1)        0.552   E2M/delayCtrl0Reset<0>
    SLICE_X101Y92.CLK    Tdick                 0.034   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.371ns logic, 0.552ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X101Y92.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 5.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y92.AQ     Tcko                  0.098   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X101Y92.BX     net (fanout=1)        0.259   E2M/delayCtrl0Reset<0>
    SLICE_X101Y92.CLK    Tckdi       (-Th)     0.076   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.022ns logic, 0.259ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: E2M/delayCtrl0_MapLib_replicate12/REFCLK
  Logical resource: E2M/delayCtrl0_MapLib_replicate12/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Location pin: RAMB18_X3Y10.WRCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Location pin: RAMB18_X3Y12.RDCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.368ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.200ns
  High pulse: 15.100ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: E2M/EC/sysACE_MPADD<5>/SR
  Logical resource: E2M/EC/sysACE_MPADD_2/SR
  Location pin: SLICE_X52Y33.SR
  Clock network: E2M/EC/sysACEreset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.646ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  18.794ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.646ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y33.DQ      Tcko                  0.337   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        2.069   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 2.240   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (2.577ns logic, 2.069ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.071ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y33.DQ      Tcko                  0.098   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        0.812   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 1.161   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (1.259ns logic, 0.812ns route)
                                                       (60.8% logic, 39.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.709ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  18.731ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.709ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y33.DQ      Tcko                  0.381   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        2.086   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 2.242   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (2.623ns logic, 2.086ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.100ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      2.100ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y33.DQ      Tcko                  0.115   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        0.822   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 1.163   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (1.278ns logic, 0.822ns route)
                                                       (60.9% logic, 39.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.7 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.641ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.059ns (requirement - data path)
  Source:               sysACE_MPDATA<5> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      3.641ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<5> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH15.I               Tiopi                 0.710   sysACE_MPDATA<5>
                                                       sysACE_MPDATA<5>
                                                       E2M/EC/sysACEIO/IOBUF_B5/IBUF
    RAMB18_X3Y10.DIADI5  net (fanout=1)        2.224   E2M/EC/sysACE_MPDATA_Out<5>
    RAMB18_X3Y10.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.417ns logic, 2.224ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.205ns (requirement - data path)
  Source:               sysACE_MPDATA<1> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      3.495ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<1> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ17.I               Tiopi                 0.716   sysACE_MPDATA<1>
                                                       sysACE_MPDATA<1>
                                                       E2M/EC/sysACEIO/IOBUF_B1/IBUF
    RAMB18_X3Y10.DIADI1  net (fanout=1)        2.072   E2M/EC/sysACE_MPDATA_Out<1>
    RAMB18_X3Y10.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (1.423ns logic, 2.072ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.395ns (requirement - data path)
  Source:               sysACE_MPDATA<6> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      3.305ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<6> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF16.I               Tiopi                 0.698   sysACE_MPDATA<6>
                                                       sysACE_MPDATA<6>
                                                       E2M/EC/sysACEIO/IOBUF_B6/IBUF
    RAMB18_X3Y10.DIADI6  net (fanout=1)        1.900   E2M/EC/sysACE_MPDATA_Out<6>
    RAMB18_X3Y10.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.405ns logic, 1.900ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.7 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X52Y32.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y10.FULL    Trcko_FULL            0.264   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X52Y32.D3      net (fanout=2)        0.431   E2M/EC/fromSysACEFifoFull
    SLICE_X52Y32.CLK     Tah         (-Th)     0.077   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACE_state[2]_GND_20_o_Select_819_o1
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.187ns logic, 0.431ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X56Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y10.FULL    Trcko_FULL            0.264   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X56Y39.A6      net (fanout=2)        0.502   E2M/EC/fromSysACEFifoFull
    SLICE_X56Y39.CLK     Tah         (-Th)     0.076   E2M/EC/sysACE_state_FSM_FFd2
                                                       E2M/EC/sysACE_state_FSM_FFd1_rstpot
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.188ns logic, 0.502ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI8), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.719ns (data path)
  Source:               sysACE_MPDATA<8> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<8> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ22.I               Tiopi                 0.327   sysACE_MPDATA<8>
                                                       sysACE_MPDATA<8>
                                                       E2M/EC/sysACEIO/IOBUF_B8/IBUF
    RAMB18_X3Y10.DIADI8  net (fanout=1)        0.590   E2M/EC/sysACE_MPDATA_Out<8>
    RAMB18_X3Y10.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.129ns logic, 0.590ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP 
"emac_single_clk_ref_gtx" 8 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP 
"emac_single_clk_phy_rx" 7.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1833 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.773ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (SLICE_X151Y106.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.686ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.978 - 1.030)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y104.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    SLICE_X148Y104.D1    net (fanout=4)        0.782   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<8>
    SLICE_X148Y104.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X148Y104.A5    net (fanout=9)        0.322   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X148Y104.A     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.A5    net (fanout=2)        0.429   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.COUT  Topcya                0.409   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CLK   Tcinck                0.193   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (1.153ns logic, 1.533ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.567ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.978 - 1.030)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y104.BQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    SLICE_X148Y104.D2    net (fanout=5)        0.663   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<9>
    SLICE_X148Y104.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X148Y104.A5    net (fanout=9)        0.322   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X148Y104.A     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.A5    net (fanout=2)        0.429   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.COUT  Topcya                0.409   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CLK   Tcinck                0.193   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (1.153ns logic, 1.414ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.518ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.978 - 1.030)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y104.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    SLICE_X148Y104.D1    net (fanout=4)        0.782   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<8>
    SLICE_X148Y104.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X151Y104.D2    net (fanout=9)        0.741   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X151Y104.COUT  Topcyd                0.319   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CLK   Tcinck                0.193   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.518ns (0.995ns logic, 1.523ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X151Y106.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.978 - 1.030)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y104.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    SLICE_X148Y104.D1    net (fanout=4)        0.782   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<8>
    SLICE_X148Y104.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X148Y104.A5    net (fanout=9)        0.322   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X148Y104.A     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.A5    net (fanout=2)        0.429   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.COUT  Topcya                0.409   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CLK   Tcinck                0.153   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (1.113ns logic, 1.533ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.527ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.978 - 1.030)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y104.BQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    SLICE_X148Y104.D2    net (fanout=5)        0.663   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<9>
    SLICE_X148Y104.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X148Y104.A5    net (fanout=9)        0.322   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X148Y104.A     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.A5    net (fanout=2)        0.429   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.COUT  Topcya                0.409   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CLK   Tcinck                0.153   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (1.113ns logic, 1.414ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.478ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.978 - 1.030)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y104.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    SLICE_X148Y104.D1    net (fanout=4)        0.782   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<8>
    SLICE_X148Y104.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X151Y104.D2    net (fanout=9)        0.741   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X151Y104.COUT  Topcyd                0.319   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CLK   Tcinck                0.153   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (0.955ns logic, 1.523ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (SLICE_X151Y106.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.978 - 1.030)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y104.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    SLICE_X148Y104.D1    net (fanout=4)        0.782   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<8>
    SLICE_X148Y104.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X148Y104.A5    net (fanout=9)        0.322   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X148Y104.A     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.A5    net (fanout=2)        0.429   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.COUT  Topcya                0.409   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CLK   Tcinck                0.128   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.088ns logic, 1.533ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.978 - 1.030)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y104.BQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    SLICE_X148Y104.D2    net (fanout=5)        0.663   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<9>
    SLICE_X148Y104.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X148Y104.A5    net (fanout=9)        0.322   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X148Y104.A     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.A5    net (fanout=2)        0.429   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X151Y104.COUT  Topcya                0.409   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CLK   Tcinck                0.128   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (1.088ns logic, 1.414ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.453ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.978 - 1.030)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y104.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    SLICE_X148Y104.D1    net (fanout=4)        0.782   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<8>
    SLICE_X148Y104.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X151Y104.D2    net (fanout=9)        0.741   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X151Y104.COUT  Topcyd                0.319   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X151Y105.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X151Y106.CLK   Tcinck                0.128   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (0.930ns logic, 1.523ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3 (SLICE_X148Y102.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.477 - 0.445)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y103.BQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full
    SLICE_X148Y102.A6    net (fanout=3)        0.104   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full
    SLICE_X148Y102.CLK   Tah         (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3-In11
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1 (SLICE_X148Y102.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.477 - 0.445)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y103.BQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full
    SLICE_X148Y102.D6    net (fanout=3)        0.105   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full
    SLICE_X148Y102.CLK   Tah         (-Th)     0.077   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1-In11
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.021ns logic, 0.105ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_2 (SLICE_X148Y104.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_2 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y104.CQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_2
    SLICE_X148Y104.CX    net (fanout=5)        0.113   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<2>
    SLICE_X148Y104.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.009ns logic, 0.113ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Location pin: RAMB36_X8Y21.CLKARDCLKL
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.500ns
  Low pulse: 3.750ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram<5>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4/CLK
  Location pin: SLICE_X148Y99.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram<5>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4/CLK
  Location pin: SLICE_X148Y99.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 
ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 159 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.065ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X150Y97.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y97.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X150Y97.B1     net (fanout=1)        1.102   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X150Y97.BMUX   Tilo                  0.197   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X150Y97.A5     net (fanout=1)        0.312   N16
    SLICE_X150Y97.CLK    Tas                   0.073   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.651ns logic, 1.414ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync (SLICE_X103Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y99.DMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog
    SLICE_X103Y87.BX     net (fanout=1)        1.441   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog
    SLICE_X103Y87.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.456ns logic, 1.441ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X122Y93.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y100.BQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X122Y91.B4     net (fanout=3)        0.865   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X122Y91.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X122Y92.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X122Y92.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X122Y93.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X122Y93.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.005ns logic, 0.865ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.792ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y100.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    SLICE_X122Y91.D4     net (fanout=3)        0.874   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
    SLICE_X122Y91.COUT   Topcyd                0.319   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X122Y92.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X122Y92.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X122Y93.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X122Y93.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.918ns logic, 0.874ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.791ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y100.AQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X122Y91.A5     net (fanout=3)        0.782   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X122Y91.COUT   Topcya                0.410   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X122Y92.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X122Y92.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X122Y93.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X122Y93.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (1.009ns logic, 0.782ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (SLICE_X130Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y99.DQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
    SLICE_X130Y99.AX     net (fanout=1)        0.094   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
    SLICE_X130Y99.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X127Y96.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y96.CQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    SLICE_X127Y96.C5     net (fanout=3)        0.067   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<6>
    SLICE_X127Y96.CLK    Tah         (-Th)     0.056   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT91
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.042ns logic, 0.067ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X127Y96.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y96.AQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    SLICE_X127Y96.A5     net (fanout=3)        0.067   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<4>
    SLICE_X127Y96.CLK    Tah         (-Th)     0.055   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT71
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.101ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X127Y96.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.929 - 1.020)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y102.AMUX  Tshcko                0.465   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4
    SLICE_X127Y96.A1     net (fanout=1)        1.408   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X127Y96.CLK    Tas                   0.073   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT71
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (0.538ns logic, 1.408ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (SLICE_X127Y96.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.929 - 1.020)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y102.BMUX  Tshcko                0.468   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5
    SLICE_X127Y96.B2     net (fanout=1)        1.396   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X127Y96.CLK    Tas                   0.070   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT81
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.538ns logic, 1.396ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X127Y96.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.696ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.929 - 1.020)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y102.CMUX  Tshcko                0.467   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6
    SLICE_X127Y96.C3     net (fanout=1)        1.156   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X127Y96.CLK    Tas                   0.073   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT91
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.540ns logic, 1.156ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X130Y100.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.013ns (0.448 - 0.435)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y102.AQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8
    SLICE_X130Y100.A4    net (fanout=1)        0.366   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X130Y100.CLK   Tah         (-Th)     0.076   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT111
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.022ns logic, 0.366ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X126Y100.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.014ns (0.449 - 0.435)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y102.CQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2
    SLICE_X126Y100.C6    net (fanout=1)        0.388   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X126Y100.CLK   Tah         (-Th)     0.076   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT51
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.039ns logic, 0.388ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X126Y100.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.014ns (0.449 - 0.435)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y102.DQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3
    SLICE_X126Y100.D3    net (fanout=1)        0.424   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X126Y100.CLK   Tah         (-Th)     0.077   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT61
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.038ns logic, 0.424ns route)
                                                       (8.2% logic, 91.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.163ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 (SLICE_X147Y105.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y106.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11
    SLICE_X147Y105.B2    net (fanout=1)        0.712   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
    SLICE_X147Y105.CLK   Tas                   0.070   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT31
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (0.451ns logic, 0.712ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (SLICE_X147Y105.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y106.AMUX  Tshcko                0.465   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8
    SLICE_X147Y105.A1    net (fanout=1)        0.594   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<8>
    SLICE_X147Y105.CLK   Tas                   0.073   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT111
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.538ns logic, 0.594ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (SLICE_X144Y104.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y104.BQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2
    SLICE_X144Y104.B1    net (fanout=1)        0.725   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<2>
    SLICE_X144Y104.CLK   Tas                   0.028   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT51
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.365ns logic, 0.725ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 (SLICE_X144Y104.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y106.AQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7
    SLICE_X144Y104.D5    net (fanout=1)        0.119   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<7>
    SLICE_X144Y104.CLK   Tah         (-Th)     0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT101
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.015ns logic, 0.119ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 (SLICE_X144Y104.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y104.DQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5
    SLICE_X144Y104.C4    net (fanout=1)        0.141   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
    SLICE_X144Y104.CLK   Tah         (-Th)     0.101   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT81
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (-0.003ns logic, 0.141ns route)
                                                       (-2.2% logic, 102.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (SLICE_X144Y104.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y104.CQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3
    SLICE_X144Y104.B4    net (fanout=1)        0.145   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<3>
    SLICE_X144Y104.CLK   Tah         (-Th)     0.099   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT61
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.001ns logic, 0.145ns route)
                                                       (-0.7% logic, 100.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 
ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.057ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X146Y104.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.969 - 1.027)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y104.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X146Y104.C3    net (fanout=1)        0.582   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X146Y104.CLK   Tas                   0.001   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.382ns logic, 0.582ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X146Y104.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.969 - 1.027)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y104.DMUX  Tshcko                0.465   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X146Y104.D3    net (fanout=1)        0.462   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X146Y104.CLK   Tas                   0.001   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.466ns logic, 0.462ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X146Y104.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.969 - 1.027)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y104.CMUX  Tshcko                0.467   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X146Y104.B4    net (fanout=1)        0.401   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X146Y104.CLK   Tas                   0.007   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<5>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.474ns logic, 0.401ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X147Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.009ns (0.056 - 0.047)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y105.BQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X147Y104.DX    net (fanout=1)        0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X147Y104.CLK   Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X146Y104.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.476 - 0.441)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y104.CQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X146Y104.A4    net (fanout=1)        0.149   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X146Y104.CLK   Tah         (-Th)     0.101   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<4>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.014ns logic, 0.149ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X146Y104.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.035ns (0.476 - 0.441)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y104.BQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<6>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X146Y104.CX    net (fanout=1)        0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X146Y104.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.026ns logic, 0.140ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.799ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X106Y108.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.799ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y108.AQ    Tcko                  0.337   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X106Y108.D5    net (fanout=2)        0.628   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X106Y108.DMUX  Tilo                  0.196   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userLogicReset_rstpot_SW0
    SLICE_X106Y108.B1    net (fanout=1)        0.610   N711
    SLICE_X106Y108.CLK   Tas                   0.028   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userLogicReset_rstpot
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.561ns logic, 1.238ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X106Y108.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.186ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y108.AQ    Tcko                  0.337   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X106Y108.D5    net (fanout=2)        0.628   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X106Y108.D     Tilo                  0.068   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
    SLICE_X106Y108.C6    net (fanout=1)        0.123   E2M/EC/userRunRegisterUserSide_glue_set
    SLICE_X106Y108.CLK   Tas                   0.030   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_rstpot
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.435ns logic, 0.751ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X106Y108.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y108.AQ    Tcko                  0.098   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X106Y108.D5    net (fanout=2)        0.245   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X106Y108.D     Tilo                  0.034   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
    SLICE_X106Y108.C6    net (fanout=1)        0.045   E2M/EC/userRunRegisterUserSide_glue_set
    SLICE_X106Y108.CLK   Tah         (-Th)     0.076   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_rstpot
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.056ns logic, 0.290ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X106Y108.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y108.AQ    Tcko                  0.098   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X106Y108.D5    net (fanout=2)        0.245   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X106Y108.DMUX  Tilo                  0.081   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userLogicReset_rstpot_SW0
    SLICE_X106Y108.B1    net (fanout=1)        0.218   N711
    SLICE_X106Y108.CLK   Tah         (-Th)     0.077   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userLogicReset_rstpot
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.102ns logic, 0.463ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8151 paths analyzed, 2973 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.892ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_counter_4 (SLICE_X106Y102.D5), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_header_counter_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.892ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_header_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y10.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X101Y124.A5    net (fanout=18)       5.886   E2M/EC/fromSysACEFifoEmpty
    SLICE_X101Y124.A     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd8
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT11
    SLICE_X106Y102.D5    net (fanout=1)        1.077   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT1
    SLICE_X106Y102.CLK   Tas                   0.028   E2M/EC/tx_header_counter<4>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT14
                                                       E2M/EC/tx_header_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      7.892ns (0.929ns logic, 6.963ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_counter_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y122.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y107.B1    net (fanout=74)       1.374   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y107.B     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd3
                                                       E2M/EC/rx_state_FSM_FFd3-In11
    SLICE_X101Y124.A3    net (fanout=23)       1.379   E2M/EC/rx_state_FSM_FFd3-In1
    SLICE_X101Y124.A     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd8
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT11
    SLICE_X106Y102.D5    net (fanout=1)        1.077   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT1
    SLICE_X106Y102.CLK   Tas                   0.028   E2M/EC/tx_header_counter<4>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT14
                                                       E2M/EC/tx_header_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (0.501ns logic, 3.830ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_counter_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y122.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X108Y117.D2    net (fanout=74)       0.899   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X108Y117.D     Tilo                  0.068   E2M/EC/userRunClearToggleControllerSide<1>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT1221_SW0
    SLICE_X101Y124.A4    net (fanout=1)        0.864   N567
    SLICE_X101Y124.A     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd8
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT11
    SLICE_X106Y102.D5    net (fanout=1)        1.077   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT1
    SLICE_X106Y102.CLK   Tas                   0.028   E2M/EC/tx_header_counter<4>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT14
                                                       E2M/EC/tx_header_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (0.501ns logic, 2.840ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_7 (SLICE_X120Y101.D4), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_header_buffer_dest_add_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y10.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X108Y98.B5     net (fanout=18)       4.461   E2M/EC/fromSysACEFifoEmpty
    SLICE_X108Y98.B      Tilo                  0.068   E2M/EC/tx_packet_payload_71
                                                       E2M/EC/GND_20_o_GND_20_o_AND_50_o1
    SLICE_X120Y94.D2     net (fanout=29)       1.265   E2M/EC/GND_20_o_GND_20_o_AND_50_o
    SLICE_X120Y94.D      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2
    SLICE_X120Y101.D4    net (fanout=14)       1.085   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
    SLICE_X120Y101.CLK   Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT41
                                                       E2M/EC/tx_header_buffer_dest_add_7
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (0.997ns logic, 6.811ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y122.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y109.C2    net (fanout=74)       1.322   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y109.C     Tilo                  0.068   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<60>21
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<60>211
    SLICE_X115Y102.B6    net (fanout=7)        0.828   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<60>21
    SLICE_X115Y102.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT611
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_SW0
    SLICE_X115Y102.A6    net (fanout=1)        0.110   N32
    SLICE_X115Y102.A     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT611
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<69>31_SW0
    SLICE_X120Y94.D5     net (fanout=3)        0.871   N565
    SLICE_X120Y94.D      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2
    SLICE_X120Y101.D4    net (fanout=14)       1.085   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
    SLICE_X120Y101.CLK   Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT41
                                                       E2M/EC/tx_header_buffer_dest_add_7
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (0.637ns logic, 4.216ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y122.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y118.B3    net (fanout=74)       0.780   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y118.B     Tilo                  0.068   E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT<0>2
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT<0>21
    SLICE_X120Y94.D3     net (fanout=8)        2.091   E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT<0>2
    SLICE_X120Y94.D      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2
    SLICE_X120Y101.D4    net (fanout=14)       1.085   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
    SLICE_X120Y101.CLK   Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT41
                                                       E2M/EC/tx_header_buffer_dest_add_7
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (0.501ns logic, 3.956ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_5 (SLICE_X120Y101.B5), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_header_buffer_dest_add_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y10.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X108Y98.B5     net (fanout=18)       4.461   E2M/EC/fromSysACEFifoEmpty
    SLICE_X108Y98.B      Tilo                  0.068   E2M/EC/tx_packet_payload_71
                                                       E2M/EC/GND_20_o_GND_20_o_AND_50_o1
    SLICE_X120Y94.D2     net (fanout=29)       1.265   E2M/EC/GND_20_o_GND_20_o_AND_50_o
    SLICE_X120Y94.D      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2
    SLICE_X120Y101.B5    net (fanout=14)       0.996   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
    SLICE_X120Y101.CLK   Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT43
                                                       E2M/EC/tx_header_buffer_dest_add_5
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (0.997ns logic, 6.722ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.764ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y122.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y109.C2    net (fanout=74)       1.322   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y109.C     Tilo                  0.068   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<60>21
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<60>211
    SLICE_X115Y102.B6    net (fanout=7)        0.828   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<60>21
    SLICE_X115Y102.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT611
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_SW0
    SLICE_X115Y102.A6    net (fanout=1)        0.110   N32
    SLICE_X115Y102.A     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT611
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<69>31_SW0
    SLICE_X120Y94.D5     net (fanout=3)        0.871   N565
    SLICE_X120Y94.D      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2
    SLICE_X120Y101.B5    net (fanout=14)       0.996   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
    SLICE_X120Y101.CLK   Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT43
                                                       E2M/EC/tx_header_buffer_dest_add_5
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (0.637ns logic, 4.127ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y122.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y118.B3    net (fanout=74)       0.780   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X110Y118.B     Tilo                  0.068   E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT<0>2
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT<0>21
    SLICE_X120Y94.D3     net (fanout=8)        2.091   E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT<0>2
    SLICE_X120Y94.D      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2
    SLICE_X120Y101.B5    net (fanout=14)       0.996   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102
    SLICE_X120Y101.CLK   Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT43
                                                       E2M/EC/tx_header_buffer_dest_add_5
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (0.501ns logic, 3.867ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay (SLICE_X130Y99.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.096ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y99.AQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    SLICE_X130Y99.A5     net (fanout=14)       0.082   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    SLICE_X130Y99.CLK    Tah         (-Th)     0.101   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync_rt
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.096ns (0.014ns logic, 0.082ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5 (SLICE_X133Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_4 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y107.AQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_4
    SLICE_X133Y107.AX    net (fanout=3)        0.049   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames<4>
    SLICE_X133Y107.CLK   Tckdi       (-Th)     0.033   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mcount_rd_frames_cy<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.065ns logic, 0.049ns route)
                                                       (57.0% logic, 43.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay (SLICE_X69Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y57.AQ      Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
    SLICE_X69Y58.AX      net (fanout=2)        0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
    SLICE_X69Y58.CLK     Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "RAMS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1329 paths analyzed, 583 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.932ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y8.ADDRBWRADDRU2), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X103Y86.BQ          Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
                                                            E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X78Y65.A6           net (fanout=20)       2.045   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X78Y65.A            Tilo                  0.068   E2M/EC/oldReadAddress<3>
                                                            E2M/EC/Mmux_outputMemReadAddressIn81
    RAMB36_X0Y8.ADDRBWRADDRU2 net (fanout=16)       5.002   E2M/EC/outputMemReadAddressIn<2>
    RAMB36_X0Y8.CLKBWRCLKU    Trcck_ADDRB           0.480   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                            E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.932ns (0.885ns logic, 7.047ns route)
                                                            (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X81Y67.DQ           Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                            E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X78Y65.A1           net (fanout=39)       0.753   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X78Y65.A            Tilo                  0.068   E2M/EC/oldReadAddress<3>
                                                            E2M/EC/Mmux_outputMemReadAddressIn81
    RAMB36_X0Y8.ADDRBWRADDRU2 net (fanout=16)       5.002   E2M/EC/outputMemReadAddressIn<2>
    RAMB36_X0Y8.CLKBWRCLKU    Trcck_ADDRB           0.480   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                            E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ------------------------------------------------------  ---------------------------
    Total                                           6.640ns (0.885ns logic, 5.755ns route)
                                                            (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X81Y69.DQ           Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
                                                            E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X78Y65.A4           net (fanout=19)       0.694   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X78Y65.A            Tilo                  0.068   E2M/EC/oldReadAddress<3>
                                                            E2M/EC/Mmux_outputMemReadAddressIn81
    RAMB36_X0Y8.ADDRBWRADDRU2 net (fanout=16)       5.002   E2M/EC/outputMemReadAddressIn<2>
    RAMB36_X0Y8.CLKBWRCLKU    Trcck_ADDRB           0.480   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                            E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ------------------------------------------------------  ---------------------------
    Total                                           6.581ns (0.885ns logic, 5.696ns route)
                                                            (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y47.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y122.AQ       Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X101Y124.B2       net (fanout=74)       0.902   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X101Y124.BMUX     Tilo                  0.197   E2M/EC/rx_state_FSM_FFd8
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y47.WEAU0      net (fanout=256)      5.981   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y47.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.932ns (1.049ns logic, 6.883ns route)
                                                          (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y47.WEAU1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y122.AQ       Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X101Y124.B2       net (fanout=74)       0.902   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X101Y124.BMUX     Tilo                  0.197   E2M/EC/rx_state_FSM_FFd8
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y47.WEAU1      net (fanout=256)      5.981   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y47.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.932ns (1.049ns logic, 6.883ns route)
                                                          (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "RAMS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.BQ      Tcko                  0.115   E2M/EC/sysACE_MPADD<5>
                                                       E2M/EC/sysACE_MPADD_1
    RAMB18_X3Y10.DIBDI1  net (fanout=2)        0.264   E2M/EC/sysACE_MPADD<1>
    RAMB18_X3Y10.WRCLK   Trckd_DIB   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (-0.083ns logic, 0.264ns route)
                                                       (-45.9% logic, 145.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIBDI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_5 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPADD_5 to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.DQ      Tcko                  0.115   E2M/EC/sysACE_MPADD<5>
                                                       E2M/EC/sysACE_MPADD_5
    RAMB18_X3Y10.DIBDI5  net (fanout=2)        0.298   E2M/EC/sysACE_MPADD<5>
    RAMB18_X3Y10.WRCLK   Trckd_DIB   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (-0.083ns logic, 0.298ns route)
                                                       (-38.6% logic, 138.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.WREN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.216ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.DQ      Tcko                  0.115   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite
    RAMB18_X3Y10.WREN    net (fanout=2)        0.307   E2M/EC/sysACEToFifoWrite
    RAMB18_X3Y10.WRCLK   Trckc_WREN  (-Th)     0.206   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.216ns (-0.091ns logic, 0.307ns route)
                                                       (-42.1% logic, 142.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "CPUS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      5.720ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y58.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<5>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5
    TEMAC_X0Y0.PHYEMACRXD5  net (fanout=1)        4.210   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<5>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_RXD           0.832   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         5.720ns (1.510ns logic, 4.210ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      5.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y60.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMACRXD6  net (fanout=1)        3.941   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_RXD           0.832   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         5.451ns (1.510ns logic, 3.941ns route)
                                                          (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXDV), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXDV  net (fanout=1)        4.495   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_VALID         0.156   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         5.329ns (0.834ns logic, 4.495ns route)
                                                          (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "CPUS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y61.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMACRXD7  net (fanout=1)        1.628   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.586ns (-0.042ns logic, 1.628ns route)
                                                          (-2.6% logic, 102.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.598ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 20.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X91Y73.AQ          Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                           E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET         net (fanout=97)       1.812   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.PHYEMACGTXCLK Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                           E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.598ns (-0.214ns logic, 1.812ns route)
                                                           (-13.4% logic, 113.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.598ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 20.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X91Y73.AQ                    Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                                     E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET                   net (fanout=97)       1.812   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                                     E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    1.598ns (-0.214ns logic, 1.812ns route)
                                                                     (-13.4% logic, 113.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y53.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<4>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMACRXD4  net (fanout=1)        1.704   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.662ns (-0.042ns logic, 1.704ns route)
                                                          (-2.5% logic, 102.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 
/ 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 127614 paths analyzed, 5376 endpoints analyzed, 10 failing endpoints
 10 timing errors detected. (10 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.728ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X114Y100.A6), 1340 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_max_output_address_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (3.031 - 3.240)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_max_output_address_1 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y93.DQ     Tcko                  0.381   E2M/EC/tx_max_output_address<1>
                                                       E2M/EC/tx_max_output_address_1
    SLICE_X110Y93.B4     net (fanout=2)        0.399   E2M/EC/tx_max_output_address<1>
    SLICE_X110Y93.COUT   Topcyb                0.406   E2M/EC/tx_max_output_address<1>
                                                       E2M/EC/tx_max_output_address<1>_rt
                                                       E2M/EC/Madd_n2513[13:0]_cy<3>
    SLICE_X110Y94.CIN    net (fanout=1)        0.000   E2M/EC/Madd_n2513[13:0]_cy<3>
    SLICE_X110Y94.BMUX   Tcinb                 0.276   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X109Y95.B2     net (fanout=5)        0.627   E2M/EC/n2513[13:0]<5>
    SLICE_X109Y95.B      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12
    SLICE_X109Y95.A6     net (fanout=1)        0.110   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11
    SLICE_X109Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13
    SLICE_X113Y96.D5     net (fanout=15)       0.493   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2
    SLICE_X113Y96.DMUX   Tilo                  0.191   E2M/EC/tx_read_len<3>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191
    SLICE_X115Y97.D6     net (fanout=10)       0.285   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19
    SLICE_X115Y97.D      Tilo                  0.068   N895
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12_SW0
    SLICE_X115Y97.C6     net (fanout=1)        0.110   N895
    SLICE_X115Y97.C      Tilo                  0.068   N895
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12
    SLICE_X114Y100.A6    net (fanout=1)        0.387   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT13
    SLICE_X114Y100.CLK   Tas                   0.030   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT110
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (1.556ns logic, 2.411ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_max_output_address_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 7)
  Clock Path Skew:      -0.208ns (3.031 - 3.239)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_max_output_address_4 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y94.BQ     Tcko                  0.381   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address_4
    SLICE_X110Y94.A4     net (fanout=2)        0.540   E2M/EC/tx_max_output_address<4>
    SLICE_X110Y94.CMUX   Topac                 0.539   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address<4>_rt
                                                       E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X109Y95.B1     net (fanout=5)        0.612   E2M/EC/n2513[13:0]<6>
    SLICE_X109Y95.B      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12
    SLICE_X109Y95.A6     net (fanout=1)        0.110   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11
    SLICE_X109Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13
    SLICE_X113Y96.D5     net (fanout=15)       0.493   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2
    SLICE_X113Y96.DMUX   Tilo                  0.191   E2M/EC/tx_read_len<3>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191
    SLICE_X115Y97.D6     net (fanout=10)       0.285   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19
    SLICE_X115Y97.D      Tilo                  0.068   N895
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12_SW0
    SLICE_X115Y97.C6     net (fanout=1)        0.110   N895
    SLICE_X115Y97.C      Tilo                  0.068   N895
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12
    SLICE_X114Y100.A6    net (fanout=1)        0.387   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT13
    SLICE_X114Y100.CLK   Tas                   0.030   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT110
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (1.413ns logic, 2.537ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_max_output_address_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 7)
  Clock Path Skew:      -0.208ns (3.031 - 3.239)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_max_output_address_4 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y94.BQ     Tcko                  0.381   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address_4
    SLICE_X110Y94.A4     net (fanout=2)        0.540   E2M/EC/tx_max_output_address<4>
    SLICE_X110Y94.COUT   Topcya                0.410   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address<4>_rt
                                                       E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X110Y95.CIN    net (fanout=1)        0.000   E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X110Y95.DMUX   Tcind                 0.316   E2M/EC/tx_max_output_address<10>
                                                       E2M/EC/Madd_n2513[13:0]_cy<11>
    SLICE_X109Y95.A1     net (fanout=5)        0.599   E2M/EC/n2513[13:0]<11>
    SLICE_X109Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13
    SLICE_X113Y96.D5     net (fanout=15)       0.493   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2
    SLICE_X113Y96.DMUX   Tilo                  0.191   E2M/EC/tx_read_len<3>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191
    SLICE_X115Y97.D6     net (fanout=10)       0.285   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19
    SLICE_X115Y97.D      Tilo                  0.068   N895
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12_SW0
    SLICE_X115Y97.C6     net (fanout=1)        0.110   N895
    SLICE_X115Y97.C      Tilo                  0.068   N895
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12
    SLICE_X114Y100.A6    net (fanout=1)        0.387   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT13
    SLICE_X114Y100.CLK   Tas                   0.030   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT110
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (1.532ns logic, 2.414ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X109Y94.A5), 1349 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_max_output_address_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 7)
  Clock Path Skew:      -0.185ns (3.055 - 3.240)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_max_output_address_1 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y93.DQ     Tcko                  0.381   E2M/EC/tx_max_output_address<1>
                                                       E2M/EC/tx_max_output_address_1
    SLICE_X110Y93.B4     net (fanout=2)        0.399   E2M/EC/tx_max_output_address<1>
    SLICE_X110Y93.COUT   Topcyb                0.406   E2M/EC/tx_max_output_address<1>
                                                       E2M/EC/tx_max_output_address<1>_rt
                                                       E2M/EC/Madd_n2513[13:0]_cy<3>
    SLICE_X110Y94.CIN    net (fanout=1)        0.000   E2M/EC/Madd_n2513[13:0]_cy<3>
    SLICE_X110Y94.BMUX   Tcinb                 0.276   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X109Y95.B2     net (fanout=5)        0.627   E2M/EC/n2513[13:0]<5>
    SLICE_X109Y95.B      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12
    SLICE_X109Y95.A6     net (fanout=1)        0.110   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11
    SLICE_X109Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13
    SLICE_X113Y96.D5     net (fanout=15)       0.493   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2
    SLICE_X113Y96.DMUX   Tilo                  0.191   E2M/EC/tx_read_len<3>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191
    SLICE_X113Y93.C6     net (fanout=10)       0.386   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19
    SLICE_X113Y93.C      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT11
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT112
    SLICE_X109Y94.A5     net (fanout=1)        0.438   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT111
    SLICE_X109Y94.CLK    Tas                   0.073   E2M/EC/tx_header_buffer_len<6>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT114
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (1.531ns logic, 2.453ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_max_output_address_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (3.055 - 3.239)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_max_output_address_4 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y94.BQ     Tcko                  0.381   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address_4
    SLICE_X110Y94.A4     net (fanout=2)        0.540   E2M/EC/tx_max_output_address<4>
    SLICE_X110Y94.CMUX   Topac                 0.539   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address<4>_rt
                                                       E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X109Y95.B1     net (fanout=5)        0.612   E2M/EC/n2513[13:0]<6>
    SLICE_X109Y95.B      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12
    SLICE_X109Y95.A6     net (fanout=1)        0.110   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11
    SLICE_X109Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13
    SLICE_X113Y96.D5     net (fanout=15)       0.493   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2
    SLICE_X113Y96.DMUX   Tilo                  0.191   E2M/EC/tx_read_len<3>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191
    SLICE_X113Y93.C6     net (fanout=10)       0.386   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19
    SLICE_X113Y93.C      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT11
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT112
    SLICE_X109Y94.A5     net (fanout=1)        0.438   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT111
    SLICE_X109Y94.CLK    Tas                   0.073   E2M/EC/tx_header_buffer_len<6>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT114
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (1.388ns logic, 2.579ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_max_output_address_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (3.055 - 3.239)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_max_output_address_4 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y94.BQ     Tcko                  0.381   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address_4
    SLICE_X110Y94.A4     net (fanout=2)        0.540   E2M/EC/tx_max_output_address<4>
    SLICE_X110Y94.COUT   Topcya                0.410   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address<4>_rt
                                                       E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X110Y95.CIN    net (fanout=1)        0.000   E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X110Y95.DMUX   Tcind                 0.316   E2M/EC/tx_max_output_address<10>
                                                       E2M/EC/Madd_n2513[13:0]_cy<11>
    SLICE_X109Y95.A1     net (fanout=5)        0.599   E2M/EC/n2513[13:0]<11>
    SLICE_X109Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13
    SLICE_X113Y96.D5     net (fanout=15)       0.493   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2
    SLICE_X113Y96.DMUX   Tilo                  0.191   E2M/EC/tx_read_len<3>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191
    SLICE_X113Y93.C6     net (fanout=10)       0.386   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19
    SLICE_X113Y93.C      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT11
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT112
    SLICE_X109Y94.A5     net (fanout=1)        0.438   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT111
    SLICE_X109Y94.CLK    Tas                   0.073   E2M/EC/tx_header_buffer_len<6>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT114
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.507ns logic, 2.456ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_5 (SLICE_X109Y94.B6), 1355 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_max_output_address_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.827ns (Levels of Logic = 7)
  Clock Path Skew:      -0.185ns (3.055 - 3.240)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_max_output_address_1 to E2M/EC/tx_header_buffer_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y93.DQ     Tcko                  0.381   E2M/EC/tx_max_output_address<1>
                                                       E2M/EC/tx_max_output_address_1
    SLICE_X110Y93.B4     net (fanout=2)        0.399   E2M/EC/tx_max_output_address<1>
    SLICE_X110Y93.COUT   Topcyb                0.406   E2M/EC/tx_max_output_address<1>
                                                       E2M/EC/tx_max_output_address<1>_rt
                                                       E2M/EC/Madd_n2513[13:0]_cy<3>
    SLICE_X110Y94.CIN    net (fanout=1)        0.000   E2M/EC/Madd_n2513[13:0]_cy<3>
    SLICE_X110Y94.BMUX   Tcinb                 0.276   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X109Y95.B2     net (fanout=5)        0.627   E2M/EC/n2513[13:0]<5>
    SLICE_X109Y95.B      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12
    SLICE_X109Y95.A6     net (fanout=1)        0.110   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11
    SLICE_X109Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13
    SLICE_X113Y96.D5     net (fanout=15)       0.493   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2
    SLICE_X113Y96.DMUX   Tilo                  0.191   E2M/EC/tx_read_len<3>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191
    SLICE_X108Y95.A6     net (fanout=10)       0.426   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19
    SLICE_X108Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT122
    SLICE_X109Y94.B6     net (fanout=1)        0.244   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT121
    SLICE_X109Y94.CLK    Tas                   0.070   E2M/EC/tx_header_buffer_len<6>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT124
                                                       E2M/EC/tx_header_buffer_len_5
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (1.528ns logic, 2.299ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_max_output_address_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (3.055 - 3.239)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_max_output_address_4 to E2M/EC/tx_header_buffer_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y94.BQ     Tcko                  0.381   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address_4
    SLICE_X110Y94.A4     net (fanout=2)        0.540   E2M/EC/tx_max_output_address<4>
    SLICE_X110Y94.CMUX   Topac                 0.539   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address<4>_rt
                                                       E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X109Y95.B1     net (fanout=5)        0.612   E2M/EC/n2513[13:0]<6>
    SLICE_X109Y95.B      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12
    SLICE_X109Y95.A6     net (fanout=1)        0.110   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11
    SLICE_X109Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13
    SLICE_X113Y96.D5     net (fanout=15)       0.493   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2
    SLICE_X113Y96.DMUX   Tilo                  0.191   E2M/EC/tx_read_len<3>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191
    SLICE_X108Y95.A6     net (fanout=10)       0.426   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19
    SLICE_X108Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT122
    SLICE_X109Y94.B6     net (fanout=1)        0.244   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT121
    SLICE_X109Y94.CLK    Tas                   0.070   E2M/EC/tx_header_buffer_len<6>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT124
                                                       E2M/EC/tx_header_buffer_len_5
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (1.385ns logic, 2.425ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_max_output_address_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (3.055 - 3.239)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_max_output_address_4 to E2M/EC/tx_header_buffer_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y94.BQ     Tcko                  0.381   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address_4
    SLICE_X110Y94.A4     net (fanout=2)        0.540   E2M/EC/tx_max_output_address<4>
    SLICE_X110Y94.COUT   Topcya                0.410   E2M/EC/tx_max_output_address<9>
                                                       E2M/EC/tx_max_output_address<4>_rt
                                                       E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X110Y95.CIN    net (fanout=1)        0.000   E2M/EC/Madd_n2513[13:0]_cy<7>
    SLICE_X110Y95.DMUX   Tcind                 0.316   E2M/EC/tx_max_output_address<10>
                                                       E2M/EC/Madd_n2513[13:0]_cy<11>
    SLICE_X109Y95.A1     net (fanout=5)        0.599   E2M/EC/n2513[13:0]<11>
    SLICE_X109Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
                                                       E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13
    SLICE_X113Y96.D5     net (fanout=15)       0.493   E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2
    SLICE_X113Y96.DMUX   Tilo                  0.191   E2M/EC/tx_read_len<3>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191
    SLICE_X108Y95.A6     net (fanout=10)       0.426   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19
    SLICE_X108Y95.A      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT122
    SLICE_X109Y94.B6     net (fanout=1)        0.244   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT121
    SLICE_X109Y94.CLK    Tas                   0.070   E2M/EC/tx_header_buffer_len<6>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT124
                                                       E2M/EC/tx_header_buffer_len_5
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.504ns logic, 2.302ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y21.DIADI29), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_29 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.593 - 0.453)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_reg_value_29 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X109Y108.BQ       Tcko                  0.098   E2M/EC/rx_reg_value<31>
                                                          E2M/EC/rx_reg_value_29
    RAMB36_X5Y21.DIADI29    net (fanout=2)        0.265   E2M/EC/rx_reg_value<29>
    RAMB36_X5Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.165ns (-0.100ns logic, 0.265ns route)
                                                          (-60.6% logic, 160.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y21.DIADI19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_19 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.593 - 0.454)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_reg_value_19 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X109Y109.DQ       Tcko                  0.098   E2M/EC/rx_reg_value<19>
                                                          E2M/EC/rx_reg_value_19
    RAMB36_X5Y21.DIADI19    net (fanout=2)        0.270   E2M/EC/rx_reg_value<19>
    RAMB36_X5Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.170ns (-0.100ns logic, 0.270ns route)
                                                          (-58.8% logic, 158.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y21.DIADI25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_25 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.135ns (0.593 - 0.458)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_reg_value_25 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X105Y109.BQ       Tcko                  0.098   E2M/EC/rx_reg_value<27>
                                                          E2M/EC/rx_reg_value_25
    RAMB36_X5Y21.DIADI25    net (fanout=2)        0.266   E2M/EC/rx_reg_value<25>
    RAMB36_X5Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.100ns logic, 0.266ns route)
                                                          (-60.2% logic, 160.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR
  Logical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y63.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR
  Logical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y62.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD<0>/SR
  Logical resource: E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_0/SR
  Location pin: OLOGIC_X2Y64.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_user_interface_i = PERIOD TIMEGRP 
"clk_user_interface_i" TS_CLK_200 /         0.416666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8405646 paths analyzed, 224665 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.984ns.
--------------------------------------------------------------------------------

Paths for end point tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16 (SLICE_X108Y199.CE), 119 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16 (FF)
  Requirement:          12.000ns
  Data Path Delay:      11.970ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (1.618 - 1.564)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y137.AQ    Tcko                  0.381   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0
    SLICE_X134Y151.B1    net (fanout=9)        1.399   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0
    SLICE_X134Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2
    SLICE_X128Y151.B2    net (fanout=4)        0.900   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2
    SLICE_X128Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193<4>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3
    SLICE_X128Y177.B5    net (fanout=131)      1.356   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o
    SLICE_X128Y177.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358<1>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3
    SLICE_X126Y142.B6    net (fanout=65)       1.470   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o
    SLICE_X126Y142.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5
    SLICE_X108Y199.CE    net (fanout=14)       5.908   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv
    SLICE_X108Y199.CLK   Tceck                 0.284   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460<19>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16
    -------------------------------------------------  ---------------------------
    Total                                     11.970ns (0.937ns logic, 11.033ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16 (FF)
  Requirement:          12.000ns
  Data Path Delay:      11.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (1.618 - 1.561)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y136.AQ    Tcko                  0.381   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0
    SLICE_X134Y151.B4    net (fanout=6)        1.240   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0
    SLICE_X134Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2
    SLICE_X128Y151.B2    net (fanout=4)        0.900   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2
    SLICE_X128Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193<4>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3
    SLICE_X128Y177.B5    net (fanout=131)      1.356   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o
    SLICE_X128Y177.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358<1>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3
    SLICE_X126Y142.B6    net (fanout=65)       1.470   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o
    SLICE_X126Y142.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5
    SLICE_X108Y199.CE    net (fanout=14)       5.908   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv
    SLICE_X108Y199.CLK   Tceck                 0.284   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460<19>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16
    -------------------------------------------------  ---------------------------
    Total                                     11.811ns (0.937ns logic, 10.874ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16 (FF)
  Requirement:          12.000ns
  Data Path Delay:      11.783ns (Levels of Logic = 4)
  Clock Path Skew:      0.055ns (1.618 - 1.563)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y135.AQ    Tcko                  0.337   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond3_i3_13_reg_24832_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0
    SLICE_X134Y151.B3    net (fanout=4)        1.256   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0
    SLICE_X134Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2
    SLICE_X128Y151.B2    net (fanout=4)        0.900   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2
    SLICE_X128Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193<4>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3
    SLICE_X128Y177.B5    net (fanout=131)      1.356   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o
    SLICE_X128Y177.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358<1>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3
    SLICE_X126Y142.B6    net (fanout=65)       1.470   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o
    SLICE_X126Y142.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5
    SLICE_X108Y199.CE    net (fanout=14)       5.908   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv
    SLICE_X108Y199.CLK   Tceck                 0.284   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460<19>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (0.893ns logic, 10.890ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17 (SLICE_X108Y199.CE), 119 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17 (FF)
  Requirement:          12.000ns
  Data Path Delay:      11.970ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (1.618 - 1.564)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y137.AQ    Tcko                  0.381   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0
    SLICE_X134Y151.B1    net (fanout=9)        1.399   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0
    SLICE_X134Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2
    SLICE_X128Y151.B2    net (fanout=4)        0.900   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2
    SLICE_X128Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193<4>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3
    SLICE_X128Y177.B5    net (fanout=131)      1.356   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o
    SLICE_X128Y177.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358<1>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3
    SLICE_X126Y142.B6    net (fanout=65)       1.470   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o
    SLICE_X126Y142.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5
    SLICE_X108Y199.CE    net (fanout=14)       5.908   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv
    SLICE_X108Y199.CLK   Tceck                 0.284   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460<19>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17
    -------------------------------------------------  ---------------------------
    Total                                     11.970ns (0.937ns logic, 11.033ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17 (FF)
  Requirement:          12.000ns
  Data Path Delay:      11.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (1.618 - 1.561)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y136.AQ    Tcko                  0.381   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0
    SLICE_X134Y151.B4    net (fanout=6)        1.240   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0
    SLICE_X134Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2
    SLICE_X128Y151.B2    net (fanout=4)        0.900   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2
    SLICE_X128Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193<4>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3
    SLICE_X128Y177.B5    net (fanout=131)      1.356   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o
    SLICE_X128Y177.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358<1>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3
    SLICE_X126Y142.B6    net (fanout=65)       1.470   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o
    SLICE_X126Y142.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5
    SLICE_X108Y199.CE    net (fanout=14)       5.908   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv
    SLICE_X108Y199.CLK   Tceck                 0.284   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460<19>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17
    -------------------------------------------------  ---------------------------
    Total                                     11.811ns (0.937ns logic, 10.874ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17 (FF)
  Requirement:          12.000ns
  Data Path Delay:      11.783ns (Levels of Logic = 4)
  Clock Path Skew:      0.055ns (1.618 - 1.563)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y135.AQ    Tcko                  0.337   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond3_i3_13_reg_24832_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0
    SLICE_X134Y151.B3    net (fanout=4)        1.256   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0
    SLICE_X134Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2
    SLICE_X128Y151.B2    net (fanout=4)        0.900   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2
    SLICE_X128Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193<4>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3
    SLICE_X128Y177.B5    net (fanout=131)      1.356   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o
    SLICE_X128Y177.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358<1>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3
    SLICE_X126Y142.B6    net (fanout=65)       1.470   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o
    SLICE_X126Y142.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5
    SLICE_X108Y199.CE    net (fanout=14)       5.908   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv
    SLICE_X108Y199.CLK   Tceck                 0.284   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460<19>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (0.893ns logic, 10.890ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18 (SLICE_X108Y199.CE), 119 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      11.970ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (1.618 - 1.564)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y137.AQ    Tcko                  0.381   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0
    SLICE_X134Y151.B1    net (fanout=9)        1.399   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0
    SLICE_X134Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2
    SLICE_X128Y151.B2    net (fanout=4)        0.900   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2
    SLICE_X128Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193<4>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3
    SLICE_X128Y177.B5    net (fanout=131)      1.356   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o
    SLICE_X128Y177.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358<1>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3
    SLICE_X126Y142.B6    net (fanout=65)       1.470   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o
    SLICE_X126Y142.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5
    SLICE_X108Y199.CE    net (fanout=14)       5.908   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv
    SLICE_X108Y199.CLK   Tceck                 0.284   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460<19>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18
    -------------------------------------------------  ---------------------------
    Total                                     11.970ns (0.937ns logic, 11.033ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      11.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (1.618 - 1.561)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y136.AQ    Tcko                  0.381   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0
    SLICE_X134Y151.B4    net (fanout=6)        1.240   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0
    SLICE_X134Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2
    SLICE_X128Y151.B2    net (fanout=4)        0.900   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2
    SLICE_X128Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193<4>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3
    SLICE_X128Y177.B5    net (fanout=131)      1.356   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o
    SLICE_X128Y177.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358<1>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3
    SLICE_X126Y142.B6    net (fanout=65)       1.470   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o
    SLICE_X126Y142.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5
    SLICE_X108Y199.CE    net (fanout=14)       5.908   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv
    SLICE_X108Y199.CLK   Tceck                 0.284   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460<19>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18
    -------------------------------------------------  ---------------------------
    Total                                     11.811ns (0.937ns logic, 10.874ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      11.783ns (Levels of Logic = 4)
  Clock Path Skew:      0.055ns (1.618 - 1.563)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y135.AQ    Tcko                  0.337   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond3_i3_13_reg_24832_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0
    SLICE_X134Y151.B3    net (fanout=4)        1.256   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0
    SLICE_X134Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2
    SLICE_X128Y151.B2    net (fanout=4)        0.900   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2
    SLICE_X128Y151.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193<4>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3
    SLICE_X128Y177.B5    net (fanout=131)      1.356   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o
    SLICE_X128Y177.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358<1>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3
    SLICE_X126Y142.B6    net (fanout=65)       1.470   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o
    SLICE_X126Y142.B     Tilo                  0.068   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5
    SLICE_X108Y199.CE    net (fanout=14)       5.908   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv
    SLICE_X108Y199.CLK   Tceck                 0.284   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460<19>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (0.893ns logic, 10.890ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X3Y13.DIBDI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_30 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.887 - 0.674)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_30 to tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y41.CQ        Tcko                  0.098   tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441<31>
                                                         tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_30
    RAMB18_X3Y13.DIBDI14   net (fanout=2)        0.319   tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441<30>
    RAMB18_X3Y13.CLKBWRCLK Trckd_DIB   (-Th)     0.198   tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                         tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.219ns (-0.100ns logic, 0.319ns route)
                                                         (-45.7% logic, 145.7% route)

--------------------------------------------------------------------------------

Paths for end point tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X3Y13.DIBDI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_31 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.887 - 0.674)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_31 to tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y41.DQ        Tcko                  0.098   tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441<31>
                                                         tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_31
    RAMB18_X3Y13.DIBDI15   net (fanout=2)        0.319   tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441<31>
    RAMB18_X3Y13.CLKBWRCLK Trckd_DIB   (-Th)     0.198   tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                         tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.219ns (-0.100ns logic, 0.319ns route)
                                                         (-45.7% logic, 145.7% route)

--------------------------------------------------------------------------------

Paths for end point tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X6Y36.DIADI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441_15 (FF)
  Destination:          tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.571 - 0.418)
  Source Clock:         clk_user_interface rising at 12.000ns
  Destination Clock:    clk_user_interface rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441_15 to tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y95.DQ     Tcko                  0.115   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441<15>
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441_15
    RAMB18_X6Y36.DIADI15 net (fanout=2)        0.254   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441<15>
    RAMB18_X6Y36.RDCLK   Trckd_DIA   (-Th)     0.198   tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (-0.083ns logic, 0.254ns route)
                                                       (-48.5% logic, 148.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.909ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 5.091ns (196.425MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK
  Logical resource: tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK
  Location pin: DSP48_X3Y59.CLK
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 6.909ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 5.091ns (196.425MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK
  Logical resource: tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK
  Location pin: DSP48_X2Y4.CLK
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 6.909ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 5.091ns (196.425MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK
  Logical resource: tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK
  Location pin: DSP48_X7Y54.CLK
  Clock network: clk_user_interface
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_200                     |      5.000ns|      4.761ns|      5.455ns|            0|           10|            1|      8533260|
| TS_clk_125_eth_i              |      8.000ns|      8.728ns|          N/A|           10|            0|       127614|            0|
| TS_clk_user_interface_i       |     12.000ns|     11.984ns|          N/A|            0|            0|      8405646|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+------------+------------+-------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
-----------------+------------+------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -0.336(R)|      FAST  |    3.237(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -0.110(R)|      FAST  |    2.972(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -0.428(R)|      FAST  |    3.369(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -0.377(R)|      FAST  |    3.282(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.363(R)|      FAST  |    3.251(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.214(R)|      FAST  |    2.952(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.340(R)|      FAST  |    3.200(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.299(R)|      FAST  |    3.199(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.755(R)|      FAST  |    3.833(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.693(R)|      FAST  |    3.735(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.562(R)|      FAST  |    3.573(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.627(R)|      FAST  |    3.679(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.641(R)|      FAST  |    3.641(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -0.702(R)|      FAST  |    3.702(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.471(R)|      FAST  |    3.440(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -0.588(R)|      FAST  |    3.635(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
sysACE_MPOE |         9.747(R)|      SLOW  |         4.206(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |         9.684(R)|      SLOW  |         4.177(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |   11.984|         |    3.107|         |
CLK_200P       |   11.984|         |    3.107|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |   11.984|         |    3.107|         |
CLK_200P       |   11.984|         |    3.107|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    4.613|         |         |         |
CLK_200P       |    4.613|         |         |         |
GMII_RX_CLK_0  |    5.720|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    6.228|         |         |         |
CLK_200P       |    6.228|         |         |         |
sysACE_CLK     |    3.939|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 10  Score: 1641  (Setup/Max: 1641, Hold: 0)

Constraints cover 8544804 paths, 0 nets, and 480296 connections

Design statistics:
   Minimum period:  11.984ns{1}   (Maximum frequency:  83.445MHz)
   Maximum path delay from/to any node:   7.932ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 28 17:01:30 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 2622 MB



