

================================================================
== Vitis HLS Report for 'delete_patch'
================================================================
* Date:           Thu Jul 18 14:10:55 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.873 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_368_1                                     |        ?|        ?|       205|          -|          -|     ?|        no|
        | + VITIS_LOOP_370_2_VITIS_LOOP_372_3                   |       80|       80|         2|          1|          1|    80|       yes|
        | + VITIS_LOOP_378_4_VITIS_LOOP_380_5_VITIS_LOOP_382_6  |      120|      120|         2|          1|          1|   120|       yes|
        |- Loop 2                                               |       80|       80|         1|          1|          1|    80|       yes|
        |- Loop 3                                               |      120|      120|         1|          1|          1|   120|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      711|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      269|    -|
|Register             |        -|     -|      147|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      147|      980|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_fu_360_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln370_1_fu_462_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln370_fu_474_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln372_fu_534_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln374_1_fu_404_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln374_2_fu_506_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln374_3_fu_546_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln374_4_fu_523_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln374_5_fu_560_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln374_fu_382_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln378_1_fu_570_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln378_fu_582_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln380_1_fu_801_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln380_fu_670_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln382_fu_795_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln384_1_fu_635_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln384_2_fu_702_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln384_3_fu_738_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln384_4_fu_778_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln384_5_fu_789_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln384_fu_618_p2       |         +|   0|  0|  15|           8|           8|
    |empty_120_fu_428_p2       |         +|   0|  0|  19|          12|          12|
    |empty_124_fu_825_p2       |         +|   0|  0|  14|           7|           1|
    |empty_126_fu_841_p2       |         +|   0|  0|  19|          12|          12|
    |empty_128_fu_851_p2       |         +|   0|  0|  14|           7|           1|
    |empty_130_fu_867_p2       |         +|   0|  0|  19|          12|          12|
    |i_19_fu_819_p2            |         +|   0|  0|  15|           8|           1|
    |sub_fu_345_p2             |         +|   0|  0|  15|           8|           2|
    |empty_122_fu_456_p2       |         -|   0|  0|  19|          12|          12|
    |sub_ln384_1_fu_768_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln384_fu_732_p2       |         -|   0|  0|  17|          12|          12|
    |and_ln378_fu_664_p2       |       and|   0|  0|   2|           1|           1|
    |exitcond2110_fu_831_p2    |      icmp|   0|  0|  10|           7|           7|
    |exitcond9_fu_857_p2       |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln361_fu_335_p2      |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln368_fu_351_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln370_fu_468_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln372_fu_480_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln378_fu_576_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln380_fu_588_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln382_fu_658_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln380_fu_676_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln370_1_fu_494_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln370_fu_486_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln378_1_fu_602_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln378_fu_594_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln380_1_fu_690_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln380_2_fu_807_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln380_fu_682_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln378_fu_652_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 711|         447|         392|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_1_reg_257                    |   9|          2|    3|          6|
    |a_reg_224                      |   9|          2|    3|          6|
    |ap_NS_fsm                      |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1        |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  14|          3|    1|          3|
    |ap_phi_mux_a_1_phi_fu_261_p4   |   9|          2|    3|          6|
    |ap_phi_mux_a_phi_fu_228_p4     |   9|          2|    3|          6|
    |ap_phi_mux_b_5_phi_fu_283_p4   |   9|          2|    3|          6|
    |b_5_reg_279                    |   9|          2|    3|          6|
    |b_reg_235                      |   9|          2|    5|         10|
    |c_reg_290                      |   9|          2|    3|          6|
    |empty_123_reg_301              |   9|          2|    7|         14|
    |empty_127_reg_312              |   9|          2|    7|         14|
    |i_18_reg_203                   |   9|          2|    8|         16|
    |indvar_flatten21_reg_246       |   9|          2|    7|         14|
    |indvar_flatten7_reg_268        |   9|          2|    6|         12|
    |indvar_flatten_reg_213         |   9|          2|    7|         14|
    |patches_parameters_V_address0  |  14|          3|   12|         36|
    |patches_parameters_V_d0        |  14|          3|   32|         96|
    |patches_superpoints_address0   |  14|          3|   12|         36|
    |patches_superpoints_d0         |  14|          3|   64|        192|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 269|         57|  191|        513|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_1_reg_257               |   3|   0|    3|          0|
    |a_reg_224                 |   3|   0|    3|          0|
    |add_ln374_1_reg_910       |  11|   0|   11|          0|
    |add_ln374_reg_904         |   8|   0|    8|          0|
    |add_ln384_5_reg_980       |  12|   0|   12|          0|
    |ap_CS_fsm                 |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |b_5_reg_279               |   3|   0|    3|          0|
    |b_reg_235                 |   5|   0|    5|          0|
    |c_reg_290                 |   3|   0|    3|          0|
    |empty_120_reg_916         |   8|   0|   12|          4|
    |empty_122_reg_921         |   9|   0|   12|          3|
    |empty_123_reg_301         |   7|   0|    7|          0|
    |empty_127_reg_312         |   7|   0|    7|          0|
    |i_18_reg_203              |   8|   0|    8|          0|
    |icmp_ln361_reg_881        |   1|   0|    1|          0|
    |icmp_ln370_reg_931        |   1|   0|    1|          0|
    |icmp_ln378_reg_961        |   1|   0|    1|          0|
    |indvar_flatten21_reg_246  |   7|   0|    7|          0|
    |indvar_flatten7_reg_268   |   6|   0|    6|          0|
    |indvar_flatten_reg_213    |   7|   0|    7|          0|
    |select_ln370_1_reg_935    |   3|   0|    3|          0|
    |select_ln378_1_reg_965    |   3|   0|    3|          0|
    |select_ln380_1_reg_970    |   3|   0|    3|          0|
    |sub_reg_890               |   8|   0|    8|          0|
    |tmp_73_reg_877            |   1|   0|    1|          0|
    |zext_ln374_6_reg_941      |   5|   0|   12|          7|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 147|   0|  161|         14|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|          delete_patch|  return value|
|n_patches                      |  out|    8|      ap_vld|             n_patches|       pointer|
|n_patches_ap_vld               |  out|    1|      ap_vld|             n_patches|       pointer|
|n_patches_read                 |   in|    8|     ap_none|        n_patches_read|        scalar|
|patches_superpoints_address0   |  out|   12|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_ce0        |  out|    1|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_we0        |  out|    1|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_d0         |  out|   64|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_address1   |  out|   12|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_ce1        |  out|    1|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_q1         |   in|   64|   ap_memory|   patches_superpoints|         array|
|index                          |   in|    9|     ap_none|                 index|        scalar|
|patches_parameters_V_address0  |  out|   12|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_ce0       |  out|    1|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_we0       |  out|    1|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_d0        |  out|   32|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_address1  |  out|   12|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_ce1       |  out|    1|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_q1        |   in|   32|   ap_memory|  patches_parameters_V|         array|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 1, States = { 9 }
  Pipeline-3 : II = 1, D = 1, States = { 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 12 2 
2 --> 3 9 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 
9 --> 10 9 
10 --> 11 
11 --> 12 11 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%index_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %index"   --->   Operation 13 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_patches_read93 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read"   --->   Operation 14 'read' 'n_patches_read93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %index_read, i32 8" [patchMaker.cpp:361]   --->   Operation 16 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln361 = br i1 %tmp_73, void, void %._crit_edge" [patchMaker.cpp:361]   --->   Operation 17 'br' 'br_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i8 %n_patches_read93" [patchMaker.cpp:361]   --->   Operation 18 'zext' 'zext_ln361' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.59ns)   --->   "%icmp_ln361 = icmp_sgt  i9 %zext_ln361, i9 %index_read" [patchMaker.cpp:361]   --->   Operation 19 'icmp' 'icmp_ln361' <Predicate = (!tmp_73)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln361 = br i1 %icmp_ln361, void %._crit_edge, void %.lr.ph" [patchMaker.cpp:361]   --->   Operation 20 'br' 'br_ln361' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = trunc i9 %index_read" [patchMaker.cpp:368]   --->   Operation 21 'trunc' 'i' <Predicate = (!tmp_73 & icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%sub = add i8 %n_patches_read93, i8 255"   --->   Operation 22 'add' 'sub' <Predicate = (!tmp_73 & icmp_ln361)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln368 = br void" [patchMaker.cpp:368]   --->   Operation 23 'br' 'br_ln368' <Predicate = (!tmp_73 & icmp_ln361)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_18 = phi i8 %i, void %.lr.ph, i8 %i_19, void"   --->   Operation 24 'phi' 'i_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln368 = icmp_ult  i8 %i_18, i8 %sub" [patchMaker.cpp:368]   --->   Operation 25 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %._crit_edge.loopexit, void %.split20" [patchMaker.cpp:368]   --->   Operation 26 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i8 %i_18" [patchMaker.cpp:368]   --->   Operation 27 'trunc' 'trunc_ln368' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [patchMaker.cpp:368]   --->   Operation 28 'specloopname' 'specloopname_ln368' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add = add i5 %trunc_ln368, i5 1" [patchMaker.cpp:368]   --->   Operation 29 'add' 'add' <Predicate = (icmp_ln368)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln374 = zext i5 %add" [patchMaker.cpp:374]   --->   Operation 30 'zext' 'zext_ln374' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add, i2 0" [patchMaker.cpp:374]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln374_1 = zext i7 %tmp" [patchMaker.cpp:374]   --->   Operation 32 'zext' 'zext_ln374_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln374 = add i8 %zext_ln374_1, i8 %zext_ln374" [patchMaker.cpp:374]   --->   Operation 33 'add' 'add_ln374' <Predicate = (icmp_ln368)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln374_2 = zext i8 %i_18" [patchMaker.cpp:374]   --->   Operation 34 'zext' 'zext_ln374_2' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_18, i2 0" [patchMaker.cpp:374]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln374_3 = zext i10 %tmp_s" [patchMaker.cpp:374]   --->   Operation 36 'zext' 'zext_ln374_3' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%add_ln374_1 = add i11 %zext_ln374_3, i11 %zext_ln374_2" [patchMaker.cpp:374]   --->   Operation 37 'add' 'add_ln374_1' <Predicate = (icmp_ln368)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln370 = br void" [patchMaker.cpp:370]   --->   Operation 38 'br' 'br_ln370' <Predicate = (icmp_ln368)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_119 = trunc i8 %sub"   --->   Operation 39 'trunc' 'empty_119' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_123_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_119, i6 0"   --->   Operation 40 'bitconcatenate' 'tmp_123_cast' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %sub, i4 0"   --->   Operation 41 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.74ns)   --->   "%empty_120 = add i12 %tmp_123_cast, i12 %tmp_46"   --->   Operation 42 'add' 'empty_120' <Predicate = (!icmp_ln368)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_121 = trunc i8 %sub"   --->   Operation 43 'trunc' 'empty_121' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_125_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty_121, i7 0"   --->   Operation 44 'bitconcatenate' 'tmp_125_cast' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %sub, i3 0"   --->   Operation 45 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_126_cast = zext i11 %tmp_47"   --->   Operation 46 'zext' 'tmp_126_cast' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.74ns)   --->   "%empty_122 = sub i12 %tmp_125_cast, i12 %tmp_126_cast"   --->   Operation 47 'sub' 'empty_122' <Predicate = (!icmp_ln368)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln395 = br void %memset.loop20" [patchMaker.cpp:395]   --->   Operation 48 'br' 'br_ln395' <Predicate = (!icmp_ln368)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %.split20, i7 %add_ln370_1, void %.split12" [patchMaker.cpp:370]   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.split20, i3 %select_ln370_1, void %.split12" [patchMaker.cpp:370]   --->   Operation 50 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%b = phi i5 0, void %.split20, i5 %add_ln372, void %.split12" [patchMaker.cpp:372]   --->   Operation 51 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln370_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:370]   --->   Operation 52 'add' 'add_ln370_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.59ns)   --->   "%icmp_ln370 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:370]   --->   Operation 54 'icmp' 'icmp_ln370' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln370 = br i1 %icmp_ln370, void %.split12, void %.preheader.preheader.preheader" [patchMaker.cpp:370]   --->   Operation 55 'br' 'br_ln370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.57ns)   --->   "%add_ln370 = add i3 %a, i3 1" [patchMaker.cpp:370]   --->   Operation 56 'add' 'add_ln370' <Predicate = (!icmp_ln370)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.63ns)   --->   "%icmp_ln372 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:372]   --->   Operation 57 'icmp' 'icmp_ln372' <Predicate = (!icmp_ln370)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.27ns)   --->   "%select_ln370 = select i1 %icmp_ln372, i5 0, i5 %b" [patchMaker.cpp:370]   --->   Operation 58 'select' 'select_ln370' <Predicate = (!icmp_ln370)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.27ns)   --->   "%select_ln370_1 = select i1 %icmp_ln372, i3 %add_ln370, i3 %a" [patchMaker.cpp:370]   --->   Operation 59 'select' 'select_ln370_1' <Predicate = (!icmp_ln370)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln374_4 = zext i3 %select_ln370_1" [patchMaker.cpp:374]   --->   Operation 60 'zext' 'zext_ln374_4' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln374_2 = add i8 %add_ln374, i8 %zext_ln374_4" [patchMaker.cpp:374]   --->   Operation 61 'add' 'add_ln374_2' <Predicate = (!icmp_ln370)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_128_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln374_2, i4 0" [patchMaker.cpp:374]   --->   Operation 62 'bitconcatenate' 'tmp_128_cast' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln374_6 = zext i5 %select_ln370" [patchMaker.cpp:374]   --->   Operation 63 'zext' 'zext_ln374_6' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.74ns)   --->   "%add_ln374_4 = add i12 %tmp_128_cast, i12 %zext_ln374_6" [patchMaker.cpp:374]   --->   Operation 64 'add' 'add_ln374_4' <Predicate = (!icmp_ln370)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln374_7 = zext i12 %add_ln374_4" [patchMaker.cpp:374]   --->   Operation 65 'zext' 'zext_ln374_7' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_3 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln374_7" [patchMaker.cpp:374]   --->   Operation 66 'getelementptr' 'patches_superpoints_addr_3' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (1.64ns)   --->   "%patches_superpoints_load = load i12 %patches_superpoints_addr_3" [patchMaker.cpp:374]   --->   Operation 67 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln370)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln372 = add i5 %select_ln370, i5 1" [patchMaker.cpp:372]   --->   Operation 68 'add' 'add_ln372' <Predicate = (!icmp_ln370)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.29>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_370_2_VITIS_LOOP_372_3_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln374 = trunc i11 %add_ln374_1" [patchMaker.cpp:374]   --->   Operation 71 'trunc' 'trunc_ln374' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln374_5 = zext i3 %select_ln370_1" [patchMaker.cpp:374]   --->   Operation 72 'zext' 'zext_ln374_5' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln374_3 = add i8 %trunc_ln374, i8 %zext_ln374_5" [patchMaker.cpp:374]   --->   Operation 73 'add' 'add_ln374_3' <Predicate = (!icmp_ln370)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_130_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln374_3, i4 0" [patchMaker.cpp:374]   --->   Operation 74 'bitconcatenate' 'tmp_130_cast' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.74ns)   --->   "%add_ln374_5 = add i12 %tmp_130_cast, i12 %zext_ln374_6" [patchMaker.cpp:374]   --->   Operation 76 'add' 'add_ln374_5' <Predicate = (!icmp_ln370)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln374_8 = zext i12 %add_ln374_5" [patchMaker.cpp:374]   --->   Operation 77 'zext' 'zext_ln374_8' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_4 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln374_8" [patchMaker.cpp:374]   --->   Operation 78 'getelementptr' 'patches_superpoints_addr_4' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln372 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [patchMaker.cpp:372]   --->   Operation 79 'specloopname' 'specloopname_ln372' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (1.64ns)   --->   "%patches_superpoints_load = load i12 %patches_superpoints_addr_3" [patchMaker.cpp:374]   --->   Operation 80 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln370)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_4 : Operation 81 [1/1] (1.64ns)   --->   "%store_ln374 = store i64 %patches_superpoints_load, i12 %patches_superpoints_addr_4" [patchMaker.cpp:374]   --->   Operation 81 'store' 'store_ln374' <Predicate = (!icmp_ln370)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln370)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.38>
ST_5 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln378 = br void %.preheader.preheader" [patchMaker.cpp:378]   --->   Operation 83 'br' 'br_ln378' <Predicate = true> <Delay = 0.38>

State 6 <SV = 4> <Delay = 4.87>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln378_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:378]   --->   Operation 84 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%a_1 = phi i3 %select_ln378_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:378]   --->   Operation 85 'phi' 'a_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i6 %select_ln380_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:380]   --->   Operation 86 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%b_5 = phi i3 %select_ln380_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:380]   --->   Operation 87 'phi' 'b_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%c = phi i3 %add_ln382, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:382]   --->   Operation 88 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln378_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:378]   --->   Operation 89 'add' 'add_ln378_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.59ns)   --->   "%icmp_ln378 = icmp_eq  i7 %indvar_flatten21, i7 120" [patchMaker.cpp:378]   --->   Operation 91 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378, void %.preheader, void" [patchMaker.cpp:378]   --->   Operation 92 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.57ns)   --->   "%add_ln378 = add i3 %a_1, i3 1" [patchMaker.cpp:378]   --->   Operation 93 'add' 'add_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.61ns)   --->   "%icmp_ln380 = icmp_eq  i6 %indvar_flatten7, i6 24" [patchMaker.cpp:380]   --->   Operation 94 'icmp' 'icmp_ln380' <Predicate = (!icmp_ln378)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.27ns)   --->   "%select_ln378 = select i1 %icmp_ln380, i3 0, i3 %b_5" [patchMaker.cpp:378]   --->   Operation 95 'select' 'select_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln378_1 = select i1 %icmp_ln380, i3 %add_ln378, i3 %a_1" [patchMaker.cpp:378]   --->   Operation 96 'select' 'select_ln378_1' <Predicate = (!icmp_ln378)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i3 %select_ln378_1" [patchMaker.cpp:384]   --->   Operation 97 'zext' 'zext_ln384' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln384_1 = zext i3 %select_ln378_1" [patchMaker.cpp:384]   --->   Operation 98 'zext' 'zext_ln384_1' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln384 = add i8 %add_ln374, i8 %zext_ln384_1" [patchMaker.cpp:384]   --->   Operation 99 'add' 'add_ln384' <Predicate = (!icmp_ln378)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln384, i2 0" [patchMaker.cpp:384]   --->   Operation 100 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln384_2 = zext i10 %tmp_74" [patchMaker.cpp:384]   --->   Operation 101 'zext' 'zext_ln384_2' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.73ns)   --->   "%add_ln384_1 = add i11 %add_ln374_1, i11 %zext_ln384" [patchMaker.cpp:384]   --->   Operation 102 'add' 'add_ln384_1' <Predicate = (!icmp_ln378)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln384_1, i2 0" [patchMaker.cpp:380]   --->   Operation 103 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i13 %tmp_75" [patchMaker.cpp:380]   --->   Operation 104 'zext' 'zext_ln380' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln378)   --->   "%xor_ln378 = xor i1 %icmp_ln380, i1 1" [patchMaker.cpp:378]   --->   Operation 105 'xor' 'xor_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.49ns)   --->   "%icmp_ln382 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:382]   --->   Operation 106 'icmp' 'icmp_ln382' <Predicate = (!icmp_ln378)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln378 = and i1 %icmp_ln382, i1 %xor_ln378" [patchMaker.cpp:378]   --->   Operation 107 'and' 'and_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.57ns)   --->   "%add_ln380 = add i3 %select_ln378, i3 1" [patchMaker.cpp:380]   --->   Operation 108 'add' 'add_ln380' <Predicate = (!icmp_ln378)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln380)   --->   "%or_ln380 = or i1 %and_ln378, i1 %icmp_ln380" [patchMaker.cpp:380]   --->   Operation 109 'or' 'or_ln380' <Predicate = (!icmp_ln378)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln380 = select i1 %or_ln380, i3 0, i3 %c" [patchMaker.cpp:380]   --->   Operation 110 'select' 'select_ln380' <Predicate = (!icmp_ln378)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.27ns)   --->   "%select_ln380_1 = select i1 %and_ln378, i3 %add_ln380, i3 %select_ln378" [patchMaker.cpp:380]   --->   Operation 111 'select' 'select_ln380_1' <Predicate = (!icmp_ln378)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln384_3 = zext i3 %select_ln380_1" [patchMaker.cpp:384]   --->   Operation 112 'zext' 'zext_ln384_3' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.72ns)   --->   "%add_ln384_2 = add i63 %zext_ln384_2, i63 %zext_ln384_3" [patchMaker.cpp:384]   --->   Operation 113 'add' 'add_ln384_2' <Predicate = (!icmp_ln378)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln384 = trunc i63 %add_ln384_2" [patchMaker.cpp:384]   --->   Operation 114 'trunc' 'trunc_ln384' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln384, i3 0" [patchMaker.cpp:384]   --->   Operation 115 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln384_1 = trunc i63 %add_ln384_2" [patchMaker.cpp:384]   --->   Operation 116 'trunc' 'trunc_ln384_1' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln384_1, i1 0" [patchMaker.cpp:384]   --->   Operation 117 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln384 = sub i12 %p_shl4_cast, i12 %p_shl5_cast" [patchMaker.cpp:384]   --->   Operation 118 'sub' 'sub_ln384' <Predicate = (!icmp_ln378)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 119 [1/1] (0.75ns)   --->   "%add_ln384_3 = add i63 %zext_ln380, i63 %zext_ln384_3" [patchMaker.cpp:384]   --->   Operation 119 'add' 'add_ln384_3' <Predicate = (!icmp_ln378)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln384_2 = trunc i63 %add_ln384_3" [patchMaker.cpp:384]   --->   Operation 120 'trunc' 'trunc_ln384_2' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln384_2, i3 0" [patchMaker.cpp:384]   --->   Operation 121 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln384_3 = trunc i63 %add_ln384_3" [patchMaker.cpp:384]   --->   Operation 122 'trunc' 'trunc_ln384_3' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln384_3, i1 0" [patchMaker.cpp:384]   --->   Operation 123 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln384_1 = sub i12 %p_shl2_cast, i12 %p_shl3_cast" [patchMaker.cpp:384]   --->   Operation 124 'sub' 'sub_ln384_1' <Predicate = (!icmp_ln378)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln384_4 = zext i3 %select_ln380" [patchMaker.cpp:384]   --->   Operation 125 'zext' 'zext_ln384_4' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln384_4 = add i12 %sub_ln384, i12 %zext_ln384_4" [patchMaker.cpp:384]   --->   Operation 126 'add' 'add_ln384_4' <Predicate = (!icmp_ln378)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln384_5 = zext i12 %add_ln384_4" [patchMaker.cpp:384]   --->   Operation 127 'zext' 'zext_ln384_5' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr_1 = getelementptr i32 %patches_parameters_V, i64 0, i64 %zext_ln384_5" [patchMaker.cpp:384]   --->   Operation 128 'getelementptr' 'patches_parameters_V_addr_1' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln384_5 = add i12 %sub_ln384_1, i12 %zext_ln384_4" [patchMaker.cpp:384]   --->   Operation 129 'add' 'add_ln384_5' <Predicate = (!icmp_ln378)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 130 [2/2] (1.64ns)   --->   "%patches_parameters_V_load = load i12 %patches_parameters_V_addr_1" [patchMaker.cpp:384]   --->   Operation 130 'load' 'patches_parameters_V_load' <Predicate = (!icmp_ln378)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_6 : Operation 131 [1/1] (0.57ns)   --->   "%add_ln382 = add i3 %select_ln380, i3 1" [patchMaker.cpp:382]   --->   Operation 131 'add' 'add_ln382' <Predicate = (!icmp_ln378)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln380_1 = add i6 %indvar_flatten7, i6 1" [patchMaker.cpp:380]   --->   Operation 132 'add' 'add_ln380_1' <Predicate = (!icmp_ln378)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.29ns)   --->   "%select_ln380_2 = select i1 %icmp_ln380, i6 1, i6 %add_ln380_1" [patchMaker.cpp:380]   --->   Operation 133 'select' 'select_ln380_2' <Predicate = (!icmp_ln378)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 5> <Delay = 3.29>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_378_4_VITIS_LOOP_380_5_VITIS_LOOP_382_6_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%empty_118 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 135 'speclooptripcount' 'empty_118' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_380_5_VITIS_LOOP_382_6_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln384_6 = zext i12 %add_ln384_5" [patchMaker.cpp:384]   --->   Operation 139 'zext' 'zext_ln384_6' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr_2 = getelementptr i32 %patches_parameters_V, i64 0, i64 %zext_ln384_6" [patchMaker.cpp:384]   --->   Operation 140 'getelementptr' 'patches_parameters_V_addr_2' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln382 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [patchMaker.cpp:382]   --->   Operation 141 'specloopname' 'specloopname_ln382' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_7 : Operation 142 [1/2] (1.64ns)   --->   "%patches_parameters_V_load = load i12 %patches_parameters_V_addr_1" [patchMaker.cpp:384]   --->   Operation 142 'load' 'patches_parameters_V_load' <Predicate = (!icmp_ln378)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_7 : Operation 143 [1/1] (1.64ns)   --->   "%store_ln384 = store i32 %patches_parameters_V_load, i12 %patches_parameters_V_addr_2" [patchMaker.cpp:384]   --->   Operation 143 'store' 'store_ln384' <Predicate = (!icmp_ln378)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!icmp_ln378)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 145 [1/1] (0.70ns)   --->   "%i_19 = add i8 %i_18, i8 1" [patchMaker.cpp:368]   --->   Operation 145 'add' 'i_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 146 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 2.39>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%empty_123 = phi i7 0, void %._crit_edge.loopexit, i7 %empty_124, void %memset.loop20.split"   --->   Operation 147 'phi' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.70ns)   --->   "%empty_124 = add i7 %empty_123, i7 1"   --->   Operation 148 'add' 'empty_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 149 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.59ns)   --->   "%exitcond2110 = icmp_eq  i7 %empty_123, i7 80"   --->   Operation 150 'icmp' 'exitcond2110' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%empty_125 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 151 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2110, void %memset.loop20.split, void %memset.loop.preheader"   --->   Operation 152 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%p_cast53 = zext i7 %empty_123"   --->   Operation 153 'zext' 'p_cast53' <Predicate = (!exitcond2110)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.74ns)   --->   "%empty_126 = add i12 %empty_120, i12 %p_cast53"   --->   Operation 154 'add' 'empty_126' <Predicate = (!exitcond2110)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_126"   --->   Operation 155 'zext' 'p_cast' <Predicate = (!exitcond2110)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %p_cast"   --->   Operation 156 'getelementptr' 'patches_superpoints_addr' <Predicate = (!exitcond2110)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (1.64ns)   --->   "%store_ln0 = store i64 0, i12 %patches_superpoints_addr"   --->   Operation 157 'store' 'store_ln0' <Predicate = (!exitcond2110)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop20"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!exitcond2110)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 159 [1/1] (0.38ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 159 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 2.39>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%empty_127 = phi i7 %empty_128, void %memset.loop.split, i7 0, void %memset.loop.preheader"   --->   Operation 160 'phi' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.70ns)   --->   "%empty_128 = add i7 %empty_127, i7 1"   --->   Operation 161 'add' 'empty_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.59ns)   --->   "%exitcond9 = icmp_eq  i7 %empty_127, i7 120"   --->   Operation 163 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%empty_129 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 164 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond9, void %memset.loop.split, void %split"   --->   Operation 165 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%p_cast55 = zext i7 %empty_127"   --->   Operation 166 'zext' 'p_cast55' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.74ns)   --->   "%empty_130 = add i12 %empty_122, i12 %p_cast55"   --->   Operation 167 'add' 'empty_130' <Predicate = (!exitcond9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%p_cast56 = zext i12 %empty_130"   --->   Operation 168 'zext' 'p_cast56' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr = getelementptr i32 %patches_parameters_V, i64 0, i64 %p_cast56"   --->   Operation 169 'getelementptr' 'patches_parameters_V_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (1.64ns)   --->   "%store_ln0 = store i32 0, i12 %patches_parameters_V_addr"   --->   Operation 170 'store' 'store_ln0' <Predicate = (!exitcond9)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 171 'br' 'br_ln0' <Predicate = (!exitcond9)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln401 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %sub" [patchMaker.cpp:401]   --->   Operation 172 'write' 'write_ln401' <Predicate = (!tmp_73 & icmp_ln361)> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln402 = br void %._crit_edge" [patchMaker.cpp:402]   --->   Operation 173 'br' 'br_ln402' <Predicate = (!tmp_73 & icmp_ln361)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln402 = ret" [patchMaker.cpp:402]   --->   Operation 174 'ret' 'ret_ln402' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ n_patches_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_parameters_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
index_read                  (read             ) [ 0000000000000]
n_patches_read93            (read             ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
tmp_73                      (bitselect        ) [ 0111111111111]
br_ln361                    (br               ) [ 0000000000000]
zext_ln361                  (zext             ) [ 0000000000000]
icmp_ln361                  (icmp             ) [ 0111111111111]
br_ln361                    (br               ) [ 0000000000000]
i                           (trunc            ) [ 0111111110000]
sub                         (add              ) [ 0011111111111]
br_ln368                    (br               ) [ 0111111110000]
i_18                        (phi              ) [ 0011111110000]
icmp_ln368                  (icmp             ) [ 0011111111000]
br_ln368                    (br               ) [ 0000000000000]
trunc_ln368                 (trunc            ) [ 0000000000000]
specloopname_ln368          (specloopname     ) [ 0000000000000]
add                         (add              ) [ 0000000000000]
zext_ln374                  (zext             ) [ 0000000000000]
tmp                         (bitconcatenate   ) [ 0000000000000]
zext_ln374_1                (zext             ) [ 0000000000000]
add_ln374                   (add              ) [ 0001111100000]
zext_ln374_2                (zext             ) [ 0000000000000]
tmp_s                       (bitconcatenate   ) [ 0000000000000]
zext_ln374_3                (zext             ) [ 0000000000000]
add_ln374_1                 (add              ) [ 0001111100000]
br_ln370                    (br               ) [ 0011111110000]
empty_119                   (trunc            ) [ 0000000000000]
tmp_123_cast                (bitconcatenate   ) [ 0000000000000]
tmp_46                      (bitconcatenate   ) [ 0000000000000]
empty_120                   (add              ) [ 0000000001000]
empty_121                   (trunc            ) [ 0000000000000]
tmp_125_cast                (bitconcatenate   ) [ 0000000000000]
tmp_47                      (bitconcatenate   ) [ 0000000000000]
tmp_126_cast                (zext             ) [ 0000000000000]
empty_122                   (sub              ) [ 0000000001110]
br_ln395                    (br               ) [ 0011111111000]
indvar_flatten              (phi              ) [ 0001000000000]
a                           (phi              ) [ 0001000000000]
b                           (phi              ) [ 0001000000000]
add_ln370_1                 (add              ) [ 0011111110000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000]
icmp_ln370                  (icmp             ) [ 0011111110000]
br_ln370                    (br               ) [ 0000000000000]
add_ln370                   (add              ) [ 0000000000000]
icmp_ln372                  (icmp             ) [ 0000000000000]
select_ln370                (select           ) [ 0000000000000]
select_ln370_1              (select           ) [ 0011111110000]
zext_ln374_4                (zext             ) [ 0000000000000]
add_ln374_2                 (add              ) [ 0000000000000]
tmp_128_cast                (bitconcatenate   ) [ 0000000000000]
zext_ln374_6                (zext             ) [ 0001100000000]
add_ln374_4                 (add              ) [ 0000000000000]
zext_ln374_7                (zext             ) [ 0000000000000]
patches_superpoints_addr_3  (getelementptr    ) [ 0001100000000]
add_ln372                   (add              ) [ 0011111110000]
specloopname_ln0            (specloopname     ) [ 0000000000000]
empty                       (speclooptripcount) [ 0000000000000]
trunc_ln374                 (trunc            ) [ 0000000000000]
zext_ln374_5                (zext             ) [ 0000000000000]
add_ln374_3                 (add              ) [ 0000000000000]
tmp_130_cast                (bitconcatenate   ) [ 0000000000000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000]
add_ln374_5                 (add              ) [ 0000000000000]
zext_ln374_8                (zext             ) [ 0000000000000]
patches_superpoints_addr_4  (getelementptr    ) [ 0000000000000]
specloopname_ln372          (specloopname     ) [ 0000000000000]
patches_superpoints_load    (load             ) [ 0000000000000]
store_ln374                 (store            ) [ 0000000000000]
br_ln0                      (br               ) [ 0011111110000]
br_ln378                    (br               ) [ 0011111110000]
indvar_flatten21            (phi              ) [ 0000001000000]
a_1                         (phi              ) [ 0000001000000]
indvar_flatten7             (phi              ) [ 0000001000000]
b_5                         (phi              ) [ 0000001000000]
c                           (phi              ) [ 0000001000000]
add_ln378_1                 (add              ) [ 0011111110000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000]
icmp_ln378                  (icmp             ) [ 0011111110000]
br_ln378                    (br               ) [ 0000000000000]
add_ln378                   (add              ) [ 0000000000000]
icmp_ln380                  (icmp             ) [ 0000000000000]
select_ln378                (select           ) [ 0000000000000]
select_ln378_1              (select           ) [ 0011111110000]
zext_ln384                  (zext             ) [ 0000000000000]
zext_ln384_1                (zext             ) [ 0000000000000]
add_ln384                   (add              ) [ 0000000000000]
tmp_74                      (bitconcatenate   ) [ 0000000000000]
zext_ln384_2                (zext             ) [ 0000000000000]
add_ln384_1                 (add              ) [ 0000000000000]
tmp_75                      (bitconcatenate   ) [ 0000000000000]
zext_ln380                  (zext             ) [ 0000000000000]
xor_ln378                   (xor              ) [ 0000000000000]
icmp_ln382                  (icmp             ) [ 0000000000000]
and_ln378                   (and              ) [ 0000000000000]
add_ln380                   (add              ) [ 0000000000000]
or_ln380                    (or               ) [ 0000000000000]
select_ln380                (select           ) [ 0000000000000]
select_ln380_1              (select           ) [ 0011111110000]
zext_ln384_3                (zext             ) [ 0000000000000]
add_ln384_2                 (add              ) [ 0000000000000]
trunc_ln384                 (trunc            ) [ 0000000000000]
p_shl4_cast                 (bitconcatenate   ) [ 0000000000000]
trunc_ln384_1               (trunc            ) [ 0000000000000]
p_shl5_cast                 (bitconcatenate   ) [ 0000000000000]
sub_ln384                   (sub              ) [ 0000000000000]
add_ln384_3                 (add              ) [ 0000000000000]
trunc_ln384_2               (trunc            ) [ 0000000000000]
p_shl2_cast                 (bitconcatenate   ) [ 0000000000000]
trunc_ln384_3               (trunc            ) [ 0000000000000]
p_shl3_cast                 (bitconcatenate   ) [ 0000000000000]
sub_ln384_1                 (sub              ) [ 0000000000000]
zext_ln384_4                (zext             ) [ 0000000000000]
add_ln384_4                 (add              ) [ 0000000000000]
zext_ln384_5                (zext             ) [ 0000000000000]
patches_parameters_V_addr_1 (getelementptr    ) [ 0000001100000]
add_ln384_5                 (add              ) [ 0000001100000]
add_ln382                   (add              ) [ 0011111110000]
add_ln380_1                 (add              ) [ 0000000000000]
select_ln380_2              (select           ) [ 0011111110000]
specloopname_ln0            (specloopname     ) [ 0000000000000]
empty_118                   (speclooptripcount) [ 0000000000000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000]
zext_ln384_6                (zext             ) [ 0000000000000]
patches_parameters_V_addr_2 (getelementptr    ) [ 0000000000000]
specloopname_ln382          (specloopname     ) [ 0000000000000]
patches_parameters_V_load   (load             ) [ 0000000000000]
store_ln384                 (store            ) [ 0000000000000]
br_ln0                      (br               ) [ 0011111110000]
i_19                        (add              ) [ 0111111110000]
br_ln0                      (br               ) [ 0111111110000]
empty_123                   (phi              ) [ 0000000001000]
empty_124                   (add              ) [ 0010000001000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000]
exitcond2110                (icmp             ) [ 0000000001000]
empty_125                   (speclooptripcount) [ 0000000000000]
br_ln0                      (br               ) [ 0000000000000]
p_cast53                    (zext             ) [ 0000000000000]
empty_126                   (add              ) [ 0000000000000]
p_cast                      (zext             ) [ 0000000000000]
patches_superpoints_addr    (getelementptr    ) [ 0000000000000]
store_ln0                   (store            ) [ 0000000000000]
br_ln0                      (br               ) [ 0010000001000]
br_ln0                      (br               ) [ 0000000000110]
empty_127                   (phi              ) [ 0000000000010]
empty_128                   (add              ) [ 0000000000110]
specpipeline_ln0            (specpipeline     ) [ 0000000000000]
exitcond9                   (icmp             ) [ 0000000000010]
empty_129                   (speclooptripcount) [ 0000000000000]
br_ln0                      (br               ) [ 0000000000000]
p_cast55                    (zext             ) [ 0000000000000]
empty_130                   (add              ) [ 0000000000000]
p_cast56                    (zext             ) [ 0000000000000]
patches_parameters_V_addr   (getelementptr    ) [ 0000000000000]
store_ln0                   (store            ) [ 0000000000000]
br_ln0                      (br               ) [ 0000000000110]
write_ln401                 (write            ) [ 0000000000000]
br_ln402                    (br               ) [ 0000000000000]
ret_ln402                   (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_patches_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patches_superpoints">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="index">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="patches_parameters_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_370_2_VITIS_LOOP_372_3_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_378_4_VITIS_LOOP_380_5_VITIS_LOOP_382_6_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_380_5_VITIS_LOOP_382_6_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="index_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="n_patches_read93_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read93/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln401_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="5"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln401/12 "/>
</bind>
</comp>

<comp id="133" class="1004" name="patches_superpoints_addr_3_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="12" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr_3/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="146" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="148" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="patches_superpoints_load/3 store_ln374/4 store_ln0/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="patches_superpoints_addr_4_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr_4/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="patches_parameters_V_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_V_addr_1/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="174" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="patches_parameters_V_load/6 store_ln384/7 store_ln0/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="patches_parameters_V_addr_2_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="12" slack="0"/>
<pin id="180" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_V_addr_2/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="patches_superpoints_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="12" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="patches_parameters_V_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_V_addr/11 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_18_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="4"/>
<pin id="205" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="i_18 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_18_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="8" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_18/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="indvar_flatten_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="1"/>
<pin id="215" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_flatten_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="a_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="1"/>
<pin id="226" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="a_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="b_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="1"/>
<pin id="237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="b_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten21_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="1"/>
<pin id="248" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten21_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/6 "/>
</bind>
</comp>

<comp id="257" class="1005" name="a_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="1"/>
<pin id="259" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="a_1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_1/6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="indvar_flatten7_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="1"/>
<pin id="270" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="indvar_flatten7_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="b_5_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_5 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="b_5_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_5/6 "/>
</bind>
</comp>

<comp id="290" class="1005" name="c_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="1"/>
<pin id="292" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="c_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="301" class="1005" name="empty_123_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="1"/>
<pin id="303" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_123 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="empty_123_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_123/9 "/>
</bind>
</comp>

<comp id="312" class="1005" name="empty_127_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="1"/>
<pin id="314" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_127 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="empty_127_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_127/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_73_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="9" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln361_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln361/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln361_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="0" index="1" bw="9" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sub_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln368_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="1"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln368_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln374_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln374_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln374_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln374_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_2/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_s_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln374_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_3/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln374_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="empty_119_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_119/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_123_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="6" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_123_cast/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_46_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="empty_120_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="12" slack="0"/>
<pin id="431" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_120/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="empty_121_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="1"/>
<pin id="436" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_121/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_125_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_125_cast/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_47_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="1"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_126_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126_cast/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="empty_122_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="0"/>
<pin id="458" dir="0" index="1" bw="11" slack="0"/>
<pin id="459" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_122/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln370_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln370_1/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln370_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="0" index="1" bw="7" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln370/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln370_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln370/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln372_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln370_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="5" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln370/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln370_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln370_1/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln374_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_4/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln374_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="1"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_2/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_128_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_128_cast/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln374_6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_6/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln374_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_4/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln374_7_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_7/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln372_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln372/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln374_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="2"/>
<pin id="542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln374/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln374_5_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="1"/>
<pin id="545" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_5/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln374_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="3" slack="0"/>
<pin id="549" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_3/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_130_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_130_cast/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln374_5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="0" index="1" bw="5" slack="1"/>
<pin id="563" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_5/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln374_8_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_8/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln378_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln378_1/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln378_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="0" index="1" bw="7" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln378/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln378_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln378/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln380_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="0"/>
<pin id="590" dir="0" index="1" bw="6" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln380/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln378_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="0"/>
<pin id="597" dir="0" index="2" bw="3" slack="0"/>
<pin id="598" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln378/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln378_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="3" slack="0"/>
<pin id="605" dir="0" index="2" bw="3" slack="0"/>
<pin id="606" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln378_1/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln384_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln384_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="0"/>
<pin id="616" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384_1/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln384_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="3"/>
<pin id="620" dir="0" index="1" bw="3" slack="0"/>
<pin id="621" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_74_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln384_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384_2/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln384_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="3"/>
<pin id="637" dir="0" index="1" bw="3" slack="0"/>
<pin id="638" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384_1/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_75_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="13" slack="0"/>
<pin id="642" dir="0" index="1" bw="11" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln380_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="13" slack="0"/>
<pin id="650" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln380/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="xor_ln378_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln378/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln382_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="0" index="1" bw="3" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln378_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln378/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln380_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln380/6 "/>
</bind>
</comp>

<comp id="676" class="1004" name="or_ln380_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln380/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln380_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="3" slack="0"/>
<pin id="685" dir="0" index="2" bw="3" slack="0"/>
<pin id="686" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln380/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="select_ln380_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="3" slack="0"/>
<pin id="693" dir="0" index="2" bw="3" slack="0"/>
<pin id="694" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln380_1/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln384_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384_3/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln384_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="0"/>
<pin id="704" dir="0" index="1" bw="3" slack="0"/>
<pin id="705" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384_2/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln384_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="0"/>
<pin id="710" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_shl4_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="0"/>
<pin id="714" dir="0" index="1" bw="9" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln384_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384_1/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_shl5_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="0"/>
<pin id="726" dir="0" index="1" bw="11" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sub_ln384_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="12" slack="0"/>
<pin id="734" dir="0" index="1" bw="12" slack="0"/>
<pin id="735" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln384/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="add_ln384_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="13" slack="0"/>
<pin id="740" dir="0" index="1" bw="3" slack="0"/>
<pin id="741" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384_3/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln384_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="14" slack="0"/>
<pin id="746" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384_2/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_shl2_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="0"/>
<pin id="750" dir="0" index="1" bw="9" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="trunc_ln384_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="14" slack="0"/>
<pin id="758" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384_3/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_shl3_cast_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="12" slack="0"/>
<pin id="762" dir="0" index="1" bw="11" slack="0"/>
<pin id="763" dir="0" index="2" bw="1" slack="0"/>
<pin id="764" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sub_ln384_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="0"/>
<pin id="770" dir="0" index="1" bw="12" slack="0"/>
<pin id="771" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln384_1/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln384_4_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="3" slack="0"/>
<pin id="776" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384_4/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln384_4_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="12" slack="0"/>
<pin id="780" dir="0" index="1" bw="3" slack="0"/>
<pin id="781" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384_4/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln384_5_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="12" slack="0"/>
<pin id="786" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384_5/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln384_5_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="12" slack="0"/>
<pin id="791" dir="0" index="1" bw="3" slack="0"/>
<pin id="792" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384_5/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln382_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln382/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln380_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln380_1/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="select_ln380_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="6" slack="0"/>
<pin id="810" dir="0" index="2" bw="6" slack="0"/>
<pin id="811" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln380_2/6 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln384_6_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="12" slack="1"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384_6/7 "/>
</bind>
</comp>

<comp id="819" class="1004" name="i_19_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="4"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/8 "/>
</bind>
</comp>

<comp id="825" class="1004" name="empty_124_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="7" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_124/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="exitcond2110_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="0"/>
<pin id="833" dir="0" index="1" bw="7" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2110/9 "/>
</bind>
</comp>

<comp id="837" class="1004" name="p_cast53_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="0"/>
<pin id="839" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast53/9 "/>
</bind>
</comp>

<comp id="841" class="1004" name="empty_126_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="12" slack="1"/>
<pin id="843" dir="0" index="1" bw="7" slack="0"/>
<pin id="844" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_126/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="p_cast_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="12" slack="0"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="empty_128_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="7" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_128/11 "/>
</bind>
</comp>

<comp id="857" class="1004" name="exitcond9_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="7" slack="0"/>
<pin id="859" dir="0" index="1" bw="7" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/11 "/>
</bind>
</comp>

<comp id="863" class="1004" name="p_cast55_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="0"/>
<pin id="865" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast55/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="empty_130_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="12" slack="3"/>
<pin id="869" dir="0" index="1" bw="7" slack="0"/>
<pin id="870" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_130/11 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_cast56_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="12" slack="0"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast56/11 "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_73_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="5"/>
<pin id="879" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="881" class="1005" name="icmp_ln361_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="5"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln361 "/>
</bind>
</comp>

<comp id="885" class="1005" name="i_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="1"/>
<pin id="887" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="890" class="1005" name="sub_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="1"/>
<pin id="892" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="900" class="1005" name="icmp_ln368_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln368 "/>
</bind>
</comp>

<comp id="904" class="1005" name="add_ln374_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="1"/>
<pin id="906" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln374 "/>
</bind>
</comp>

<comp id="910" class="1005" name="add_ln374_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="11" slack="2"/>
<pin id="912" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln374_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="empty_120_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="12" slack="1"/>
<pin id="918" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_120 "/>
</bind>
</comp>

<comp id="921" class="1005" name="empty_122_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="12" slack="3"/>
<pin id="923" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="empty_122 "/>
</bind>
</comp>

<comp id="926" class="1005" name="add_ln370_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="7" slack="0"/>
<pin id="928" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln370_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="icmp_ln370_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln370 "/>
</bind>
</comp>

<comp id="935" class="1005" name="select_ln370_1_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="3" slack="0"/>
<pin id="937" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln370_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="zext_ln374_6_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="12" slack="1"/>
<pin id="943" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln374_6 "/>
</bind>
</comp>

<comp id="946" class="1005" name="patches_superpoints_addr_3_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="12" slack="1"/>
<pin id="948" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_addr_3 "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln372_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="0"/>
<pin id="953" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln372 "/>
</bind>
</comp>

<comp id="956" class="1005" name="add_ln378_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="7" slack="0"/>
<pin id="958" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln378_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="icmp_ln378_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln378 "/>
</bind>
</comp>

<comp id="965" class="1005" name="select_ln378_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="3" slack="0"/>
<pin id="967" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln378_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="select_ln380_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="3" slack="0"/>
<pin id="972" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln380_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="patches_parameters_V_addr_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="12" slack="1"/>
<pin id="977" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_V_addr_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="add_ln384_5_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="12" slack="1"/>
<pin id="982" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln384_5 "/>
</bind>
</comp>

<comp id="985" class="1005" name="add_ln382_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="3" slack="0"/>
<pin id="987" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln382 "/>
</bind>
</comp>

<comp id="990" class="1005" name="select_ln380_2_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="6" slack="0"/>
<pin id="992" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln380_2 "/>
</bind>
</comp>

<comp id="995" class="1005" name="i_19_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="1"/>
<pin id="997" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="empty_124_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="7" slack="0"/>
<pin id="1002" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="empty_124 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="empty_128_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="7" slack="0"/>
<pin id="1010" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="empty_128 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="112" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="74" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="133" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="74" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="140" pin="7"/><net_sink comp="140" pin=1"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="74" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="159" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="74" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="166" pin="7"/><net_sink comp="166" pin=1"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="74" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="202"><net_src comp="194" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="212"><net_src comp="206" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="114" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="120" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="114" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="114" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="120" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="206" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="206" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="36" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="360" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="366" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="206" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="206" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="38" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="388" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="413" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="52" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="437" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="217" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="217" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="68" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="228" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="239" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="72" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="239" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="480" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="474" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="228" pin="4"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="46" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="48" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="486" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="511" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="538"><net_src comp="486" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="34" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="550"><net_src comp="540" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="46" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="48" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="574"><net_src comp="250" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="60" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="250" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="84" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="261" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="70" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="272" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="86" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="283" pin="4"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="588" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="582" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="261" pin="4"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="602" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="602" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="40" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="38" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="610" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="88" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="38" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="588" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="90" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="294" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="92" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="652" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="594" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="70" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="664" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="588" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="56" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="294" pin="4"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="664" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="670" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="594" pin="3"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="690" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="631" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="698" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="94" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="56" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="702" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="96" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="98" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="712" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="724" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="648" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="698" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="94" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="56" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="759"><net_src comp="738" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="96" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="756" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="98" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="748" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="760" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="682" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="732" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="774" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="793"><net_src comp="768" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="774" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="682" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="70" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="272" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="100" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="588" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="100" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="801" pin="2"/><net_sink comp="807" pin=2"/></net>

<net id="818"><net_src comp="815" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="823"><net_src comp="203" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="110" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="305" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="60" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="305" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="68" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="305" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="849"><net_src comp="841" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="855"><net_src comp="316" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="60" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="316" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="84" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="316" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="863" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="875"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="880"><net_src comp="323" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="335" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="341" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="893"><net_src comp="345" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="897"><net_src comp="890" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="899"><net_src comp="890" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="903"><net_src comp="351" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="382" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="913"><net_src comp="404" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="919"><net_src comp="428" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="924"><net_src comp="456" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="929"><net_src comp="462" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="934"><net_src comp="468" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="494" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="944"><net_src comp="519" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="949"><net_src comp="133" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="954"><net_src comp="534" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="959"><net_src comp="570" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="964"><net_src comp="576" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="602" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="973"><net_src comp="690" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="978"><net_src comp="159" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="983"><net_src comp="789" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="988"><net_src comp="795" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="993"><net_src comp="807" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="998"><net_src comp="819" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1003"><net_src comp="825" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1011"><net_src comp="851" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="316" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {12 }
	Port: patches_superpoints | {4 9 }
	Port: patches_parameters_V | {7 11 }
 - Input state : 
	Port: delete_patch : n_patches | {}
	Port: delete_patch : n_patches_read | {1 }
	Port: delete_patch : patches_superpoints | {3 4 }
	Port: delete_patch : index | {1 }
	Port: delete_patch : patches_parameters_V | {6 7 }
  - Chain level:
	State 1
		br_ln361 : 1
		icmp_ln361 : 1
		br_ln361 : 2
	State 2
		icmp_ln368 : 1
		br_ln368 : 2
		trunc_ln368 : 1
		add : 2
		zext_ln374 : 3
		tmp : 3
		zext_ln374_1 : 4
		add_ln374 : 5
		zext_ln374_2 : 1
		tmp_s : 1
		zext_ln374_3 : 2
		add_ln374_1 : 3
		tmp_123_cast : 1
		empty_120 : 2
		tmp_125_cast : 1
		tmp_126_cast : 1
		empty_122 : 2
	State 3
		add_ln370_1 : 1
		icmp_ln370 : 1
		br_ln370 : 2
		add_ln370 : 1
		icmp_ln372 : 1
		select_ln370 : 2
		select_ln370_1 : 2
		zext_ln374_4 : 3
		add_ln374_2 : 4
		tmp_128_cast : 5
		zext_ln374_6 : 3
		add_ln374_4 : 6
		zext_ln374_7 : 7
		patches_superpoints_addr_3 : 8
		patches_superpoints_load : 9
		add_ln372 : 3
	State 4
		add_ln374_3 : 1
		tmp_130_cast : 2
		add_ln374_5 : 3
		zext_ln374_8 : 4
		patches_superpoints_addr_4 : 5
		store_ln374 : 6
	State 5
	State 6
		add_ln378_1 : 1
		icmp_ln378 : 1
		br_ln378 : 2
		add_ln378 : 1
		icmp_ln380 : 1
		select_ln378 : 2
		select_ln378_1 : 2
		zext_ln384 : 3
		zext_ln384_1 : 3
		add_ln384 : 4
		tmp_74 : 5
		zext_ln384_2 : 6
		add_ln384_1 : 4
		tmp_75 : 5
		zext_ln380 : 6
		xor_ln378 : 2
		icmp_ln382 : 1
		and_ln378 : 2
		add_ln380 : 3
		or_ln380 : 2
		select_ln380 : 2
		select_ln380_1 : 2
		zext_ln384_3 : 3
		add_ln384_2 : 7
		trunc_ln384 : 8
		p_shl4_cast : 9
		trunc_ln384_1 : 8
		p_shl5_cast : 9
		sub_ln384 : 10
		add_ln384_3 : 7
		trunc_ln384_2 : 8
		p_shl2_cast : 9
		trunc_ln384_3 : 8
		p_shl3_cast : 9
		sub_ln384_1 : 10
		zext_ln384_4 : 3
		add_ln384_4 : 11
		zext_ln384_5 : 12
		patches_parameters_V_addr_1 : 13
		add_ln384_5 : 11
		patches_parameters_V_load : 14
		add_ln382 : 3
		add_ln380_1 : 1
		select_ln380_2 : 2
	State 7
		patches_parameters_V_addr_2 : 1
		store_ln384 : 2
	State 8
	State 9
		empty_124 : 1
		exitcond2110 : 1
		br_ln0 : 2
		p_cast53 : 1
		empty_126 : 2
		p_cast : 3
		patches_superpoints_addr : 4
		store_ln0 : 5
	State 10
	State 11
		empty_128 : 1
		exitcond9 : 1
		br_ln0 : 2
		p_cast55 : 1
		empty_130 : 2
		p_cast56 : 3
		patches_parameters_V_addr : 4
		store_ln0 : 5
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          sub_fu_345          |    0    |    15   |
|          |          add_fu_360          |    0    |    12   |
|          |       add_ln374_fu_382       |    0    |    14   |
|          |      add_ln374_1_fu_404      |    0    |    17   |
|          |       empty_120_fu_428       |    0    |    19   |
|          |      add_ln370_1_fu_462      |    0    |    14   |
|          |       add_ln370_fu_474       |    0    |    10   |
|          |      add_ln374_2_fu_506      |    0    |    15   |
|          |      add_ln374_4_fu_523      |    0    |    19   |
|          |       add_ln372_fu_534       |    0    |    12   |
|          |      add_ln374_3_fu_546      |    0    |    15   |
|          |      add_ln374_5_fu_560      |    0    |    19   |
|          |      add_ln378_1_fu_570      |    0    |    14   |
|    add   |       add_ln378_fu_582       |    0    |    10   |
|          |       add_ln384_fu_618       |    0    |    15   |
|          |      add_ln384_1_fu_635      |    0    |    18   |
|          |       add_ln380_fu_670       |    0    |    10   |
|          |      add_ln384_2_fu_702      |    0    |    17   |
|          |      add_ln384_3_fu_738      |    0    |    20   |
|          |      add_ln384_4_fu_778      |    0    |    17   |
|          |      add_ln384_5_fu_789      |    0    |    17   |
|          |       add_ln382_fu_795       |    0    |    10   |
|          |      add_ln380_1_fu_801      |    0    |    13   |
|          |          i_19_fu_819         |    0    |    15   |
|          |       empty_124_fu_825       |    0    |    14   |
|          |       empty_126_fu_841       |    0    |    19   |
|          |       empty_128_fu_851       |    0    |    14   |
|          |       empty_130_fu_867       |    0    |    19   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln361_fu_335      |    0    |    11   |
|          |       icmp_ln368_fu_351      |    0    |    11   |
|          |       icmp_ln370_fu_468      |    0    |    10   |
|          |       icmp_ln372_fu_480      |    0    |    9    |
|   icmp   |       icmp_ln378_fu_576      |    0    |    10   |
|          |       icmp_ln380_fu_588      |    0    |    10   |
|          |       icmp_ln382_fu_658      |    0    |    8    |
|          |      exitcond2110_fu_831     |    0    |    10   |
|          |       exitcond9_fu_857       |    0    |    10   |
|----------|------------------------------|---------|---------|
|          |       empty_122_fu_456       |    0    |    19   |
|    sub   |       sub_ln384_fu_732       |    0    |    17   |
|          |      sub_ln384_1_fu_768      |    0    |    17   |
|----------|------------------------------|---------|---------|
|          |      select_ln370_fu_486     |    0    |    5    |
|          |     select_ln370_1_fu_494    |    0    |    3    |
|          |      select_ln378_fu_594     |    0    |    3    |
|  select  |     select_ln378_1_fu_602    |    0    |    3    |
|          |      select_ln380_fu_682     |    0    |    3    |
|          |     select_ln380_1_fu_690    |    0    |    3    |
|          |     select_ln380_2_fu_807    |    0    |    6    |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln378_fu_652       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |       and_ln378_fu_664       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln380_fu_676       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |    index_read_read_fu_114    |    0    |    0    |
|          | n_patches_read93_read_fu_120 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln401_write_fu_126   |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_73_fu_323        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln361_fu_331      |    0    |    0    |
|          |       zext_ln374_fu_366      |    0    |    0    |
|          |      zext_ln374_1_fu_378     |    0    |    0    |
|          |      zext_ln374_2_fu_388     |    0    |    0    |
|          |      zext_ln374_3_fu_400     |    0    |    0    |
|          |      tmp_126_cast_fu_452     |    0    |    0    |
|          |      zext_ln374_4_fu_502     |    0    |    0    |
|          |      zext_ln374_6_fu_519     |    0    |    0    |
|          |      zext_ln374_7_fu_529     |    0    |    0    |
|          |      zext_ln374_5_fu_543     |    0    |    0    |
|          |      zext_ln374_8_fu_565     |    0    |    0    |
|   zext   |       zext_ln384_fu_610      |    0    |    0    |
|          |      zext_ln384_1_fu_614     |    0    |    0    |
|          |      zext_ln384_2_fu_631     |    0    |    0    |
|          |       zext_ln380_fu_648      |    0    |    0    |
|          |      zext_ln384_3_fu_698     |    0    |    0    |
|          |      zext_ln384_4_fu_774     |    0    |    0    |
|          |      zext_ln384_5_fu_784     |    0    |    0    |
|          |      zext_ln384_6_fu_815     |    0    |    0    |
|          |        p_cast53_fu_837       |    0    |    0    |
|          |         p_cast_fu_846        |    0    |    0    |
|          |        p_cast55_fu_863       |    0    |    0    |
|          |        p_cast56_fu_872       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |           i_fu_341           |    0    |    0    |
|          |      trunc_ln368_fu_356      |    0    |    0    |
|          |       empty_119_fu_410       |    0    |    0    |
|          |       empty_121_fu_434       |    0    |    0    |
|   trunc  |      trunc_ln374_fu_540      |    0    |    0    |
|          |      trunc_ln384_fu_708      |    0    |    0    |
|          |     trunc_ln384_1_fu_720     |    0    |    0    |
|          |     trunc_ln384_2_fu_744     |    0    |    0    |
|          |     trunc_ln384_3_fu_756     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_370          |    0    |    0    |
|          |         tmp_s_fu_392         |    0    |    0    |
|          |      tmp_123_cast_fu_413     |    0    |    0    |
|          |         tmp_46_fu_421        |    0    |    0    |
|          |      tmp_125_cast_fu_437     |    0    |    0    |
|          |         tmp_47_fu_445        |    0    |    0    |
|bitconcatenate|      tmp_128_cast_fu_511     |    0    |    0    |
|          |      tmp_130_cast_fu_552     |    0    |    0    |
|          |         tmp_74_fu_623        |    0    |    0    |
|          |         tmp_75_fu_640        |    0    |    0    |
|          |      p_shl4_cast_fu_712      |    0    |    0    |
|          |      p_shl5_cast_fu_724      |    0    |    0    |
|          |      p_shl2_cast_fu_748      |    0    |    0    |
|          |      p_shl3_cast_fu_760      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   597   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|            a_1_reg_257            |    3   |
|             a_reg_224             |    3   |
|        add_ln370_1_reg_926        |    7   |
|         add_ln372_reg_951         |    5   |
|        add_ln374_1_reg_910        |   11   |
|         add_ln374_reg_904         |    8   |
|        add_ln378_1_reg_956        |    7   |
|         add_ln382_reg_985         |    3   |
|        add_ln384_5_reg_980        |   12   |
|            b_5_reg_279            |    3   |
|             b_reg_235             |    5   |
|             c_reg_290             |    3   |
|         empty_120_reg_916         |   12   |
|         empty_122_reg_921         |   12   |
|         empty_123_reg_301         |    7   |
|         empty_124_reg_1000        |    7   |
|         empty_127_reg_312         |    7   |
|         empty_128_reg_1008        |    7   |
|            i_18_reg_203           |    8   |
|            i_19_reg_995           |    8   |
|             i_reg_885             |    8   |
|         icmp_ln361_reg_881        |    1   |
|         icmp_ln368_reg_900        |    1   |
|         icmp_ln370_reg_931        |    1   |
|         icmp_ln378_reg_961        |    1   |
|      indvar_flatten21_reg_246     |    7   |
|      indvar_flatten7_reg_268      |    6   |
|       indvar_flatten_reg_213      |    7   |
|patches_parameters_V_addr_1_reg_975|   12   |
| patches_superpoints_addr_3_reg_946|   12   |
|       select_ln370_1_reg_935      |    3   |
|       select_ln378_1_reg_965      |    3   |
|       select_ln380_1_reg_970      |    3   |
|       select_ln380_2_reg_990      |    6   |
|            sub_reg_890            |    8   |
|           tmp_73_reg_877          |    1   |
|        zext_ln374_6_reg_941       |   12   |
+-----------------------------------+--------+
|               Total               |   230  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_140 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_140 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_166 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_166 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||  2.322  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   597  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   230  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   230  |   651  |
+-----------+--------+--------+--------+
