#ifndef FREE_COUNTER_H_
#define FREE_COUNTER_H_

#include "xil_types.h"

/*
 * Reads register 0 of the free_counter AXI4-Lite IP: a value that
 * increments on its own inside the FPGA fabric, once per second
 * (see CLK_FREQ_HZ in free_counter_slave_lite_v1_0_S00_AXI.v).
 */
u32 FreeCounter_Read(u32 baseAddr);

#endif /* FREE_COUNTER_H_ */
