// Seed: 3416194205
`define pp_1 0
module module_0 ();
  logic id_2;
  assign id_1 = id_1;
endmodule
module module_1 (
    input id_1,
    output id_4,
    input logic id_5,
    output logic id_6
    , id_7,
    output id_8,
    input id_9,
    output id_11,
    input logic id_12,
    input id_13,
    output logic id_14,
    input logic id_15,
    output logic id_16,
    output id_17
);
  type_26 id_18 (
      1,
      id_12,
      1'd0
  );
  always id_12 = 1;
  logic id_19;
endmodule
module module_2 #(
    parameter id_15 = 32'd95,
    parameter id_9  = 32'd70
) (
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output logic _id_9,
    input logic id_10,
    input id_11,
    output id_12,
    input logic id_13,
    output id_14
    , _id_15,
    output logic id_16,
    output id_17,
    output id_18,
    input logic id_19
);
  initial begin
    for (id_2 = id_8; id_1[id_15 : id_9]; id_1 = 1'b0) id_2 <= id_8 & 1'b0;
  end
  assign id_14.id_15 = 1'b0 - id_12;
endmodule
