vhdl xil_defaultlib  \
"../../../bd/Zynq_PS/ip/Zynq_PS_axi_gpio_0_0/sim/Zynq_PS_axi_gpio_0_0.vhd" \
"../../../bd/Zynq_PS/ip/Zynq_PS_axi_smc_0/bd_0/ip/ip_1/sim/bd_d3c9_psr_aclk_0.vhd" \
"../../../bd/Zynq_PS/ip/Zynq_PS_rst_ps7_0_100M_0/sim/Zynq_PS_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
