# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project3D.srcs/sources_1/imports/bridge" \
"../../../../project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/sim/bd_3914_lmb_bram_I_0.v" \
"../../../../project3D.srcs/sources_1/ip/cpu/bd_0/sim/bd_3914.v" \
"../../../../project3D.srcs/sources_1/ip/cpu/sim/cpu.v" \

sv xil_defaultlib  --include "../../../../project3D.srcs/sources_1/imports/bridge" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/baud_gen.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpi.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpo.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_mcs_bridge.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/chu_mmio_controller.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/chu_spi_core.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_timer.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/chu_uart.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/reg_file.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_rx.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_tx.sv" \
"../../../../project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/hdl/sys/top/mcs_top_vanilla.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
