// Seed: 3335127166
module module_0 (
    output wand id_0,
    input  wand id_1,
    input  wire id_2,
    input  tri  id_3,
    input  wand id_4,
    input  wand id_5,
    input  tri0 id_6,
    output wire id_7,
    input  wor  id_8
);
  assign id_7 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    output wire id_8,
    input supply1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input wand id_13,
    output logic id_14,
    input tri1 id_15,
    output supply0 id_16
);
  assign id_14 = 1;
  module_0(
      id_16, id_11, id_3, id_5, id_1, id_5, id_13, id_7, id_2
  );
  assign id_8 = id_9;
  logic [7:0] id_18;
  always @(id_4 or posedge 1) id_14 <= 1;
  tri id_19 = 1 * 1'b0 - id_18[1&1'b0];
endmodule
