PROJECT: lattice_pll_phy
		working_path: "O:/fpga/lattice/claritydesigner/lattice_pll_phy/syn_results"
		module: lattice_pll_phy
		verilog_file_list: "C:/Programme2/Lattice/Diamond/cae_library/synthesis/verilog/ecp5u.v" "C:/Programme2/Lattice/Diamond/cae_library/synthesis/verilog/pmi_def.v" "O:/fpga/lattice/claritydesigner/lattice_pll_phy/lattice_pll_phy.v"
		vlog_std_v2001: true
		constraint_file_name: "O:/fpga/lattice/claritydesigner/lattice_pll_phy/lattice_pll_phy.fdc"
		suffix_name: edn
		output_file_name: lattice_pll_phy
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5U-25F
		speed_grade: 6
		
