cacheL1(512,4,4,4,wt)
cacheL2(1024,4,4,8,wt)
cacheL2(4096,4,4,16,wt)
cacheL2(4096,4,4,16,wt)

.ORG 16
loop : addi r1 , r2 , 4
test: addi r4 , r1 , 20
loop : sw r1 , r5 , 20
test: div r1 , r3 , r2