
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 343.277 ; gain = 93.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/MipsCPU.v:2]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/clk_gen.v:1]
	Parameter CNT bound to: 16'b0001001110001000 
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/Debounce.v:1]
	Parameter NUMBER bound to: 24'b100110001001011010000000 
	Parameter NBITS bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/Debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/InstructionMemory2.v:2]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/InstructionMemory2.v:2]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/Control.v:2]
INFO: [Synth 8-256] done synthesizing module 'Control' (4#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/Control.v:2]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/ALUControl.v:2]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (5#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/ALUControl.v:2]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/RegisterFile.v:2]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/RegisterFile.v:2]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/ALU.v:2]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/ALU.v:2]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/DataMemory.v:2]
	Parameter RAM_SIZE bound to: 256 - type: integer 
	Parameter RAM_SIZE_BIT bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (8#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/DataMemory.v:2]
INFO: [Synth 8-638] synthesizing module 'count4' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/count8.v:1]
INFO: [Synth 8-256] done synthesizing module 'count4' (9#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/count8.v:1]
INFO: [Synth 8-638] synthesizing module 'multichoice' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/multichoice.v:1]
INFO: [Synth 8-256] done synthesizing module 'multichoice' (10#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/multichoice.v:1]
INFO: [Synth 8-638] synthesizing module 'BCD7' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/BCD7.v:1]
INFO: [Synth 8-256] done synthesizing module 'BCD7' (11#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/BCD7.v:1]
INFO: [Synth 8-256] done synthesizing module 'CPU' (12#1) [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/MipsCPU.v:2]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design ALU has unconnected port sign
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 398.387 ; gain = 149.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 398.387 ; gain = 149.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/constrs_1/new/1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/constrs_1/new/1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 724.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.785 ; gain = 475.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.785 ; gain = 475.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.785 ; gain = 475.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_10K0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_o_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/Debounce.v:25]
INFO: [Synth 8-5546] ROM "Instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExtOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LuOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_data_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'out_reg' in module 'count4'
WARNING: [Synth 8-327] inferring latch for variable 'ct_reg' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/ALUControl.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'sign_reg' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/ALUControl.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/imports/single-cycle/ALU.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/multichoice.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 724.785 ; gain = 475.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 288   
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 2     
	  14 Input      5 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 300   
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 2     
	  14 Input      5 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 256   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
Module count4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module multichoice 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mydebounce/count_reg was removed.  [C:/Users/22253/Desktop/huibian/project_single2/project_single2.srcs/sources_1/new/Debounce.v:25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design ALU has unconnected port sign
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][31]' (FDCE) to 'Reg1/RF_data_reg[20][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][31] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][30]' (FDCE) to 'Reg1/RF_data_reg[20][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][30] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][29]' (FDCE) to 'Reg1/RF_data_reg[20][29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][29] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][28]' (FDCE) to 'Reg1/RF_data_reg[20][28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][28] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][27]' (FDCE) to 'Reg1/RF_data_reg[20][27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][27] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][26]' (FDCE) to 'Reg1/RF_data_reg[20][26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][26] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][25]' (FDCE) to 'Reg1/RF_data_reg[20][25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][25] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][24]' (FDCE) to 'Reg1/RF_data_reg[20][24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][24] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][23]' (FDCE) to 'Reg1/RF_data_reg[20][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][23] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][22]' (FDCE) to 'Reg1/RF_data_reg[20][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][22] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][21]' (FDCE) to 'Reg1/RF_data_reg[20][21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][21] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][20]' (FDCE) to 'Reg1/RF_data_reg[20][20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][20] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][19]' (FDCE) to 'Reg1/RF_data_reg[20][19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][19] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][18]' (FDCE) to 'Reg1/RF_data_reg[20][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][18] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][17]' (FDCE) to 'Reg1/RF_data_reg[20][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][17] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][16]' (FDCE) to 'Reg1/RF_data_reg[20][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][16] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][15]' (FDCE) to 'Reg1/RF_data_reg[20][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][15] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][14]' (FDCE) to 'Reg1/RF_data_reg[20][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][14] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][13]' (FDCE) to 'Reg1/RF_data_reg[20][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][13] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][12]' (FDCE) to 'Reg1/RF_data_reg[20][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][12] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][11]' (FDCE) to 'Reg1/RF_data_reg[20][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][11] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][10]' (FDCE) to 'Reg1/RF_data_reg[20][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][10] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][9]' (FDCE) to 'Reg1/RF_data_reg[20][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][9] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][8]' (FDCE) to 'Reg1/RF_data_reg[20][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][8] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][7]' (FDCE) to 'Reg1/RF_data_reg[20][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][7] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][6]' (FDCE) to 'Reg1/RF_data_reg[20][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][6] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][5]' (FDCE) to 'Reg1/RF_data_reg[20][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][5] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][4]' (FDCE) to 'Reg1/RF_data_reg[20][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][4] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][3]' (FDCE) to 'Reg1/RF_data_reg[20][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][3] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][2]' (FDCE) to 'Reg1/RF_data_reg[20][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][2] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][1]' (FDCE) to 'Reg1/RF_data_reg[20][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][1] )
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[22][0]' (FDCE) to 'Reg1/RF_data_reg[20][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\RF_data_reg[20][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\control2/ct_reg[4] )
WARNING: [Synth 8-3332] Sequential element (control2/ct_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (control2/sign_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][31]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][30]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][29]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][28]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][27]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][26]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][25]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][24]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][23]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][22]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][21]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][20]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][19]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][18]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][17]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][16]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][15]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][14]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][13]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][12]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][11]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][10]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][9]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][8]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][7]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][6]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][5]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][4]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][3]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][2]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][1]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (RF_data_reg[20][0]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (mychoice/out_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (mychoice/out_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (mychoice/out_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (mychoice/out_reg[0]) is unused and will be removed from module CPU.
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][31]' (FDCE) to 'Reg1/RF_data_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][31]' (FDCE) to 'Reg1/RF_data_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][31]' (FDCE) to 'Reg1/RF_data_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][31]' (FDCE) to 'Reg1/RF_data_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][31]' (FDCE) to 'Reg1/RF_data_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][30]' (FDCE) to 'Reg1/RF_data_reg[15][30]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][30]' (FDCE) to 'Reg1/RF_data_reg[13][30]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][30]' (FDCE) to 'Reg1/RF_data_reg[11][30]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][30]' (FDCE) to 'Reg1/RF_data_reg[9][30]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][30]' (FDCE) to 'Reg1/RF_data_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][29]' (FDCE) to 'Reg1/RF_data_reg[15][29]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][29]' (FDCE) to 'Reg1/RF_data_reg[13][29]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][29]' (FDCE) to 'Reg1/RF_data_reg[11][29]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][29]' (FDCE) to 'Reg1/RF_data_reg[9][29]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][29]' (FDCE) to 'Reg1/RF_data_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][28]' (FDCE) to 'Reg1/RF_data_reg[15][28]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][28]' (FDCE) to 'Reg1/RF_data_reg[13][28]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][28]' (FDCE) to 'Reg1/RF_data_reg[11][28]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][28]' (FDCE) to 'Reg1/RF_data_reg[9][28]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][28]' (FDCE) to 'Reg1/RF_data_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][27]' (FDCE) to 'Reg1/RF_data_reg[15][27]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][27]' (FDCE) to 'Reg1/RF_data_reg[13][27]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][27]' (FDCE) to 'Reg1/RF_data_reg[11][27]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][27]' (FDCE) to 'Reg1/RF_data_reg[9][27]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][27]' (FDCE) to 'Reg1/RF_data_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][26]' (FDCE) to 'Reg1/RF_data_reg[15][26]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][26]' (FDCE) to 'Reg1/RF_data_reg[13][26]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][26]' (FDCE) to 'Reg1/RF_data_reg[11][26]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][26]' (FDCE) to 'Reg1/RF_data_reg[9][26]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][26]' (FDCE) to 'Reg1/RF_data_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][25]' (FDCE) to 'Reg1/RF_data_reg[15][25]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][25]' (FDCE) to 'Reg1/RF_data_reg[13][25]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][25]' (FDCE) to 'Reg1/RF_data_reg[11][25]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][25]' (FDCE) to 'Reg1/RF_data_reg[9][25]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][25]' (FDCE) to 'Reg1/RF_data_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][24]' (FDCE) to 'Reg1/RF_data_reg[15][24]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][24]' (FDCE) to 'Reg1/RF_data_reg[13][24]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][24]' (FDCE) to 'Reg1/RF_data_reg[11][24]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][24]' (FDCE) to 'Reg1/RF_data_reg[9][24]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][24]' (FDCE) to 'Reg1/RF_data_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][23]' (FDCE) to 'Reg1/RF_data_reg[15][23]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][23]' (FDCE) to 'Reg1/RF_data_reg[13][23]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][23]' (FDCE) to 'Reg1/RF_data_reg[11][23]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][23]' (FDCE) to 'Reg1/RF_data_reg[9][23]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][23]' (FDCE) to 'Reg1/RF_data_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][22]' (FDCE) to 'Reg1/RF_data_reg[15][22]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][22]' (FDCE) to 'Reg1/RF_data_reg[13][22]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][22]' (FDCE) to 'Reg1/RF_data_reg[11][22]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][22]' (FDCE) to 'Reg1/RF_data_reg[9][22]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][22]' (FDCE) to 'Reg1/RF_data_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][21]' (FDCE) to 'Reg1/RF_data_reg[15][21]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][21]' (FDCE) to 'Reg1/RF_data_reg[13][21]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][21]' (FDCE) to 'Reg1/RF_data_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][21]' (FDCE) to 'Reg1/RF_data_reg[9][21]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][21]' (FDCE) to 'Reg1/RF_data_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][20]' (FDCE) to 'Reg1/RF_data_reg[15][20]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][20]' (FDCE) to 'Reg1/RF_data_reg[13][20]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][20]' (FDCE) to 'Reg1/RF_data_reg[11][20]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][20]' (FDCE) to 'Reg1/RF_data_reg[9][20]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][20]' (FDCE) to 'Reg1/RF_data_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][19]' (FDCE) to 'Reg1/RF_data_reg[15][19]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][19]' (FDCE) to 'Reg1/RF_data_reg[13][19]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][19]' (FDCE) to 'Reg1/RF_data_reg[11][19]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[24][19]' (FDCE) to 'Reg1/RF_data_reg[9][19]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[16][19]' (FDCE) to 'Reg1/RF_data_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[30][18]' (FDCE) to 'Reg1/RF_data_reg[15][18]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[28][18]' (FDCE) to 'Reg1/RF_data_reg[13][18]'
INFO: [Synth 8-3886] merging instance 'Reg1/RF_data_reg[26][18]' (FDCE) to 'Reg1/RF_data_reg[11][18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg1/RF_data_reg[11][7] )
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[11][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg1/RF_data_reg[3][31]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    46|
|3     |LUT1   |     4|
|4     |LUT2   |    60|
|5     |LUT3   |   181|
|6     |LUT4   |   574|
|7     |LUT5   |   208|
|8     |LUT6   |  3179|
|9     |MUXF7  |  1281|
|10    |MUXF8  |   548|
|11    |FDCE   |  8726|
|12    |FDPE   |     1|
|13    |FDRE   |    28|
|14    |LD     |    69|
|15    |LDC    |     2|
|16    |LDP    |     2|
|17    |IBUF   |     5|
|18    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             | 14936|
|2     |  ALU1       |ALU          |   465|
|3     |  Mem        |DataMemory   | 11941|
|4     |  Reg1       |RegisterFile |  2176|
|5     |  control2   |ALUControl   |   191|
|6     |  myclk      |clk_gen      |    42|
|7     |  mycount    |count4       |    13|
|8     |  mydebounce |debounce     |    47|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 809.539 ; gain = 560.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 809.539 ; gain = 233.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 809.539 ; gain = 560.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1953 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  LD => LDCE: 69 instances
  LDC => LDCE: 2 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
305 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 809.539 ; gain = 572.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/22253/Desktop/huibian/project_single2/project_single2.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 809.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 19 18:38:12 2022...
