// Seed: 1794739190
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  localparam id_4 = 1 == 1;
  wire id_5;
  wire id_6;
  ;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    output uwire id_3,
    input supply0 id_4,
    input wand id_5,
    output logic id_6
);
  always @(posedge -1) begin : LABEL_0
    id_6 <= -1;
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_15 = 32'd23
) (
    input tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    output wire id_3,
    output wor id_4,
    input wire id_5,
    output tri0 id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    input supply1 id_11,
    input wand id_12,
    output wor id_13,
    input wor id_14,
    input uwire _id_15
);
  logic [7:0] id_17;
  assign id_17[id_15] = id_15;
  wire id_18;
  ;
  always @(posedge id_18) begin : LABEL_0
    id_19(1 ^ -1, 1);
  end
  wire id_20;
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
