{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572010552356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572010552357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 10:35:52 2019 " "Processing started: Fri Oct 25 10:35:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572010552357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572010552357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FluxoDeDados -c FluxoDeDados " "Command: quartus_map --read_settings_files=on --write_settings_files=off FluxoDeDados -c FluxoDeDados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572010552357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572010552494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572010552494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM_MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-initFileROM " "Found design unit 1: ROM-initFileROM" {  } { { "ROM_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/ROM_MIPS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561475 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/ROM_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572010561475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ULA_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/ULA_MIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561476 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/ULA_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572010561476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BancoRegistradores_MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BancoRegistradores_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-comportamento " "Found design unit 1: BancoRegistradores-comportamento" {  } { { "BancoRegistradores_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/BancoRegistradores_MIPS.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561476 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/BancoRegistradores_MIPS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572010561476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Somador_MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Somador_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-comportamento " "Found design unit 1: Somador-comportamento" {  } { { "Somador_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/Somador_MIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561477 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/Somador_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572010561477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter_MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProgramCounter_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-comportamento " "Found design unit 1: ProgramCounter-comportamento" {  } { { "ProgramCounter_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/ProgramCounter_MIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561477 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/ProgramCounter_MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572010561477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FluxoDeDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FluxoDeDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLuxoDeDados-Behavioral " "Found design unit 1: FLuxoDeDados-Behavioral" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561478 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDeDados " "Found entity 1: FluxoDeDados" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572010561478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572010561478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FluxoDeDados " "Elaborating entity \"FluxoDeDados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572010561516 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR FluxoDeDados.vhd(22) " "VHDL Signal Declaration warning at FluxoDeDados.vhd(22): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572010561517 "|FluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG FluxoDeDados.vhd(23) " "VHDL Signal Declaration warning at FluxoDeDados.vhd(23): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572010561517 "|FluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_somador FluxoDeDados.vhd(32) " "VHDL Signal Declaration warning at FluxoDeDados.vhd(32): used implicit default value for signal \"saida_somador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572010561517 "|FluxoDeDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "FluxoDeDados.vhd" "ULA1" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572010561524 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outO ULA_MIPS.vhd(13) " "VHDL Signal Declaration warning at ULA_MIPS.vhd(13): used implicit default value for signal \"outO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/ULA_MIPS.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572010561525 "|FluxoDeDados|ULA:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:BR1 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:BR1\"" {  } { { "FluxoDeDados.vhd" "BR1" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572010561527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM1\"" {  } { { "FluxoDeDados.vhd" "ROM1" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572010561533 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content ROM_MIPS.vhd(23) " "VHDL Signal Declaration warning at ROM_MIPS.vhd(23): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROM_MIPS.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/ROM_MIPS.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572010561534 "|FluxoDeDados|ROM:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC1\"" {  } { { "FluxoDeDados.vhd" "PC1" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572010561536 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ROM:ROM1\|content " "RAM logic \"ROM:ROM1\|content\" is uninferred due to asynchronous read logic" {  } { { "ROM_MIPS.vhd" "content" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/ROM_MIPS.vhd" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572010561726 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1572010561726 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "initROM.mif 0 " "Width of data items in \"initROM.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "/home/lucasv/intelFPGA_lite/17.1/MIPS/initROM.mif" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/initROM.mif" 20 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1572010561727 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "254 256 0 1 1 " "254 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "2 255 " "Addresses ranging from 2 to 255 are not initialized" {  } { { "/home/lucasv/intelFPGA_lite/17.1/MIPS/initROM.mif" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/initROM.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1572010561727 ""}  } { { "/home/lucasv/intelFPGA_lite/17.1/MIPS/initROM.mif" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/initROM.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1572010561727 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 256 /home/lucasv/intelFPGA_lite/17.1/MIPS/initROM.mif " "Memory depth (32) in the design file differs from memory depth (256) in the Memory Initialization File \"/home/lucasv/intelFPGA_lite/17.1/MIPS/initROM.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1572010561727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opCode\[0\] GND " "Pin \"opCode\[0\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|opCode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCode\[1\] GND " "Pin \"opCode\[1\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|opCode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCode\[2\] GND " "Pin \"opCode\[2\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|opCode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCode\[3\] GND " "Pin \"opCode\[3\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|opCode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCode\[4\] GND " "Pin \"opCode\[4\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|opCode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCode\[5\] GND " "Pin \"opCode\[5\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|opCode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572010561932 "|FluxoDeDados|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572010561932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572010562014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572010562014 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572010562044 "|FluxoDeDados|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inPC " "No output dependent on input pin \"inPC\"" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572010562044 "|FluxoDeDados|inPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operationULA\[0\] " "No output dependent on input pin \"operationULA\[0\]\"" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572010562044 "|FluxoDeDados|operationULA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operationULA\[1\] " "No output dependent on input pin \"operationULA\[1\]\"" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572010562044 "|FluxoDeDados|operationULA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operationULA\[2\] " "No output dependent on input pin \"operationULA\[2\]\"" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572010562044 "|FluxoDeDados|operationULA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operationULA\[3\] " "No output dependent on input pin \"operationULA\[3\]\"" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572010562044 "|FluxoDeDados|operationULA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operationULA\[4\] " "No output dependent on input pin \"operationULA\[4\]\"" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572010562044 "|FluxoDeDados|operationULA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operationULA\[5\] " "No output dependent on input pin \"operationULA\[5\]\"" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572010562044 "|FluxoDeDados|operationULA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enableWriteBR " "No output dependent on input pin \"enableWriteBR\"" {  } { { "FluxoDeDados.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/MIPS/FluxoDeDados.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572010562044 "|FluxoDeDados|enableWriteBR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572010562044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572010562045 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572010562045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572010562045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572010562051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 10:36:02 2019 " "Processing ended: Fri Oct 25 10:36:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572010562051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572010562051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572010562051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572010562051 ""}
