
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ece0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000069c  0800ef80  0800ef80  0000ff80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f61c  0800f61c  0001061c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f624  0800f624  00010624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f628  0800f628  00010628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000208  24000000  0800f62c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000494  24000208  0800f834  00011208  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400069c  0800f834  0001169c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00011208  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013e66  00000000  00000000  00011236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002b37  00000000  00000000  0002509c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000cd0  00000000  00000000  00027bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000009c0  00000000  00000000  000288a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038193  00000000  00000000  00029268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000145c2  00000000  00000000  000613fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015bf10  00000000  00000000  000759bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d18cd  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000048ec  00000000  00000000  001d1910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000054  00000000  00000000  001d61fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000208 	.word	0x24000208
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ef68 	.word	0x0800ef68

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400020c 	.word	0x2400020c
 80002dc:	0800ef68 	.word	0x0800ef68

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <MX_DMA_Init>:
/* USER CODE END 1 */

/**
 * Enable DMA controller clock
 */
void MX_DMA_Init(void) {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000aaa:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <MX_DMA_Init+0x5c>)
 8000aac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ab0:	4a13      	ldr	r2, [pc, #76]	@ (8000b00 <MX_DMA_Init+0x5c>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <MX_DMA_Init+0x5c>)
 8000abc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ac0:	f003 0301 	and.w	r3, r3, #1
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2100      	movs	r1, #0
 8000acc:	200b      	movs	r0, #11
 8000ace:	f001 fc78 	bl	80023c2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000ad2:	200b      	movs	r0, #11
 8000ad4:	f001 fc8f 	bl	80023f6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2100      	movs	r1, #0
 8000adc:	200c      	movs	r0, #12
 8000ade:	f001 fc70 	bl	80023c2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ae2:	200c      	movs	r0, #12
 8000ae4:	f001 fc87 	bl	80023f6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2100      	movs	r1, #0
 8000aec:	200d      	movs	r0, #13
 8000aee:	f001 fc68 	bl	80023c2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000af2:	200d      	movs	r0, #13
 8000af4:	f001 fc7f 	bl	80023f6 <HAL_NVIC_EnableIRQ>

}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	58024400 	.word	0x58024400

08000b04 <update_crc>:

// --- CRC-16 & Checksum 계산 유틸리티 ---

// Protocol 2.0용 CRC-16 계산 (Look-up Table 방식)
unsigned short update_crc(unsigned short crc_accum, unsigned char *data_blk_ptr,
		unsigned short data_blk_size) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000b10:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000b14:	6019      	str	r1, [r3, #0]
 8000b16:	4611      	mov	r1, r2
 8000b18:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000b1c:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8000b20:	4602      	mov	r2, r0
 8000b22:	801a      	strh	r2, [r3, #0]
 8000b24:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000b28:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000b2c:	460a      	mov	r2, r1
 8000b2e:	801a      	strh	r2, [r3, #0]
	unsigned short i, j;
	unsigned short crc_table[256] = { 0x0000, 0x8005, 0x800F, 0x000A, 0x801B,
 8000b30:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000b34:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000b38:	4a28      	ldr	r2, [pc, #160]	@ (8000bdc <update_crc+0xd8>)
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	4611      	mov	r1, r2
 8000b3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b42:	461a      	mov	r2, r3
 8000b44:	f00a fb67 	bl	800b216 <memcpy>
			0x825D, 0x8257, 0x0252, 0x0270, 0x8275, 0x827F, 0x027A, 0x826B,
			0x026E, 0x0264, 0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B,
			0x023E, 0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208,
			0x820D, 0x8207, 0x0202 };

	for (j = 0; j < data_blk_size; j++) {
 8000b48:	2300      	movs	r3, #0
 8000b4a:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
 8000b4e:	e031      	b.n	8000bb4 <update_crc+0xb0>
		i = ((unsigned short) (crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 8000b50:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000b54:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8000b58:	881b      	ldrh	r3, [r3, #0]
 8000b5a:	0a1b      	lsrs	r3, r3, #8
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	f8b7 220e 	ldrh.w	r2, [r7, #526]	@ 0x20e
 8000b62:	f507 7104 	add.w	r1, r7, #528	@ 0x210
 8000b66:	f5a1 7104 	sub.w	r1, r1, #528	@ 0x210
 8000b6a:	6809      	ldr	r1, [r1, #0]
 8000b6c:	440a      	add	r2, r1
 8000b6e:	7812      	ldrb	r2, [r2, #0]
 8000b70:	4053      	eors	r3, r2
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	f8a7 320c 	strh.w	r3, [r7, #524]	@ 0x20c
		crc_accum = (crc_accum << 8) ^ crc_table[i];
 8000b7a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000b7e:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8000b82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b86:	021b      	lsls	r3, r3, #8
 8000b88:	b21a      	sxth	r2, r3
 8000b8a:	f8b7 120c 	ldrh.w	r1, [r7, #524]	@ 0x20c
 8000b8e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000b92:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000b96:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8000b9a:	b21b      	sxth	r3, r3
 8000b9c:	4053      	eors	r3, r2
 8000b9e:	b21a      	sxth	r2, r3
 8000ba0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000ba4:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8000ba8:	801a      	strh	r2, [r3, #0]
	for (j = 0; j < data_blk_size; j++) {
 8000baa:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8000bae:	3301      	adds	r3, #1
 8000bb0:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
 8000bb4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000bb8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000bbc:	f8b7 220e 	ldrh.w	r2, [r7, #526]	@ 0x20e
 8000bc0:	881b      	ldrh	r3, [r3, #0]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d3c4      	bcc.n	8000b50 <update_crc+0x4c>
	}
	return crc_accum;
 8000bc6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000bca:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8000bce:	881b      	ldrh	r3, [r3, #0]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	0800ef80 	.word	0x0800ef80

08000be0 <calculate_checksum_1_0>:

// Protocol 1.0용 Checksum 계산
uint8_t calculate_checksum_1_0(uint8_t *data, uint16_t length) {
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	807b      	strh	r3, [r7, #2]
	uint32_t checksum = 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 2; i < length; i++) {
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	817b      	strh	r3, [r7, #10]
 8000bf4:	e00a      	b.n	8000c0c <calculate_checksum_1_0+0x2c>
		checksum += data[i];
 8000bf6:	897b      	ldrh	r3, [r7, #10]
 8000bf8:	687a      	ldr	r2, [r7, #4]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	4413      	add	r3, r2
 8000c04:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 2; i < length; i++) {
 8000c06:	897b      	ldrh	r3, [r7, #10]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	817b      	strh	r3, [r7, #10]
 8000c0c:	897a      	ldrh	r2, [r7, #10]
 8000c0e:	887b      	ldrh	r3, [r7, #2]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d3f0      	bcc.n	8000bf6 <calculate_checksum_1_0+0x16>
	}
	return (uint8_t) (~(checksum & 0xFF));
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	43db      	mvns	r3, r3
 8000c1a:	b2db      	uxtb	r3, r3
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <creat_sync_packet_1_0>:

// --- 패킷 구조체 초기화 (Packet Initialization) ---

dxl_sync_write_1_0 creat_sync_packet_1_0(void) {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b094      	sub	sp, #80	@ 0x50
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
	dxl_sync_write_1_0 sw1;
	sw1.header[0] = 0xFF;
 8000c30:	23ff      	movs	r3, #255	@ 0xff
 8000c32:	723b      	strb	r3, [r7, #8]
	sw1.header[1] = 0XFF;
 8000c34:	23ff      	movs	r3, #255	@ 0xff
 8000c36:	727b      	strb	r3, [r7, #9]
	sw1.id = 0xFE;
 8000c38:	23fe      	movs	r3, #254	@ 0xfe
 8000c3a:	72bb      	strb	r3, [r7, #10]
	sw1.inst = 0x83;
 8000c3c:	2383      	movs	r3, #131	@ 0x83
 8000c3e:	733b      	strb	r3, [r7, #12]
	return sw1;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4618      	mov	r0, r3
 8000c44:	f107 0308 	add.w	r3, r7, #8
 8000c48:	2248      	movs	r2, #72	@ 0x48
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	f00a fae3 	bl	800b216 <memcpy>
}
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	3750      	adds	r7, #80	@ 0x50
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <creat_sync_packet_2_0>:
dxl_sync_write_2_0 creat_sync_packet_2_0(void) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b096      	sub	sp, #88	@ 0x58
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	dxl_sync_write_2_0 sw2;
	sw2.header[0] = 0xFF;
 8000c60:	23ff      	movs	r3, #255	@ 0xff
 8000c62:	723b      	strb	r3, [r7, #8]
	sw2.header[1] = 0xFF;
 8000c64:	23ff      	movs	r3, #255	@ 0xff
 8000c66:	727b      	strb	r3, [r7, #9]
	sw2.header[2] = 0xFD;
 8000c68:	23fd      	movs	r3, #253	@ 0xfd
 8000c6a:	72bb      	strb	r3, [r7, #10]
	sw2.reserved = 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	72fb      	strb	r3, [r7, #11]
	sw2.id = 0xFE;
 8000c70:	23fe      	movs	r3, #254	@ 0xfe
 8000c72:	733b      	strb	r3, [r7, #12]
	sw2.inst = 0x83;
 8000c74:	2383      	movs	r3, #131	@ 0x83
 8000c76:	743b      	strb	r3, [r7, #16]
	return sw2;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f107 0308 	add.w	r3, r7, #8
 8000c80:	2250      	movs	r2, #80	@ 0x50
 8000c82:	4619      	mov	r1, r3
 8000c84:	f00a fac7 	bl	800b216 <memcpy>
}
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	3758      	adds	r7, #88	@ 0x58
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <uart_transmit_packet>:

// UART 패킷 전송 및 반이중(Half-Duplex) 방향 제어
// - USART3: 모터 제어 전용 (AX & MX 통합)
void uart_transmit_packet(UART_HandleTypeDef *huart, uint8_t *data,
		uint16_t size) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	80fb      	strh	r3, [r7, #6]
	if (huart->Instance == USART3) {
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a11      	ldr	r2, [pc, #68]	@ (8000ce8 <uart_transmit_packet+0x58>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d11a      	bne.n	8000cde <uart_transmit_packet+0x4e>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // 방향 제어 핀 SET (TX Mode)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cae:	480f      	ldr	r0, [pc, #60]	@ (8000cec <uart_transmit_packet+0x5c>)
 8000cb0:	f004 fc20 	bl	80054f4 <HAL_GPIO_WritePin>
		HAL_UART_Transmit(huart, data, size, 100);
 8000cb4:	88fa      	ldrh	r2, [r7, #6]
 8000cb6:	2364      	movs	r3, #100	@ 0x64
 8000cb8:	68b9      	ldr	r1, [r7, #8]
 8000cba:	68f8      	ldr	r0, [r7, #12]
 8000cbc:	f007 faea 	bl	8008294 <HAL_UART_Transmit>

		// 전송 완료 후 물리 계층 안정화를 위한 지연 (Physical Layer Stability Delay)
		for (volatile int i = 0; i < 200; i++)
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	e002      	b.n	8000ccc <uart_transmit_packet+0x3c>
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	3301      	adds	r3, #1
 8000cca:	617b      	str	r3, [r7, #20]
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	2bc7      	cmp	r3, #199	@ 0xc7
 8000cd0:	ddf9      	ble.n	8000cc6 <uart_transmit_packet+0x36>
			;

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); // 방향 제어 핀 RESET (RX Ready)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cd8:	4804      	ldr	r0, [pc, #16]	@ (8000cec <uart_transmit_packet+0x5c>)
 8000cda:	f004 fc0b 	bl	80054f4 <HAL_GPIO_WritePin>
	}
}
 8000cde:	bf00      	nop
 8000ce0:	3718      	adds	r7, #24
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40004800 	.word	0x40004800
 8000cec:	58020400 	.word	0x58020400

08000cf0 <serialize_sync_write_1_0>:

// --- 패킷 직렬화 (Packet Serialization) ---

uint16_t serialize_sync_write_1_0(dxl_sync_write_1_0 *packet, uint8_t *id_array,
		uint8_t id_count, uint16_t *data_array, uint8_t *buffer,
		uint16_t buffer_size) {
 8000cf0:	b590      	push	{r4, r7, lr}
 8000cf2:	b089      	sub	sp, #36	@ 0x24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	60f8      	str	r0, [r7, #12]
 8000cf8:	60b9      	str	r1, [r7, #8]
 8000cfa:	603b      	str	r3, [r7, #0]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	71fb      	strb	r3, [r7, #7]
	uint16_t index = 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	83fb      	strh	r3, [r7, #30]
	buffer[index++] = packet->header[0];
 8000d04:	8bfb      	ldrh	r3, [r7, #30]
 8000d06:	1c5a      	adds	r2, r3, #1
 8000d08:	83fa      	strh	r2, [r7, #30]
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d0e:	4413      	add	r3, r2
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	7812      	ldrb	r2, [r2, #0]
 8000d14:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->header[1];
 8000d16:	8bfb      	ldrh	r3, [r7, #30]
 8000d18:	1c5a      	adds	r2, r3, #1
 8000d1a:	83fa      	strh	r2, [r7, #30]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d20:	4413      	add	r3, r2
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	7852      	ldrb	r2, [r2, #1]
 8000d26:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->id;
 8000d28:	8bfb      	ldrh	r3, [r7, #30]
 8000d2a:	1c5a      	adds	r2, r3, #1
 8000d2c:	83fa      	strh	r2, [r7, #30]
 8000d2e:	461a      	mov	r2, r3
 8000d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d32:	4413      	add	r3, r2
 8000d34:	68fa      	ldr	r2, [r7, #12]
 8000d36:	7892      	ldrb	r2, [r2, #2]
 8000d38:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->length;
 8000d3a:	8bfb      	ldrh	r3, [r7, #30]
 8000d3c:	1c5a      	adds	r2, r3, #1
 8000d3e:	83fa      	strh	r2, [r7, #30]
 8000d40:	461a      	mov	r2, r3
 8000d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d44:	4413      	add	r3, r2
 8000d46:	68fa      	ldr	r2, [r7, #12]
 8000d48:	78d2      	ldrb	r2, [r2, #3]
 8000d4a:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->inst;
 8000d4c:	8bfb      	ldrh	r3, [r7, #30]
 8000d4e:	1c5a      	adds	r2, r3, #1
 8000d50:	83fa      	strh	r2, [r7, #30]
 8000d52:	461a      	mov	r2, r3
 8000d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d56:	4413      	add	r3, r2
 8000d58:	68fa      	ldr	r2, [r7, #12]
 8000d5a:	7912      	ldrb	r2, [r2, #4]
 8000d5c:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->start_addr;
 8000d5e:	8bfb      	ldrh	r3, [r7, #30]
 8000d60:	1c5a      	adds	r2, r3, #1
 8000d62:	83fa      	strh	r2, [r7, #30]
 8000d64:	461a      	mov	r2, r3
 8000d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d68:	4413      	add	r3, r2
 8000d6a:	68fa      	ldr	r2, [r7, #12]
 8000d6c:	7952      	ldrb	r2, [r2, #5]
 8000d6e:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->data_len;
 8000d70:	8bfb      	ldrh	r3, [r7, #30]
 8000d72:	1c5a      	adds	r2, r3, #1
 8000d74:	83fa      	strh	r2, [r7, #30]
 8000d76:	461a      	mov	r2, r3
 8000d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d7a:	4413      	add	r3, r2
 8000d7c:	68fa      	ldr	r2, [r7, #12]
 8000d7e:	7992      	ldrb	r2, [r2, #6]
 8000d80:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < id_count; i++) {
 8000d82:	2300      	movs	r3, #0
 8000d84:	61bb      	str	r3, [r7, #24]
 8000d86:	e02a      	b.n	8000dde <serialize_sync_write_1_0+0xee>
		buffer[index++] = id_array[i];
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	68ba      	ldr	r2, [r7, #8]
 8000d8c:	441a      	add	r2, r3
 8000d8e:	8bfb      	ldrh	r3, [r7, #30]
 8000d90:	1c59      	adds	r1, r3, #1
 8000d92:	83f9      	strh	r1, [r7, #30]
 8000d94:	4619      	mov	r1, r3
 8000d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d98:	440b      	add	r3, r1
 8000d9a:	7812      	ldrb	r2, [r2, #0]
 8000d9c:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < packet->data_len; j++) {
 8000d9e:	2300      	movs	r3, #0
 8000da0:	617b      	str	r3, [r7, #20]
 8000da2:	e013      	b.n	8000dcc <serialize_sync_write_1_0+0xdc>
			buffer[index++] = (data_array[i] >> (8 * j)) & 0xFF;
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	683a      	ldr	r2, [r7, #0]
 8000daa:	4413      	add	r3, r2
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	461a      	mov	r2, r3
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	411a      	asrs	r2, r3
 8000db6:	8bfb      	ldrh	r3, [r7, #30]
 8000db8:	1c59      	adds	r1, r3, #1
 8000dba:	83f9      	strh	r1, [r7, #30]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000dc0:	440b      	add	r3, r1
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < packet->data_len; j++) {
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	617b      	str	r3, [r7, #20]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	799b      	ldrb	r3, [r3, #6]
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	dbe5      	blt.n	8000da4 <serialize_sync_write_1_0+0xb4>
	for (int i = 0; i < id_count; i++) {
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	61bb      	str	r3, [r7, #24]
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	429a      	cmp	r2, r3
 8000de4:	dbd0      	blt.n	8000d88 <serialize_sync_write_1_0+0x98>
		}
	}
	buffer[index] = calculate_checksum_1_0(buffer, index);
 8000de6:	8bfb      	ldrh	r3, [r7, #30]
 8000de8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000dea:	18d4      	adds	r4, r2, r3
 8000dec:	8bfb      	ldrh	r3, [r7, #30]
 8000dee:	4619      	mov	r1, r3
 8000df0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000df2:	f7ff fef5 	bl	8000be0 <calculate_checksum_1_0>
 8000df6:	4603      	mov	r3, r0
 8000df8:	7023      	strb	r3, [r4, #0]
	index++;
 8000dfa:	8bfb      	ldrh	r3, [r7, #30]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	83fb      	strh	r3, [r7, #30]
	return index;
 8000e00:	8bfb      	ldrh	r3, [r7, #30]
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3724      	adds	r7, #36	@ 0x24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd90      	pop	{r4, r7, pc}

08000e0a <serialize_sync_write_2_0>:

uint16_t serialize_sync_write_2_0(dxl_sync_write_2_0 *packet, uint8_t *id_array,
		uint8_t id_count, uint32_t *data_array, uint8_t *buffer,
		uint16_t buffer_size) {
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b088      	sub	sp, #32
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	60f8      	str	r0, [r7, #12]
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	603b      	str	r3, [r7, #0]
 8000e16:	4613      	mov	r3, r2
 8000e18:	71fb      	strb	r3, [r7, #7]
	uint16_t index = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	83fb      	strh	r3, [r7, #30]
	buffer[index++] = packet->header[0];
 8000e1e:	8bfb      	ldrh	r3, [r7, #30]
 8000e20:	1c5a      	adds	r2, r3, #1
 8000e22:	83fa      	strh	r2, [r7, #30]
 8000e24:	461a      	mov	r2, r3
 8000e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e28:	4413      	add	r3, r2
 8000e2a:	68fa      	ldr	r2, [r7, #12]
 8000e2c:	7812      	ldrb	r2, [r2, #0]
 8000e2e:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->header[1];
 8000e30:	8bfb      	ldrh	r3, [r7, #30]
 8000e32:	1c5a      	adds	r2, r3, #1
 8000e34:	83fa      	strh	r2, [r7, #30]
 8000e36:	461a      	mov	r2, r3
 8000e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e3a:	4413      	add	r3, r2
 8000e3c:	68fa      	ldr	r2, [r7, #12]
 8000e3e:	7852      	ldrb	r2, [r2, #1]
 8000e40:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->header[2];
 8000e42:	8bfb      	ldrh	r3, [r7, #30]
 8000e44:	1c5a      	adds	r2, r3, #1
 8000e46:	83fa      	strh	r2, [r7, #30]
 8000e48:	461a      	mov	r2, r3
 8000e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e4c:	4413      	add	r3, r2
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	7892      	ldrb	r2, [r2, #2]
 8000e52:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->reserved;
 8000e54:	8bfb      	ldrh	r3, [r7, #30]
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	83fa      	strh	r2, [r7, #30]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e5e:	4413      	add	r3, r2
 8000e60:	68fa      	ldr	r2, [r7, #12]
 8000e62:	78d2      	ldrb	r2, [r2, #3]
 8000e64:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->id;
 8000e66:	8bfb      	ldrh	r3, [r7, #30]
 8000e68:	1c5a      	adds	r2, r3, #1
 8000e6a:	83fa      	strh	r2, [r7, #30]
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e70:	4413      	add	r3, r2
 8000e72:	68fa      	ldr	r2, [r7, #12]
 8000e74:	7912      	ldrb	r2, [r2, #4]
 8000e76:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->length & 0xFF;
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	88da      	ldrh	r2, [r3, #6]
 8000e7c:	8bfb      	ldrh	r3, [r7, #30]
 8000e7e:	1c59      	adds	r1, r3, #1
 8000e80:	83f9      	strh	r1, [r7, #30]
 8000e82:	4619      	mov	r1, r3
 8000e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e86:	440b      	add	r3, r1
 8000e88:	b2d2      	uxtb	r2, r2
 8000e8a:	701a      	strb	r2, [r3, #0]
	buffer[index++] = (packet->length >> 8) & 0xFF;
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	88db      	ldrh	r3, [r3, #6]
 8000e90:	0a1b      	lsrs	r3, r3, #8
 8000e92:	b29a      	uxth	r2, r3
 8000e94:	8bfb      	ldrh	r3, [r7, #30]
 8000e96:	1c59      	adds	r1, r3, #1
 8000e98:	83f9      	strh	r1, [r7, #30]
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e9e:	440b      	add	r3, r1
 8000ea0:	b2d2      	uxtb	r2, r2
 8000ea2:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->inst;
 8000ea4:	8bfb      	ldrh	r3, [r7, #30]
 8000ea6:	1c5a      	adds	r2, r3, #1
 8000ea8:	83fa      	strh	r2, [r7, #30]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eae:	4413      	add	r3, r2
 8000eb0:	68fa      	ldr	r2, [r7, #12]
 8000eb2:	7a12      	ldrb	r2, [r2, #8]
 8000eb4:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->start_addr & 0xFF;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	895a      	ldrh	r2, [r3, #10]
 8000eba:	8bfb      	ldrh	r3, [r7, #30]
 8000ebc:	1c59      	adds	r1, r3, #1
 8000ebe:	83f9      	strh	r1, [r7, #30]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ec4:	440b      	add	r3, r1
 8000ec6:	b2d2      	uxtb	r2, r2
 8000ec8:	701a      	strb	r2, [r3, #0]
	buffer[index++] = (packet->start_addr >> 8) & 0xFF;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	895b      	ldrh	r3, [r3, #10]
 8000ece:	0a1b      	lsrs	r3, r3, #8
 8000ed0:	b29a      	uxth	r2, r3
 8000ed2:	8bfb      	ldrh	r3, [r7, #30]
 8000ed4:	1c59      	adds	r1, r3, #1
 8000ed6:	83f9      	strh	r1, [r7, #30]
 8000ed8:	4619      	mov	r1, r3
 8000eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000edc:	440b      	add	r3, r1
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	701a      	strb	r2, [r3, #0]
	buffer[index++] = packet->data_len & 0xFF;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	899a      	ldrh	r2, [r3, #12]
 8000ee6:	8bfb      	ldrh	r3, [r7, #30]
 8000ee8:	1c59      	adds	r1, r3, #1
 8000eea:	83f9      	strh	r1, [r7, #30]
 8000eec:	4619      	mov	r1, r3
 8000eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ef0:	440b      	add	r3, r1
 8000ef2:	b2d2      	uxtb	r2, r2
 8000ef4:	701a      	strb	r2, [r3, #0]
	buffer[index++] = (packet->data_len >> 8) & 0xFF;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	899b      	ldrh	r3, [r3, #12]
 8000efa:	0a1b      	lsrs	r3, r3, #8
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	8bfb      	ldrh	r3, [r7, #30]
 8000f00:	1c59      	adds	r1, r3, #1
 8000f02:	83f9      	strh	r1, [r7, #30]
 8000f04:	4619      	mov	r1, r3
 8000f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f08:	440b      	add	r3, r1
 8000f0a:	b2d2      	uxtb	r2, r2
 8000f0c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < id_count; i++) {
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61bb      	str	r3, [r7, #24]
 8000f12:	e029      	b.n	8000f68 <serialize_sync_write_2_0+0x15e>
		buffer[index++] = id_array[i];
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	68ba      	ldr	r2, [r7, #8]
 8000f18:	441a      	add	r2, r3
 8000f1a:	8bfb      	ldrh	r3, [r7, #30]
 8000f1c:	1c59      	adds	r1, r3, #1
 8000f1e:	83f9      	strh	r1, [r7, #30]
 8000f20:	4619      	mov	r1, r3
 8000f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f24:	440b      	add	r3, r1
 8000f26:	7812      	ldrb	r2, [r2, #0]
 8000f28:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < packet->data_len; j++) {
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	e012      	b.n	8000f56 <serialize_sync_write_2_0+0x14c>
			buffer[index++] = (data_array[i] >> (8 * j)) & 0xFF;
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	683a      	ldr	r2, [r7, #0]
 8000f36:	4413      	add	r3, r2
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	00db      	lsls	r3, r3, #3
 8000f3e:	40da      	lsrs	r2, r3
 8000f40:	8bfb      	ldrh	r3, [r7, #30]
 8000f42:	1c59      	adds	r1, r3, #1
 8000f44:	83f9      	strh	r1, [r7, #30]
 8000f46:	4619      	mov	r1, r3
 8000f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f4a:	440b      	add	r3, r1
 8000f4c:	b2d2      	uxtb	r2, r2
 8000f4e:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < packet->data_len; j++) {
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	3301      	adds	r3, #1
 8000f54:	617b      	str	r3, [r7, #20]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	899b      	ldrh	r3, [r3, #12]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	dbe6      	blt.n	8000f30 <serialize_sync_write_2_0+0x126>
	for (int i = 0; i < id_count; i++) {
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	3301      	adds	r3, #1
 8000f66:	61bb      	str	r3, [r7, #24]
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	dbd1      	blt.n	8000f14 <serialize_sync_write_2_0+0x10a>
		}
	}
	unsigned short crc = update_crc(0, buffer, index);
 8000f70:	8bfb      	ldrh	r3, [r7, #30]
 8000f72:	461a      	mov	r2, r3
 8000f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000f76:	2000      	movs	r0, #0
 8000f78:	f7ff fdc4 	bl	8000b04 <update_crc>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	827b      	strh	r3, [r7, #18]
	buffer[index++] = crc & 0x00FF;
 8000f80:	8bfb      	ldrh	r3, [r7, #30]
 8000f82:	1c5a      	adds	r2, r3, #1
 8000f84:	83fa      	strh	r2, [r7, #30]
 8000f86:	461a      	mov	r2, r3
 8000f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f8a:	4413      	add	r3, r2
 8000f8c:	8a7a      	ldrh	r2, [r7, #18]
 8000f8e:	b2d2      	uxtb	r2, r2
 8000f90:	701a      	strb	r2, [r3, #0]
	buffer[index++] = (crc >> 8) & 0x00FF;
 8000f92:	8a7b      	ldrh	r3, [r7, #18]
 8000f94:	0a1b      	lsrs	r3, r3, #8
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	8bfb      	ldrh	r3, [r7, #30]
 8000f9a:	1c59      	adds	r1, r3, #1
 8000f9c:	83f9      	strh	r1, [r7, #30]
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fa2:	440b      	add	r3, r1
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	701a      	strb	r2, [r3, #0]
	return index;
 8000fa8:	8bfb      	ldrh	r3, [r7, #30]
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3720      	adds	r7, #32
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <send_sync_write_1>:

// --- 전송 실행 인터페이스 (Transmission Interface) ---

// AX-Series(Wheel) 동기화 전송
void send_sync_write_1(uint16_t addr, uint16_t data_len, uint16_t *wheel_data) {
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b0dd      	sub	sp, #372	@ 0x174
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000fbe:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000fc8:	f5a3 73b1 	sub.w	r3, r3, #354	@ 0x162
 8000fcc:	4602      	mov	r2, r0
 8000fce:	801a      	strh	r2, [r3, #0]
 8000fd0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000fd4:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8000fd8:	460a      	mov	r2, r1
 8000fda:	801a      	strh	r2, [r3, #0]
	uint8_t id_count = 4;
 8000fdc:	2304      	movs	r3, #4
 8000fde:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
	uint8_t id[4];
	uint16_t data_array[4];
	dxl_sync_write_1_0 sw1 = creat_sync_packet_1_0();
 8000fe2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fe1e 	bl	8000c28 <creat_sync_packet_1_0>
	for (int i = 1; i <= 4; i++) {
 8000fec:	2301      	movs	r3, #1
 8000fee:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8000ff2:	e031      	b.n	8001058 <send_sync_write_1+0xa4>
		id[i - 1] = legs[i].wheel;
 8000ff4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8000ff8:	1e59      	subs	r1, r3, #1
 8000ffa:	4840      	ldr	r0, [pc, #256]	@ (80010fc <send_sync_write_1+0x148>)
 8000ffc:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8001000:	4613      	mov	r3, r2
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	4413      	add	r3, r2
 8001006:	4403      	add	r3, r0
 8001008:	3302      	adds	r3, #2
 800100a:	781a      	ldrb	r2, [r3, #0]
 800100c:	f501 73b4 	add.w	r3, r1, #360	@ 0x168
 8001010:	443b      	add	r3, r7
 8001012:	f803 2c0c 	strb.w	r2, [r3, #-12]
		data_array[i - 1] = clc_speed_1(wheel_data[i - 1]);
 8001016:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 800101a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800101e:	4413      	add	r3, r2
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	f507 72b4 	add.w	r2, r7, #360	@ 0x168
 8001026:	f5a2 72b4 	sub.w	r2, r2, #360	@ 0x168
 800102a:	6812      	ldr	r2, [r2, #0]
 800102c:	4413      	add	r3, r2
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	b21a      	sxth	r2, r3
 8001032:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001036:	1e5c      	subs	r4, r3, #1
 8001038:	4610      	mov	r0, r2
 800103a:	f000 f9d3 	bl	80013e4 <clc_speed_1>
 800103e:	4603      	mov	r3, r0
 8001040:	461a      	mov	r2, r3
 8001042:	0063      	lsls	r3, r4, #1
 8001044:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001048:	443b      	add	r3, r7
 800104a:	f823 2c14 	strh.w	r2, [r3, #-20]
	for (int i = 1; i <= 4; i++) {
 800104e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001052:	3301      	adds	r3, #1
 8001054:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001058:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800105c:	2b04      	cmp	r3, #4
 800105e:	ddc9      	ble.n	8000ff4 <send_sync_write_1+0x40>
	}
	sw1.start_addr = addr;
 8001060:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001064:	f5a3 73b1 	sub.w	r3, r3, #354	@ 0x162
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	b2db      	uxtb	r3, r3
 800106c:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
	sw1.data_len = data_len;
 8001070:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001074:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
	sw1.length = 4 + (id_count * (sw1.data_len + 1));
 8001080:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8001084:	3301      	adds	r3, #1
 8001086:	b2db      	uxtb	r3, r3
 8001088:	f897 2163 	ldrb.w	r2, [r7, #355]	@ 0x163
 800108c:	fb12 f303 	smulbb	r3, r2, r3
 8001090:	b2db      	uxtb	r3, r3
 8001092:	3304      	adds	r3, #4
 8001094:	b2db      	uxtb	r3, r3
 8001096:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
	uint8_t packet_buffer[256] = { 0, };
 800109a:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800109e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80010a2:	4618      	mov	r0, r3
 80010a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010a8:	461a      	mov	r2, r3
 80010aa:	2100      	movs	r1, #0
 80010ac:	f00a f81d 	bl	800b0ea <memset>
	uint16_t packet_size = serialize_sync_write_1_0(&sw1, id, id_count,
 80010b0:	f507 74aa 	add.w	r4, r7, #340	@ 0x154
 80010b4:	f897 2163 	ldrb.w	r2, [r7, #355]	@ 0x163
 80010b8:	f507 71ae 	add.w	r1, r7, #348	@ 0x15c
 80010bc:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 80010c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010c4:	9301      	str	r3, [sp, #4]
 80010c6:	f107 030c 	add.w	r3, r7, #12
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	4623      	mov	r3, r4
 80010ce:	f7ff fe0f 	bl	8000cf0 <serialize_sync_write_1_0>
 80010d2:	4603      	mov	r3, r0
 80010d4:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			data_array, packet_buffer, sizeof(packet_buffer));

	// UART3 버스를 통한 전송
	if (packet_size > 0)
 80010d8:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d007      	beq.n	80010f0 <send_sync_write_1+0x13c>
		uart_transmit_packet(&huart3, packet_buffer, packet_size);
 80010e0:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	4619      	mov	r1, r3
 80010ea:	4805      	ldr	r0, [pc, #20]	@ (8001100 <send_sync_write_1+0x14c>)
 80010ec:	f7ff fdd0 	bl	8000c90 <uart_transmit_packet>
}
 80010f0:	bf00      	nop
 80010f2:	f507 77b6 	add.w	r7, r7, #364	@ 0x16c
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd90      	pop	{r4, r7, pc}
 80010fa:	bf00      	nop
 80010fc:	24000000 	.word	0x24000000
 8001100:	24000350 	.word	0x24000350

08001104 <send_sync_write_2>:

// MX-Series(Joint) 동기화 전송
void send_sync_write_2(uint16_t addr, uint16_t data_len, uint32_t *hip_data,
		uint32_t *knee_data) {
 8001104:	b590      	push	{r4, r7, lr}
 8001106:	b0e7      	sub	sp, #412	@ 0x19c
 8001108:	af02      	add	r7, sp, #8
 800110a:	4604      	mov	r4, r0
 800110c:	4608      	mov	r0, r1
 800110e:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 8001112:	f5a1 71c4 	sub.w	r1, r1, #392	@ 0x188
 8001116:	600a      	str	r2, [r1, #0]
 8001118:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 800111c:	f5a2 72c6 	sub.w	r2, r2, #396	@ 0x18c
 8001120:	6013      	str	r3, [r2, #0]
 8001122:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001126:	f5a3 73c1 	sub.w	r3, r3, #386	@ 0x182
 800112a:	4622      	mov	r2, r4
 800112c:	801a      	strh	r2, [r3, #0]
 800112e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001132:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001136:	4602      	mov	r2, r0
 8001138:	801a      	strh	r2, [r3, #0]
	uint8_t id_count = 8;
 800113a:	2308      	movs	r3, #8
 800113c:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
	uint8_t id[8];
	uint32_t data_array[8];
	dxl_sync_write_2_0 sw2 = creat_sync_packet_2_0();
 8001140:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff fd87 	bl	8000c58 <creat_sync_packet_2_0>
	for (int i = 1; i <= 4; i++) {
 800114a:	2301      	movs	r3, #1
 800114c:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001150:	e057      	b.n	8001202 <send_sync_write_2+0xfe>
		id[2 * (i - 1)] = legs[i].hip;
 8001152:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001156:	3b01      	subs	r3, #1
 8001158:	0059      	lsls	r1, r3, #1
 800115a:	4852      	ldr	r0, [pc, #328]	@ (80012a4 <send_sync_write_2+0x1a0>)
 800115c:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001160:	4613      	mov	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	4413      	add	r3, r2
 8001166:	4403      	add	r3, r0
 8001168:	781a      	ldrb	r2, [r3, #0]
 800116a:	f501 73c8 	add.w	r3, r1, #400	@ 0x190
 800116e:	443b      	add	r3, r7
 8001170:	f803 2c10 	strb.w	r2, [r3, #-16]
		data_array[2 * (i - 1)] = hip_data[i - 1];
 8001174:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001178:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800117c:	4413      	add	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 8001184:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 8001188:	6812      	ldr	r2, [r2, #0]
 800118a:	441a      	add	r2, r3
 800118c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001190:	3b01      	subs	r3, #1
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	6812      	ldr	r2, [r2, #0]
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800119c:	443b      	add	r3, r7
 800119e:	f843 2c30 	str.w	r2, [r3, #-48]
		id[2 * (i - 1) + 1] = legs[i].knee;
 80011a2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80011a6:	3b01      	subs	r3, #1
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	1c59      	adds	r1, r3, #1
 80011ac:	483d      	ldr	r0, [pc, #244]	@ (80012a4 <send_sync_write_2+0x1a0>)
 80011ae:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80011b2:	4613      	mov	r3, r2
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	4413      	add	r3, r2
 80011b8:	4403      	add	r3, r0
 80011ba:	3301      	adds	r3, #1
 80011bc:	781a      	ldrb	r2, [r3, #0]
 80011be:	f501 73c8 	add.w	r3, r1, #400	@ 0x190
 80011c2:	443b      	add	r3, r7
 80011c4:	f803 2c10 	strb.w	r2, [r3, #-16]
		data_array[2 * (i - 1) + 1] = knee_data[i - 1];
 80011c8:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80011cc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80011d0:	4413      	add	r3, r2
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 80011d8:	f5a2 72c6 	sub.w	r2, r2, #396	@ 0x18c
 80011dc:	6812      	ldr	r2, [r2, #0]
 80011de:	441a      	add	r2, r3
 80011e0:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80011e4:	3b01      	subs	r3, #1
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	3301      	adds	r3, #1
 80011ea:	6812      	ldr	r2, [r2, #0]
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80011f2:	443b      	add	r3, r7
 80011f4:	f843 2c30 	str.w	r2, [r3, #-48]
	for (int i = 1; i <= 4; i++) {
 80011f8:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80011fc:	3301      	adds	r3, #1
 80011fe:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001202:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001206:	2b04      	cmp	r3, #4
 8001208:	dda3      	ble.n	8001152 <send_sync_write_2+0x4e>
	}
	sw2.start_addr = addr;
 800120a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800120e:	f5a3 73c1 	sub.w	r3, r3, #386	@ 0x182
 8001212:	881b      	ldrh	r3, [r3, #0]
 8001214:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
	sw2.data_len = data_len;
 8001218:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800121c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
	sw2.length = 7 + (id_count * (sw2.data_len + 1));
 8001226:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 800122a:	b29a      	uxth	r2, r3
 800122c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001230:	3301      	adds	r3, #1
 8001232:	b29b      	uxth	r3, r3
 8001234:	fb12 f303 	smulbb	r3, r2, r3
 8001238:	b29b      	uxth	r3, r3
 800123a:	3307      	adds	r3, #7
 800123c:	b29b      	uxth	r3, r3
 800123e:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
	uint8_t packet_buffer[256] = { 0, };
 8001242:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001246:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800124a:	4618      	mov	r0, r3
 800124c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001250:	461a      	mov	r2, r3
 8001252:	2100      	movs	r1, #0
 8001254:	f009 ff49 	bl	800b0ea <memset>
	uint16_t packet_size = serialize_sync_write_2_0(&sw2, id, id_count,
 8001258:	f507 74b0 	add.w	r4, r7, #352	@ 0x160
 800125c:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 8001260:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8001264:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8001268:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800126c:	9301      	str	r3, [sp, #4]
 800126e:	f107 0310 	add.w	r3, r7, #16
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	4623      	mov	r3, r4
 8001276:	f7ff fdc8 	bl	8000e0a <serialize_sync_write_2_0>
 800127a:	4603      	mov	r3, r0
 800127c:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			data_array, packet_buffer, sizeof(packet_buffer));

	// UART3 버스를 통한 전송 (Protocol 2.0)
	if (packet_size > 0)
 8001280:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8001284:	2b00      	cmp	r3, #0
 8001286:	d007      	beq.n	8001298 <send_sync_write_2+0x194>
		uart_transmit_packet(&huart3, packet_buffer, packet_size);
 8001288:	f8b7 2188 	ldrh.w	r2, [r7, #392]	@ 0x188
 800128c:	f107 0310 	add.w	r3, r7, #16
 8001290:	4619      	mov	r1, r3
 8001292:	4805      	ldr	r0, [pc, #20]	@ (80012a8 <send_sync_write_2+0x1a4>)
 8001294:	f7ff fcfc 	bl	8000c90 <uart_transmit_packet>
}
 8001298:	bf00      	nop
 800129a:	f507 77ca 	add.w	r7, r7, #404	@ 0x194
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd90      	pop	{r4, r7, pc}
 80012a2:	bf00      	nop
 80012a4:	24000000 	.word	0x24000000
 80012a8:	24000350 	.word	0x24000350

080012ac <dxl_torque_set>:

// 전체 모터 토크 제어 (AX + MX 동시 제어)
void dxl_torque_set(uint8_t on_hip, uint8_t on_knee, uint8_t on_wheel) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08c      	sub	sp, #48	@ 0x30
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
 80012b6:	460b      	mov	r3, r1
 80012b8:	71bb      	strb	r3, [r7, #6]
 80012ba:	4613      	mov	r3, r2
 80012bc:	717b      	strb	r3, [r7, #5]
	uint32_t hip_t[4] = { on_hip, on_hip, on_hip, on_hip };
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	623b      	str	r3, [r7, #32]
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t knee_t[4] = { on_knee, on_knee, on_knee, on_knee };
 80012ce:	79bb      	ldrb	r3, [r7, #6]
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	79bb      	ldrb	r3, [r7, #6]
 80012d4:	617b      	str	r3, [r7, #20]
 80012d6:	79bb      	ldrb	r3, [r7, #6]
 80012d8:	61bb      	str	r3, [r7, #24]
 80012da:	79bb      	ldrb	r3, [r7, #6]
 80012dc:	61fb      	str	r3, [r7, #28]
	uint16_t wheel_t[4] = { on_wheel, on_wheel, on_wheel, on_wheel };
 80012de:	797b      	ldrb	r3, [r7, #5]
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	813b      	strh	r3, [r7, #8]
 80012e4:	797b      	ldrb	r3, [r7, #5]
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	817b      	strh	r3, [r7, #10]
 80012ea:	797b      	ldrb	r3, [r7, #5]
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	81bb      	strh	r3, [r7, #12]
 80012f0:	797b      	ldrb	r3, [r7, #5]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	81fb      	strh	r3, [r7, #14]

	send_sync_write_2(DXL_2_Torque_Enable, 1, hip_t, knee_t);
 80012f6:	f107 0310 	add.w	r3, r7, #16
 80012fa:	f107 0220 	add.w	r2, r7, #32
 80012fe:	2101      	movs	r1, #1
 8001300:	2040      	movs	r0, #64	@ 0x40
 8001302:	f7ff feff 	bl	8001104 <send_sync_write_2>
	HAL_Delay(5); // 통신 충돌 방지를 위한 최소 지연 (Bus Stability Delay)
 8001306:	2005      	movs	r0, #5
 8001308:	f000 ff50 	bl	80021ac <HAL_Delay>
	send_sync_write_1(DXL_1_Torque_Enable, 1, wheel_t);
 800130c:	f107 0308 	add.w	r3, r7, #8
 8001310:	461a      	mov	r2, r3
 8001312:	2101      	movs	r1, #1
 8001314:	2018      	movs	r0, #24
 8001316:	f7ff fe4d 	bl	8000fb4 <send_sync_write_1>
}
 800131a:	bf00      	nop
 800131c:	3730      	adds	r7, #48	@ 0x30
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <dxl_write_1_0>:

// 개별 모터 제어 (Protocol 1.0)
void dxl_write_1_0(uint8_t id, uint8_t addr, uint8_t data_len, uint16_t data) {
 8001324:	b590      	push	{r4, r7, lr}
 8001326:	b087      	sub	sp, #28
 8001328:	af00      	add	r7, sp, #0
 800132a:	4604      	mov	r4, r0
 800132c:	4608      	mov	r0, r1
 800132e:	4611      	mov	r1, r2
 8001330:	461a      	mov	r2, r3
 8001332:	4623      	mov	r3, r4
 8001334:	71fb      	strb	r3, [r7, #7]
 8001336:	4603      	mov	r3, r0
 8001338:	71bb      	strb	r3, [r7, #6]
 800133a:	460b      	mov	r3, r1
 800133c:	717b      	strb	r3, [r7, #5]
 800133e:	4613      	mov	r3, r2
 8001340:	807b      	strh	r3, [r7, #2]
	uint8_t pkt[12];
	pkt[0] = 0xFF;
 8001342:	23ff      	movs	r3, #255	@ 0xff
 8001344:	723b      	strb	r3, [r7, #8]
	pkt[1] = 0xFF;
 8001346:	23ff      	movs	r3, #255	@ 0xff
 8001348:	727b      	strb	r3, [r7, #9]
	pkt[2] = id;
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	72bb      	strb	r3, [r7, #10]
	pkt[3] = data_len + 3;
 800134e:	797b      	ldrb	r3, [r7, #5]
 8001350:	3303      	adds	r3, #3
 8001352:	b2db      	uxtb	r3, r3
 8001354:	72fb      	strb	r3, [r7, #11]
	pkt[4] = 0x03;
 8001356:	2303      	movs	r3, #3
 8001358:	733b      	strb	r3, [r7, #12]
	pkt[5] = addr;
 800135a:	79bb      	ldrb	r3, [r7, #6]
 800135c:	737b      	strb	r3, [r7, #13]

	if (data_len == 1) {
 800135e:	797b      	ldrb	r3, [r7, #5]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d103      	bne.n	800136c <dxl_write_1_0+0x48>
		pkt[6] = (uint8_t) data;
 8001364:	887b      	ldrh	r3, [r7, #2]
 8001366:	b2db      	uxtb	r3, r3
 8001368:	73bb      	strb	r3, [r7, #14]
 800136a:	e007      	b.n	800137c <dxl_write_1_0+0x58>
	} else {
		pkt[6] = (uint8_t) (data & 0xFF);
 800136c:	887b      	ldrh	r3, [r7, #2]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	73bb      	strb	r3, [r7, #14]
		pkt[7] = (uint8_t) ((data >> 8) & 0xFF);
 8001372:	887b      	ldrh	r3, [r7, #2]
 8001374:	0a1b      	lsrs	r3, r3, #8
 8001376:	b29b      	uxth	r3, r3
 8001378:	b2db      	uxtb	r3, r3
 800137a:	73fb      	strb	r3, [r7, #15]
	}

	uint8_t total_len = data_len + 7;
 800137c:	797b      	ldrb	r3, [r7, #5]
 800137e:	3307      	adds	r3, #7
 8001380:	75fb      	strb	r3, [r7, #23]
	pkt[total_len - 1] = calculate_checksum_1_0(pkt, total_len - 1);
 8001382:	7dfb      	ldrb	r3, [r7, #23]
 8001384:	b29b      	uxth	r3, r3
 8001386:	3b01      	subs	r3, #1
 8001388:	b29a      	uxth	r2, r3
 800138a:	7dfb      	ldrb	r3, [r7, #23]
 800138c:	1e5c      	subs	r4, r3, #1
 800138e:	f107 0308 	add.w	r3, r7, #8
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fc23 	bl	8000be0 <calculate_checksum_1_0>
 800139a:	4603      	mov	r3, r0
 800139c:	461a      	mov	r2, r3
 800139e:	f104 0318 	add.w	r3, r4, #24
 80013a2:	443b      	add	r3, r7
 80013a4:	f803 2c10 	strb.w	r2, [r3, #-16]

	uart_transmit_packet(&huart3, pkt, total_len);
 80013a8:	7dfb      	ldrb	r3, [r7, #23]
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	4619      	mov	r1, r3
 80013b2:	4803      	ldr	r0, [pc, #12]	@ (80013c0 <dxl_write_1_0+0x9c>)
 80013b4:	f7ff fc6c 	bl	8000c90 <uart_transmit_packet>
}
 80013b8:	bf00      	nop
 80013ba:	371c      	adds	r7, #28
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd90      	pop	{r4, r7, pc}
 80013c0:	24000350 	.word	0x24000350

080013c4 <ax_led_test>:

// AX-12 LED 테스트 유틸리티
void ax_led_test(uint8_t on) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
	dxl_write_1_0(3, DXL_1_LED, 1, on);
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	2201      	movs	r2, #1
 80013d4:	2119      	movs	r1, #25
 80013d6:	2003      	movs	r0, #3
 80013d8:	f7ff ffa4 	bl	8001324 <dxl_write_1_0>
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <clc_speed_1>:

// 휠 속도 데이터 변환 (방향 및 크기 정규화)
uint16_t clc_speed_1(int16_t wheel_speed) {
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	80fb      	strh	r3, [r7, #6]
	if (wheel_speed < -1023 || wheel_speed > 1023)
 80013ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013f2:	f513 6f80 	cmn.w	r3, #1024	@ 0x400
 80013f6:	dd04      	ble.n	8001402 <clc_speed_1+0x1e>
 80013f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001400:	db01      	blt.n	8001406 <clc_speed_1+0x22>
		return 0;
 8001402:	2300      	movs	r3, #0
 8001404:	e009      	b.n	800141a <clc_speed_1+0x36>
	if (wheel_speed < 0)
 8001406:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800140a:	2b00      	cmp	r3, #0
 800140c:	da04      	bge.n	8001418 <clc_speed_1+0x34>
		return (uint16_t) (-wheel_speed) + 1024;
 800140e:	88fb      	ldrh	r3, [r7, #6]
 8001410:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8001414:	b29b      	uxth	r3, r3
 8001416:	e000      	b.n	800141a <clc_speed_1+0x36>
	return (uint16_t) wheel_speed;
 8001418:	88fb      	ldrh	r3, [r7, #6]
}
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001426:	b480      	push	{r7}
 8001428:	b083      	sub	sp, #12
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <DXL_Emergency_All_Off>:

// 모든 액추에이터(12개)의 토크를 즉시 해제하는 비상 정지 함수
void DXL_Emergency_All_Off(void) {
 800143a:	b580      	push	{r7, lr}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
	// 1. 모든 모터의 토크를 끄도록 변수 설정 (0 = Off)
	uint8_t off = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	71fb      	strb	r3, [r7, #7]

	// 2. 통합 토크 제어 함수 호출 (MX와 AX 모두 정지)
	// dxl_torque_set은 내부적으로 MX(Sync Write 2.0)와 AX(Sync Write 1.0)를 모두 처리함
	dxl_torque_set(off, off, off);
 8001444:	79fa      	ldrb	r2, [r7, #7]
 8001446:	79f9      	ldrb	r1, [r7, #7]
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff ff2e 	bl	80012ac <dxl_torque_set>
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <MX_GPIO_Init>:

/* USER CODE END 1 */

/** Configure pins
 */
void MX_GPIO_Init(void) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800145e:	f107 030c 	add.w	r3, r7, #12
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800146e:	4b37      	ldr	r3, [pc, #220]	@ (800154c <MX_GPIO_Init+0xf4>)
 8001470:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001474:	4a35      	ldr	r2, [pc, #212]	@ (800154c <MX_GPIO_Init+0xf4>)
 8001476:	f043 0304 	orr.w	r3, r3, #4
 800147a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800147e:	4b33      	ldr	r3, [pc, #204]	@ (800154c <MX_GPIO_Init+0xf4>)
 8001480:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001484:	f003 0304 	and.w	r3, r3, #4
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800148c:	4b2f      	ldr	r3, [pc, #188]	@ (800154c <MX_GPIO_Init+0xf4>)
 800148e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001492:	4a2e      	ldr	r2, [pc, #184]	@ (800154c <MX_GPIO_Init+0xf4>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800149c:	4b2b      	ldr	r3, [pc, #172]	@ (800154c <MX_GPIO_Init+0xf4>)
 800149e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a2:	f003 0301 	and.w	r3, r3, #1
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80014aa:	4b28      	ldr	r3, [pc, #160]	@ (800154c <MX_GPIO_Init+0xf4>)
 80014ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014b0:	4a26      	ldr	r2, [pc, #152]	@ (800154c <MX_GPIO_Init+0xf4>)
 80014b2:	f043 0302 	orr.w	r3, r3, #2
 80014b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014ba:	4b24      	ldr	r3, [pc, #144]	@ (800154c <MX_GPIO_Init+0xf4>)
 80014bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014c0:	f003 0302 	and.w	r3, r3, #2
 80014c4:	603b      	str	r3, [r7, #0]
 80014c6:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DXL_RS485_EN2_GPIO_Port, DXL_RS485_EN2_Pin,
 80014c8:	2200      	movs	r2, #0
 80014ca:	2110      	movs	r1, #16
 80014cc:	4820      	ldr	r0, [pc, #128]	@ (8001550 <MX_GPIO_Init+0xf8>)
 80014ce:	f004 f811 	bl	80054f4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DXL_RS485_EN3_GPIO_Port, DXL_RS485_EN3_Pin,
 80014d2:	2200      	movs	r2, #0
 80014d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014d8:	481e      	ldr	r0, [pc, #120]	@ (8001554 <MX_GPIO_Init+0xfc>)
 80014da:	f004 f80b 	bl	80054f4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80014de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014e2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014e4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014e8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ee:	f107 030c 	add.w	r3, r7, #12
 80014f2:	4619      	mov	r1, r3
 80014f4:	4818      	ldr	r0, [pc, #96]	@ (8001558 <MX_GPIO_Init+0x100>)
 80014f6:	f003 fe4d 	bl	8005194 <HAL_GPIO_Init>

	/*Configure GPIO pin : DXL_RS485_EN2_Pin */
	GPIO_InitStruct.Pin = DXL_RS485_EN2_Pin;
 80014fa:	2310      	movs	r3, #16
 80014fc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fe:	2301      	movs	r3, #1
 8001500:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(DXL_RS485_EN2_GPIO_Port, &GPIO_InitStruct);
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	4619      	mov	r1, r3
 8001510:	480f      	ldr	r0, [pc, #60]	@ (8001550 <MX_GPIO_Init+0xf8>)
 8001512:	f003 fe3f 	bl	8005194 <HAL_GPIO_Init>

	/*Configure GPIO pin : DXL_RS485_EN3_Pin */
	GPIO_InitStruct.Pin = DXL_RS485_EN3_Pin;
 8001516:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800151a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151c:	2301      	movs	r3, #1
 800151e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001524:	2300      	movs	r3, #0
 8001526:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(DXL_RS485_EN3_GPIO_Port, &GPIO_InitStruct);
 8001528:	f107 030c 	add.w	r3, r7, #12
 800152c:	4619      	mov	r1, r3
 800152e:	4809      	ldr	r0, [pc, #36]	@ (8001554 <MX_GPIO_Init+0xfc>)
 8001530:	f003 fe30 	bl	8005194 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001534:	2200      	movs	r2, #0
 8001536:	2100      	movs	r1, #0
 8001538:	2028      	movs	r0, #40	@ 0x28
 800153a:	f000 ff42 	bl	80023c2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800153e:	2028      	movs	r0, #40	@ 0x28
 8001540:	f000 ff59 	bl	80023f6 <HAL_NVIC_EnableIRQ>

}
 8001544:	bf00      	nop
 8001546:	3720      	adds	r7, #32
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	58024400 	.word	0x58024400
 8001550:	58020000 	.word	0x58020000
 8001554:	58020400 	.word	0x58020400
 8001558:	58020800 	.word	0x58020800

0800155c <IMU_Init>:
UART_HandleTypeDef *imu_uart;
uint8_t imu_rx_buf[IMU_BUF_SIZE]; // DMA 수신 버퍼
IMU_Data_t current_imu_data = { 0, };

// IMU 초기화 및 DMA Circular 수신 모드 시작
void IMU_Init(UART_HandleTypeDef *huart) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	imu_uart = huart;
 8001564:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <IMU_Init+0x38>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6013      	str	r3, [r2, #0]

	// UART IDLE 라인 감지 인터럽트 활성화
	__HAL_UART_ENABLE_IT(imu_uart, UART_IT_IDLE);
 800156a:	4b0a      	ldr	r3, [pc, #40]	@ (8001594 <IMU_Init+0x38>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	4b08      	ldr	r3, [pc, #32]	@ (8001594 <IMU_Init+0x38>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f042 0210 	orr.w	r2, r2, #16
 800157c:	601a      	str	r2, [r3, #0]

	// DMA Circular 모드를 통한 연속 데이터 수신 시작
	HAL_UART_Receive_DMA(imu_uart, imu_rx_buf, IMU_BUF_SIZE);
 800157e:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <IMU_Init+0x38>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2280      	movs	r2, #128	@ 0x80
 8001584:	4904      	ldr	r1, [pc, #16]	@ (8001598 <IMU_Init+0x3c>)
 8001586:	4618      	mov	r0, r3
 8001588:	f006 ff12 	bl	80083b0 <HAL_UART_Receive_DMA>
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	24000224 	.word	0x24000224
 8001598:	24000228 	.word	0x24000228

0800159c <IMU_IDLE_Callback>:

// IDLE 인터럽트 발생 시 호출되는 데이터 처리 함수
void IMU_IDLE_Callback(void) {
 800159c:	b580      	push	{r7, lr}
 800159e:	b0a6      	sub	sp, #152	@ 0x98
 80015a0:	af02      	add	r7, sp, #8
	// 1. UART IDLE 인터럽트 플래그 클리어 (중복 인터럽트 방지)
	__HAL_UART_CLEAR_IDLEFLAG(imu_uart);
 80015a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001618 <IMU_IDLE_Callback+0x7c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2210      	movs	r2, #16
 80015aa:	621a      	str	r2, [r3, #32]

	// 2. 데이터 파싱을 위한 임시 버퍼 초기화
	char temp_buf[IMU_BUF_SIZE] = { 0, };
 80015ac:	f107 030c 	add.w	r3, r7, #12
 80015b0:	2280      	movs	r2, #128	@ 0x80
 80015b2:	2100      	movs	r1, #0
 80015b4:	4618      	mov	r0, r3
 80015b6:	f009 fd98 	bl	800b0ea <memset>

	// 3. DMA 버퍼 데이터를 임시 버퍼로 복사 (원자성 확보 및 파싱 용이성 증대)
	// memcpy를 사용하여 현재 수신된 데이터 스냅샷을 획득
	memcpy(temp_buf, (char*) imu_rx_buf, IMU_BUF_SIZE);
 80015ba:	4a18      	ldr	r2, [pc, #96]	@ (800161c <IMU_IDLE_Callback+0x80>)
 80015bc:	f107 030c 	add.w	r3, r7, #12
 80015c0:	4611      	mov	r1, r2
 80015c2:	2280      	movs	r2, #128	@ 0x80
 80015c4:	4618      	mov	r0, r3
 80015c6:	f009 fe26 	bl	800b216 <memcpy>

	// 4. 최신 데이터 패킷 탐색 (Reverse Search)
	// 프로토콜 포맷: *Roll,Pitch,Yaw (예: *10.5,-5.2,120.0)
	// 버퍼의 끝에서부터 가장 최근의 시작 문자('*')를 검색
	char *last_star = strrchr(temp_buf, '*');
 80015ca:	f107 030c 	add.w	r3, r7, #12
 80015ce:	212a      	movs	r1, #42	@ 0x2a
 80015d0:	4618      	mov	r0, r3
 80015d2:	f009 fd92 	bl	800b0fa <strrchr>
 80015d6:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	if (last_star != NULL) {
 80015da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d016      	beq.n	8001610 <IMU_IDLE_Callback+0x74>
		float r, p, y;

		// 5. 문자열 파싱 및 실수형 변환
		// sscanf 사용 시 "Use float with scanf" 설정이 활성화되어 있어야 함
		if (sscanf(last_star, "*%f,%f,%f", &r, &p, &y) == 3) {
 80015e2:	1d39      	adds	r1, r7, #4
 80015e4:	f107 0208 	add.w	r2, r7, #8
 80015e8:	463b      	mov	r3, r7
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	460b      	mov	r3, r1
 80015ee:	490c      	ldr	r1, [pc, #48]	@ (8001620 <IMU_IDLE_Callback+0x84>)
 80015f0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80015f4:	f009 fd08 	bl	800b008 <siscanf>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	d108      	bne.n	8001610 <IMU_IDLE_Callback+0x74>
			// 6. 전역 데이터 구조체 갱신 (Critical Section 보호 고려 가능)
			current_imu_data.roll = r;
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	4a08      	ldr	r2, [pc, #32]	@ (8001624 <IMU_IDLE_Callback+0x88>)
 8001602:	6013      	str	r3, [r2, #0]
			current_imu_data.pitch = p;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	4a07      	ldr	r2, [pc, #28]	@ (8001624 <IMU_IDLE_Callback+0x88>)
 8001608:	6053      	str	r3, [r2, #4]
			current_imu_data.yaw = y;
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	4a05      	ldr	r2, [pc, #20]	@ (8001624 <IMU_IDLE_Callback+0x88>)
 800160e:	6093      	str	r3, [r2, #8]
		}
	}
}
 8001610:	bf00      	nop
 8001612:	3790      	adds	r7, #144	@ 0x90
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	24000224 	.word	0x24000224
 800161c:	24000228 	.word	0x24000228
 8001620:	0800f180 	.word	0x0800f180
 8001624:	240002a8 	.word	0x240002a8

08001628 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 800162c:	f000 f8c0 	bl	80017b0 <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001630:	f000 fd2a 	bl	8002088 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001634:	f000 f852 	bl	80016dc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001638:	f7ff ff0e 	bl	8001458 <MX_GPIO_Init>
	MX_DMA_Init();
 800163c:	f7ff fa32 	bl	8000aa4 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001640:	f000 fafc 	bl	8001c3c <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8001644:	f000 fb46 	bl	8001cd4 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	// 1. 전원 인가 후 시스템 안정화 대기 (1초)
	HAL_Delay(1000);
 8001648:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800164c:	f000 fdae 	bl	80021ac <HAL_Delay>

	// 2. IMU 센서(EBIMU) 초기화: UART2 DMA Circular 수신 모드
	IMU_Init(&huart2);
 8001650:	481e      	ldr	r0, [pc, #120]	@ (80016cc <main+0xa4>)
 8001652:	f7ff ff83 	bl	800155c <IMU_Init>

	// 3. 전체 모터 토크 활성화: UART3 단일 버스 사용 (MX + AX)
	dxl_torque_set(1, 1, 1);
 8001656:	2201      	movs	r2, #1
 8001658:	2101      	movs	r1, #1
 800165a:	2001      	movs	r0, #1
 800165c:	f7ff fe26 	bl	80012ac <dxl_torque_set>

	HAL_Delay(1000);
 8001660:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001664:	f000 fda2 	bl	80021ac <HAL_Delay>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if (toggle_state == 0) {
 8001668:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <main+0xa8>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d111      	bne.n	8001694 <main+0x6c>
			// [TEST CASE 0] 초기 위치 복귀 및 LED 소등
			test_mx_pos[0] = 2048 - 500;
 8001670:	4b18      	ldr	r3, [pc, #96]	@ (80016d4 <main+0xac>)
 8001672:	f240 620c 	movw	r2, #1548	@ 0x60c
 8001676:	601a      	str	r2, [r3, #0]
			ax_led_test(0); // AX-12(ID 3) LED 제어: OFF
 8001678:	2000      	movs	r0, #0
 800167a:	f7ff fea3 	bl	80013c4 <ax_led_test>
			dxl_write_1_0(3, 30, 2, 300); // AX-12(ID 3) 위치 제어: 목표값 300
 800167e:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001682:	2202      	movs	r2, #2
 8001684:	211e      	movs	r1, #30
 8001686:	2003      	movs	r0, #3
 8001688:	f7ff fe4c 	bl	8001324 <dxl_write_1_0>
			toggle_state = 1;
 800168c:	4b10      	ldr	r3, [pc, #64]	@ (80016d0 <main+0xa8>)
 800168e:	2201      	movs	r2, #1
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	e010      	b.n	80016b6 <main+0x8e>
		} else {
			// [TEST CASE 1] 목표 위치 이동 및 LED 점등 (통신 상태 시각적 확인)
			test_mx_pos[0] = 2048 + 500;
 8001694:	4b0f      	ldr	r3, [pc, #60]	@ (80016d4 <main+0xac>)
 8001696:	f640 12f4 	movw	r2, #2548	@ 0x9f4
 800169a:	601a      	str	r2, [r3, #0]
			ax_led_test(1); // AX-12(ID 3) LED 제어: ON
 800169c:	2001      	movs	r0, #1
 800169e:	f7ff fe91 	bl	80013c4 <ax_led_test>
			dxl_write_1_0(3, 30, 2, 700); // AX-12(ID 3) 위치 제어: 목표값 700
 80016a2:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 80016a6:	2202      	movs	r2, #2
 80016a8:	211e      	movs	r1, #30
 80016aa:	2003      	movs	r0, #3
 80016ac:	f7ff fe3a 	bl	8001324 <dxl_write_1_0>
			toggle_state = 0;
 80016b0:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <main+0xa8>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
		}

		// MX-Series 동기화 전송 (Sync Write Packet)
		send_sync_write_2(DXL_2_Goal_Position, 4, test_mx_pos, dummy_knee);
 80016b6:	4b08      	ldr	r3, [pc, #32]	@ (80016d8 <main+0xb0>)
 80016b8:	4a06      	ldr	r2, [pc, #24]	@ (80016d4 <main+0xac>)
 80016ba:	2104      	movs	r1, #4
 80016bc:	2074      	movs	r0, #116	@ 0x74
 80016be:	f7ff fd21 	bl	8001104 <send_sync_write_2>

		HAL_Delay(1000);
 80016c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016c6:	f000 fd71 	bl	80021ac <HAL_Delay>
		if (toggle_state == 0) {
 80016ca:	e7cd      	b.n	8001668 <main+0x40>
 80016cc:	240002bc 	.word	0x240002bc
 80016d0:	240002b4 	.word	0x240002b4
 80016d4:	24000010 	.word	0x24000010
 80016d8:	24000020 	.word	0x24000020

080016dc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b09c      	sub	sp, #112	@ 0x70
 80016e0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80016e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e6:	224c      	movs	r2, #76	@ 0x4c
 80016e8:	2100      	movs	r1, #0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f009 fcfd 	bl	800b0ea <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80016f0:	1d3b      	adds	r3, r7, #4
 80016f2:	2220      	movs	r2, #32
 80016f4:	2100      	movs	r1, #0
 80016f6:	4618      	mov	r0, r3
 80016f8:	f009 fcf7 	bl	800b0ea <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80016fc:	2002      	movs	r0, #2
 80016fe:	f003 ff2d 	bl	800555c <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001702:	2300      	movs	r3, #0
 8001704:	603b      	str	r3, [r7, #0]
 8001706:	4b28      	ldr	r3, [pc, #160]	@ (80017a8 <SystemClock_Config+0xcc>)
 8001708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800170a:	4a27      	ldr	r2, [pc, #156]	@ (80017a8 <SystemClock_Config+0xcc>)
 800170c:	f023 0301 	bic.w	r3, r3, #1
 8001710:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001712:	4b25      	ldr	r3, [pc, #148]	@ (80017a8 <SystemClock_Config+0xcc>)
 8001714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001716:	f003 0301 	and.w	r3, r3, #1
 800171a:	603b      	str	r3, [r7, #0]
 800171c:	4b23      	ldr	r3, [pc, #140]	@ (80017ac <SystemClock_Config+0xd0>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001724:	4a21      	ldr	r2, [pc, #132]	@ (80017ac <SystemClock_Config+0xd0>)
 8001726:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800172a:	6193      	str	r3, [r2, #24]
 800172c:	4b1f      	ldr	r3, [pc, #124]	@ (80017ac <SystemClock_Config+0xd0>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001734:	603b      	str	r3, [r7, #0]
 8001736:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001738:	bf00      	nop
 800173a:	4b1c      	ldr	r3, [pc, #112]	@ (80017ac <SystemClock_Config+0xd0>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001746:	d1f8      	bne.n	800173a <SystemClock_Config+0x5e>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001748:	2302      	movs	r3, #2
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800174c:	2301      	movs	r3, #1
 800174e:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001750:	2340      	movs	r3, #64	@ 0x40
 8001752:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001754:	2300      	movs	r3, #0
 8001756:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001758:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800175c:	4618      	mov	r0, r3
 800175e:	f003 ff37 	bl	80055d0 <HAL_RCC_OscConfig>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <SystemClock_Config+0x90>
		Error_Handler();
 8001768:	f000 f84e 	bl	8001808 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800176c:	233f      	movs	r3, #63	@ 0x3f
 800176e:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001770:	2300      	movs	r3, #0
 8001772:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001778:	2300      	movs	r3, #0
 800177a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001780:	2340      	movs	r3, #64	@ 0x40
 8001782:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001784:	2300      	movs	r3, #0
 8001786:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001788:	2300      	movs	r3, #0
 800178a:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	2101      	movs	r1, #1
 8001790:	4618      	mov	r0, r3
 8001792:	f004 fb77 	bl	8005e84 <HAL_RCC_ClockConfig>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <SystemClock_Config+0xc4>
		Error_Handler();
 800179c:	f000 f834 	bl	8001808 <Error_Handler>
	}
}
 80017a0:	bf00      	nop
 80017a2:	3770      	adds	r7, #112	@ 0x70
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	58000400 	.word	0x58000400
 80017ac:	58024800 	.word	0x58024800

080017b0 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 80017b6:	463b      	mov	r3, r7
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 80017c2:	f000 fe33 	bl	800242c <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80017c6:	2301      	movs	r3, #1
 80017c8:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80017d2:	231f      	movs	r3, #31
 80017d4:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 80017d6:	2387      	movs	r3, #135	@ 0x87
 80017d8:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80017da:	2300      	movs	r3, #0
 80017dc:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80017de:	2300      	movs	r3, #0
 80017e0:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80017e2:	2301      	movs	r3, #1
 80017e4:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80017e6:	2301      	movs	r3, #1
 80017e8:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80017f2:	463b      	mov	r3, r7
 80017f4:	4618      	mov	r0, r3
 80017f6:	f000 fe51 	bl	800249c <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80017fa:	2004      	movs	r0, #4
 80017fc:	f000 fe2e 	bl	800245c <HAL_MPU_Enable>

}
 8001800:	bf00      	nop
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800180c:	b672      	cpsid	i
}
 800180e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <Error_Handler+0x8>

08001814 <HAL_MspInit>:

/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800181a:	4b0a      	ldr	r3, [pc, #40]	@ (8001844 <HAL_MspInit+0x30>)
 800181c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001820:	4a08      	ldr	r2, [pc, #32]	@ (8001844 <HAL_MspInit+0x30>)
 8001822:	f043 0302 	orr.w	r3, r3, #2
 8001826:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_MspInit+0x30>)
 800182c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001830:	f003 0302 	and.w	r3, r3, #2
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	687b      	ldr	r3, [r7, #4]
	/* System interrupt init*/

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	58024400 	.word	0x58024400

08001848 <NMI_Handler>:
/*           Cortex Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800184c:	bf00      	nop
 800184e:	e7fd      	b.n	800184c <NMI_Handler+0x4>

08001850 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <HardFault_Handler+0x4>

08001858 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 800185c:	bf00      	nop
 800185e:	e7fd      	b.n	800185c <MemManage_Handler+0x4>

08001860 <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 8001864:	bf00      	nop
 8001866:	e7fd      	b.n	8001864 <BusFault_Handler+0x4>

08001868 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 800186c:	bf00      	nop
 800186e:	e7fd      	b.n	800186c <UsageFault_Handler+0x4>

08001870 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8001874:	bf00      	nop
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 800189a:	b580      	push	{r7, lr}
 800189c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 800189e:	f000 fc65 	bl	800216c <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
	...

080018a8 <DMA1_Stream0_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 stream0 global interrupt.
 */
void DMA1_Stream0_IRQHandler(void) {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

	/* USER CODE END DMA1_Stream0_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80018ac:	4802      	ldr	r0, [pc, #8]	@ (80018b8 <DMA1_Stream0_IRQHandler+0x10>)
 80018ae:	f002 f95f 	bl	8003b70 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

	/* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	240003e4 	.word	0x240003e4

080018bc <DMA1_Stream1_IRQHandler>:

/**
 * @brief This function handles DMA1 stream1 global interrupt.
 */
void DMA1_Stream1_IRQHandler(void) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

	/* USER CODE END DMA1_Stream1_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80018c0:	4802      	ldr	r0, [pc, #8]	@ (80018cc <DMA1_Stream1_IRQHandler+0x10>)
 80018c2:	f002 f955 	bl	8003b70 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

	/* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	240004d4 	.word	0x240004d4

080018d0 <DMA1_Stream2_IRQHandler>:

/**
 * @brief This function handles DMA1 stream2 global interrupt.
 */
void DMA1_Stream2_IRQHandler(void) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

	/* USER CODE END DMA1_Stream2_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80018d4:	4802      	ldr	r0, [pc, #8]	@ (80018e0 <DMA1_Stream2_IRQHandler+0x10>)
 80018d6:	f002 f94b 	bl	8003b70 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

	/* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	2400045c 	.word	0x2400045c

080018e4 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */
	// UART IDLE(수신 대기) 라인 감지: 수신된 IMU 데이터 패킷 파싱 및 처리
	IMU_IDLE_Callback();
 80018e8:	f7ff fe58 	bl	800159c <IMU_IDLE_Callback>
	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 80018ec:	4802      	ldr	r0, [pc, #8]	@ (80018f8 <USART2_IRQHandler+0x14>)
 80018ee:	f006 fdab 	bl	8008448 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	240002bc 	.word	0x240002bc

080018fc <USART3_IRQHandler>:

/**
 * @brief This function handles USART3 global interrupt.
 */
void USART3_IRQHandler(void) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	/* USER CODE END USART3_IRQn 0 */
	HAL_UART_IRQHandler(&huart3);
 8001900:	4802      	ldr	r0, [pc, #8]	@ (800190c <USART3_IRQHandler+0x10>)
 8001902:	f006 fda1 	bl	8008448 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	24000350 	.word	0x24000350

08001910 <EXTI15_10_IRQHandler>:

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void) {
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001914:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001918:	f003 fe05 	bl	8005526 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
#include "dxl_2_0.h" // 모터 제어 함수 사용을 위한 헤더 포함

// 하드웨어 인터럽트 발생 시 자동으로 호출되는 콜백 함수
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	80fb      	strh	r3, [r7, #6]
	// PC13 버튼(B1) 인터럽트 신호인지 확인
	if (GPIO_Pin == GPIO_PIN_13) {
 800192a:	88fb      	ldrh	r3, [r7, #6]
 800192c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001930:	d101      	bne.n	8001936 <HAL_GPIO_EXTI_Callback+0x16>
		// 12개 모터 전력 즉시 차단 (비상 정지)
		DXL_Emergency_All_Off();
 8001932:	f7ff fd82 	bl	800143a <DXL_Emergency_All_Off>
	}
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800193e:	b480      	push	{r7}
 8001940:	af00      	add	r7, sp, #0
  return 1;
 8001942:	2301      	movs	r3, #1
}
 8001944:	4618      	mov	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr

0800194e <_kill>:

int _kill(int pid, int sig)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001958:	f009 fc30 	bl	800b1bc <__errno>
 800195c:	4603      	mov	r3, r0
 800195e:	2216      	movs	r2, #22
 8001960:	601a      	str	r2, [r3, #0]
  return -1;
 8001962:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001966:	4618      	mov	r0, r3
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <_exit>:

void _exit (int status)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001976:	f04f 31ff 	mov.w	r1, #4294967295
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff ffe7 	bl	800194e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001980:	bf00      	nop
 8001982:	e7fd      	b.n	8001980 <_exit+0x12>

08001984 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	e00a      	b.n	80019ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001996:	f3af 8000 	nop.w
 800199a:	4601      	mov	r1, r0
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	1c5a      	adds	r2, r3, #1
 80019a0:	60ba      	str	r2, [r7, #8]
 80019a2:	b2ca      	uxtb	r2, r1
 80019a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	3301      	adds	r3, #1
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	697a      	ldr	r2, [r7, #20]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	dbf0      	blt.n	8001996 <_read+0x12>
  }

  return len;
 80019b4:	687b      	ldr	r3, [r7, #4]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b086      	sub	sp, #24
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	60f8      	str	r0, [r7, #12]
 80019c6:	60b9      	str	r1, [r7, #8]
 80019c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ca:	2300      	movs	r3, #0
 80019cc:	617b      	str	r3, [r7, #20]
 80019ce:	e009      	b.n	80019e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	1c5a      	adds	r2, r3, #1
 80019d4:	60ba      	str	r2, [r7, #8]
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	3301      	adds	r3, #1
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	dbf1      	blt.n	80019d0 <_write+0x12>
  }
  return len;
 80019ec:	687b      	ldr	r3, [r7, #4]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3718      	adds	r7, #24
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <_close>:

int _close(int file)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b083      	sub	sp, #12
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b083      	sub	sp, #12
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
 8001a16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a1e:	605a      	str	r2, [r3, #4]
  return 0;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <_isatty>:

int _isatty(int file)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a36:	2301      	movs	r3, #1
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3714      	adds	r7, #20
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
	...

08001a60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a68:	4a14      	ldr	r2, [pc, #80]	@ (8001abc <_sbrk+0x5c>)
 8001a6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ac0 <_sbrk+0x60>)
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a74:	4b13      	ldr	r3, [pc, #76]	@ (8001ac4 <_sbrk+0x64>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d102      	bne.n	8001a82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <_sbrk+0x64>)
 8001a7e:	4a12      	ldr	r2, [pc, #72]	@ (8001ac8 <_sbrk+0x68>)
 8001a80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a82:	4b10      	ldr	r3, [pc, #64]	@ (8001ac4 <_sbrk+0x64>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d207      	bcs.n	8001aa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a90:	f009 fb94 	bl	800b1bc <__errno>
 8001a94:	4603      	mov	r3, r0
 8001a96:	220c      	movs	r2, #12
 8001a98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9e:	e009      	b.n	8001ab4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aa0:	4b08      	ldr	r3, [pc, #32]	@ (8001ac4 <_sbrk+0x64>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aa6:	4b07      	ldr	r3, [pc, #28]	@ (8001ac4 <_sbrk+0x64>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	4a05      	ldr	r2, [pc, #20]	@ (8001ac4 <_sbrk+0x64>)
 8001ab0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	24080000 	.word	0x24080000
 8001ac0:	00000400 	.word	0x00000400
 8001ac4:	240002b8 	.word	0x240002b8
 8001ac8:	240006a0 	.word	0x240006a0

08001acc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ad0:	4b43      	ldr	r3, [pc, #268]	@ (8001be0 <SystemInit+0x114>)
 8001ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ad6:	4a42      	ldr	r2, [pc, #264]	@ (8001be0 <SystemInit+0x114>)
 8001ad8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001adc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001ae0:	4b40      	ldr	r3, [pc, #256]	@ (8001be4 <SystemInit+0x118>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 030f 	and.w	r3, r3, #15
 8001ae8:	2b06      	cmp	r3, #6
 8001aea:	d807      	bhi.n	8001afc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001aec:	4b3d      	ldr	r3, [pc, #244]	@ (8001be4 <SystemInit+0x118>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f023 030f 	bic.w	r3, r3, #15
 8001af4:	4a3b      	ldr	r2, [pc, #236]	@ (8001be4 <SystemInit+0x118>)
 8001af6:	f043 0307 	orr.w	r3, r3, #7
 8001afa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001afc:	4b3a      	ldr	r3, [pc, #232]	@ (8001be8 <SystemInit+0x11c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a39      	ldr	r2, [pc, #228]	@ (8001be8 <SystemInit+0x11c>)
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001b08:	4b37      	ldr	r3, [pc, #220]	@ (8001be8 <SystemInit+0x11c>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001b0e:	4b36      	ldr	r3, [pc, #216]	@ (8001be8 <SystemInit+0x11c>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	4935      	ldr	r1, [pc, #212]	@ (8001be8 <SystemInit+0x11c>)
 8001b14:	4b35      	ldr	r3, [pc, #212]	@ (8001bec <SystemInit+0x120>)
 8001b16:	4013      	ands	r3, r2
 8001b18:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001b1a:	4b32      	ldr	r3, [pc, #200]	@ (8001be4 <SystemInit+0x118>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0308 	and.w	r3, r3, #8
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d007      	beq.n	8001b36 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001b26:	4b2f      	ldr	r3, [pc, #188]	@ (8001be4 <SystemInit+0x118>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f023 030f 	bic.w	r3, r3, #15
 8001b2e:	4a2d      	ldr	r2, [pc, #180]	@ (8001be4 <SystemInit+0x118>)
 8001b30:	f043 0307 	orr.w	r3, r3, #7
 8001b34:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001b36:	4b2c      	ldr	r3, [pc, #176]	@ (8001be8 <SystemInit+0x11c>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001be8 <SystemInit+0x11c>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001b42:	4b29      	ldr	r3, [pc, #164]	@ (8001be8 <SystemInit+0x11c>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001b48:	4b27      	ldr	r3, [pc, #156]	@ (8001be8 <SystemInit+0x11c>)
 8001b4a:	4a29      	ldr	r2, [pc, #164]	@ (8001bf0 <SystemInit+0x124>)
 8001b4c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001b4e:	4b26      	ldr	r3, [pc, #152]	@ (8001be8 <SystemInit+0x11c>)
 8001b50:	4a28      	ldr	r2, [pc, #160]	@ (8001bf4 <SystemInit+0x128>)
 8001b52:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001b54:	4b24      	ldr	r3, [pc, #144]	@ (8001be8 <SystemInit+0x11c>)
 8001b56:	4a28      	ldr	r2, [pc, #160]	@ (8001bf8 <SystemInit+0x12c>)
 8001b58:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001b5a:	4b23      	ldr	r3, [pc, #140]	@ (8001be8 <SystemInit+0x11c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001b60:	4b21      	ldr	r3, [pc, #132]	@ (8001be8 <SystemInit+0x11c>)
 8001b62:	4a25      	ldr	r2, [pc, #148]	@ (8001bf8 <SystemInit+0x12c>)
 8001b64:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001b66:	4b20      	ldr	r3, [pc, #128]	@ (8001be8 <SystemInit+0x11c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001be8 <SystemInit+0x11c>)
 8001b6e:	4a22      	ldr	r2, [pc, #136]	@ (8001bf8 <SystemInit+0x12c>)
 8001b70:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001b72:	4b1d      	ldr	r3, [pc, #116]	@ (8001be8 <SystemInit+0x11c>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b78:	4b1b      	ldr	r3, [pc, #108]	@ (8001be8 <SystemInit+0x11c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a1a      	ldr	r2, [pc, #104]	@ (8001be8 <SystemInit+0x11c>)
 8001b7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b82:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001b84:	4b18      	ldr	r3, [pc, #96]	@ (8001be8 <SystemInit+0x11c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bfc <SystemInit+0x130>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c00 <SystemInit+0x134>)
 8001b90:	4013      	ands	r3, r2
 8001b92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b96:	d202      	bcs.n	8001b9e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001b98:	4b1a      	ldr	r3, [pc, #104]	@ (8001c04 <SystemInit+0x138>)
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001b9e:	4b12      	ldr	r3, [pc, #72]	@ (8001be8 <SystemInit+0x11c>)
 8001ba0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ba4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d113      	bne.n	8001bd4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001bac:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <SystemInit+0x11c>)
 8001bae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001bb2:	4a0d      	ldr	r2, [pc, #52]	@ (8001be8 <SystemInit+0x11c>)
 8001bb4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bb8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001bbc:	4b12      	ldr	r3, [pc, #72]	@ (8001c08 <SystemInit+0x13c>)
 8001bbe:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001bc2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001bc4:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <SystemInit+0x11c>)
 8001bc6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001bca:	4a07      	ldr	r2, [pc, #28]	@ (8001be8 <SystemInit+0x11c>)
 8001bcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001bd0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	e000ed00 	.word	0xe000ed00
 8001be4:	52002000 	.word	0x52002000
 8001be8:	58024400 	.word	0x58024400
 8001bec:	eaf6ed7f 	.word	0xeaf6ed7f
 8001bf0:	02020200 	.word	0x02020200
 8001bf4:	01ff0000 	.word	0x01ff0000
 8001bf8:	01010280 	.word	0x01010280
 8001bfc:	5c001000 	.word	0x5c001000
 8001c00:	ffff0000 	.word	0xffff0000
 8001c04:	51008108 	.word	0x51008108
 8001c08:	52004000 	.word	0x52004000

08001c0c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001c10:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <ExitRun0Mode+0x2c>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	4a08      	ldr	r2, [pc, #32]	@ (8001c38 <ExitRun0Mode+0x2c>)
 8001c16:	f043 0302 	orr.w	r3, r3, #2
 8001c1a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001c1c:	bf00      	nop
 8001c1e:	4b06      	ldr	r3, [pc, #24]	@ (8001c38 <ExitRun0Mode+0x2c>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d0f9      	beq.n	8001c1e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001c2a:	bf00      	nop
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	58024800 	.word	0x58024800

08001c3c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c40:	4b22      	ldr	r3, [pc, #136]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c42:	4a23      	ldr	r2, [pc, #140]	@ (8001cd0 <MX_USART2_UART_Init+0x94>)
 8001c44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c46:	4b21      	ldr	r3, [pc, #132]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c54:	4b1d      	ldr	r3, [pc, #116]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c60:	4b1a      	ldr	r3, [pc, #104]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c62:	220c      	movs	r2, #12
 8001c64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c66:	4b19      	ldr	r3, [pc, #100]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c72:	4b16      	ldr	r3, [pc, #88]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c78:	4b14      	ldr	r3, [pc, #80]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c84:	4811      	ldr	r0, [pc, #68]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c86:	f006 fab5 	bl	80081f4 <HAL_UART_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001c90:	f7ff fdba 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c94:	2100      	movs	r1, #0
 8001c96:	480d      	ldr	r0, [pc, #52]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001c98:	f008 f9cd 	bl	800a036 <HAL_UARTEx_SetTxFifoThreshold>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001ca2:	f7ff fdb1 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	4808      	ldr	r0, [pc, #32]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001caa:	f008 fa02 	bl	800a0b2 <HAL_UARTEx_SetRxFifoThreshold>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001cb4:	f7ff fda8 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001cb8:	4804      	ldr	r0, [pc, #16]	@ (8001ccc <MX_USART2_UART_Init+0x90>)
 8001cba:	f008 f983 	bl	8009fc4 <HAL_UARTEx_DisableFifoMode>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001cc4:	f7ff fda0 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cc8:	bf00      	nop
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	240002bc 	.word	0x240002bc
 8001cd0:	40004400 	.word	0x40004400

08001cd4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001cd8:	4b22      	ldr	r3, [pc, #136]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cda:	4a23      	ldr	r2, [pc, #140]	@ (8001d68 <MX_USART3_UART_Init+0x94>)
 8001cdc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1000000;
 8001cde:	4b21      	ldr	r3, [pc, #132]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001ce0:	4a22      	ldr	r2, [pc, #136]	@ (8001d6c <MX_USART3_UART_Init+0x98>)
 8001ce2:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ce4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cea:	4b1e      	ldr	r3, [pc, #120]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cf0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cf8:	220c      	movs	r2, #12
 8001cfa:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cfc:	4b19      	ldr	r3, [pc, #100]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d02:	4b18      	ldr	r3, [pc, #96]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d08:	4b16      	ldr	r3, [pc, #88]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d0e:	4b15      	ldr	r3, [pc, #84]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d14:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d1a:	4812      	ldr	r0, [pc, #72]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d1c:	f006 fa6a 	bl	80081f4 <HAL_UART_Init>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8001d26:	f7ff fd6f 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	480d      	ldr	r0, [pc, #52]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d2e:	f008 f982 	bl	800a036 <HAL_UARTEx_SetTxFifoThreshold>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 8001d38:	f7ff fd66 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	4809      	ldr	r0, [pc, #36]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d40:	f008 f9b7 	bl	800a0b2 <HAL_UARTEx_SetRxFifoThreshold>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 8001d4a:	f7ff fd5d 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001d4e:	4805      	ldr	r0, [pc, #20]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d50:	f008 f938 	bl	8009fc4 <HAL_UARTEx_DisableFifoMode>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 8001d5a:	f7ff fd55 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	24000350 	.word	0x24000350
 8001d68:	40004800 	.word	0x40004800
 8001d6c:	000f4240 	.word	0x000f4240

08001d70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b0bc      	sub	sp, #240	@ 0xf0
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d78:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	609a      	str	r2, [r3, #8]
 8001d84:	60da      	str	r2, [r3, #12]
 8001d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d88:	f107 0318 	add.w	r3, r7, #24
 8001d8c:	22c0      	movs	r2, #192	@ 0xc0
 8001d8e:	2100      	movs	r1, #0
 8001d90:	4618      	mov	r0, r3
 8001d92:	f009 f9aa 	bl	800b0ea <memset>
  if(uartHandle->Instance==USART2)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a9a      	ldr	r2, [pc, #616]	@ (8002004 <HAL_UART_MspInit+0x294>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	f040 80ac 	bne.w	8001efa <HAL_UART_MspInit+0x18a>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001da2:	f04f 0202 	mov.w	r2, #2
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001dae:	2300      	movs	r3, #0
 8001db0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001db4:	f107 0318 	add.w	r3, r7, #24
 8001db8:	4618      	mov	r0, r3
 8001dba:	f004 fbef 	bl	800659c <HAL_RCCEx_PeriphCLKConfig>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8001dc4:	f7ff fd20 	bl	8001808 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dc8:	4b8f      	ldr	r3, [pc, #572]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001dca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dce:	4a8e      	ldr	r2, [pc, #568]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dd4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001dd8:	4b8b      	ldr	r3, [pc, #556]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001dda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de2:	617b      	str	r3, [r7, #20]
 8001de4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de6:	4b88      	ldr	r3, [pc, #544]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001de8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dec:	4a86      	ldr	r2, [pc, #536]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001df6:	4b84      	ldr	r3, [pc, #528]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001df8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	613b      	str	r3, [r7, #16]
 8001e02:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e04:	230c      	movs	r3, #12
 8001e06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e1c:	2307      	movs	r3, #7
 8001e1e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e22:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001e26:	4619      	mov	r1, r3
 8001e28:	4878      	ldr	r0, [pc, #480]	@ (800200c <HAL_UART_MspInit+0x29c>)
 8001e2a:	f003 f9b3 	bl	8005194 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream0;
 8001e2e:	4b78      	ldr	r3, [pc, #480]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e30:	4a78      	ldr	r2, [pc, #480]	@ (8002014 <HAL_UART_MspInit+0x2a4>)
 8001e32:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001e34:	4b76      	ldr	r3, [pc, #472]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e36:	222c      	movs	r2, #44	@ 0x2c
 8001e38:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e3a:	4b75      	ldr	r3, [pc, #468]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e3c:	2240      	movs	r2, #64	@ 0x40
 8001e3e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e40:	4b73      	ldr	r3, [pc, #460]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e46:	4b72      	ldr	r3, [pc, #456]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e4c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e4e:	4b70      	ldr	r3, [pc, #448]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e54:	4b6e      	ldr	r3, [pc, #440]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001e5a:	4b6d      	ldr	r3, [pc, #436]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e60:	4b6b      	ldr	r3, [pc, #428]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e66:	4b6a      	ldr	r3, [pc, #424]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e6c:	4868      	ldr	r0, [pc, #416]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e6e:	f000 fb55 	bl	800251c <HAL_DMA_Init>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8001e78:	f7ff fcc6 	bl	8001808 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a64      	ldr	r2, [pc, #400]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e80:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001e82:	4a63      	ldr	r2, [pc, #396]	@ (8002010 <HAL_UART_MspInit+0x2a0>)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream2;
 8001e88:	4b63      	ldr	r3, [pc, #396]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001e8a:	4a64      	ldr	r2, [pc, #400]	@ (800201c <HAL_UART_MspInit+0x2ac>)
 8001e8c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001e8e:	4b62      	ldr	r3, [pc, #392]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001e90:	222b      	movs	r2, #43	@ 0x2b
 8001e92:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e94:	4b60      	ldr	r3, [pc, #384]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e9a:	4b5f      	ldr	r3, [pc, #380]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ea0:	4b5d      	ldr	r3, [pc, #372]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001ea2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ea6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ea8:	4b5b      	ldr	r3, [pc, #364]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001eae:	4b5a      	ldr	r3, [pc, #360]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001eb4:	4b58      	ldr	r3, [pc, #352]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001eb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001eba:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001ebc:	4b56      	ldr	r3, [pc, #344]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001ebe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ec2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ec4:	4b54      	ldr	r3, [pc, #336]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001eca:	4853      	ldr	r0, [pc, #332]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001ecc:	f000 fb26 	bl	800251c <HAL_DMA_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 8001ed6:	f7ff fc97 	bl	8001808 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a4e      	ldr	r2, [pc, #312]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001ede:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001ee2:	4a4d      	ldr	r2, [pc, #308]	@ (8002018 <HAL_UART_MspInit+0x2a8>)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2100      	movs	r1, #0
 8001eec:	2026      	movs	r0, #38	@ 0x26
 8001eee:	f000 fa68 	bl	80023c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ef2:	2026      	movs	r0, #38	@ 0x26
 8001ef4:	f000 fa7f 	bl	80023f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001ef8:	e080      	b.n	8001ffc <HAL_UART_MspInit+0x28c>
  else if(uartHandle->Instance==USART3)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a48      	ldr	r2, [pc, #288]	@ (8002020 <HAL_UART_MspInit+0x2b0>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d17b      	bne.n	8001ffc <HAL_UART_MspInit+0x28c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f04:	f04f 0202 	mov.w	r2, #2
 8001f08:	f04f 0300 	mov.w	r3, #0
 8001f0c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001f10:	2300      	movs	r3, #0
 8001f12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f16:	f107 0318 	add.w	r3, r7, #24
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f004 fb3e 	bl	800659c <HAL_RCCEx_PeriphCLKConfig>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 8001f26:	f7ff fc6f 	bl	8001808 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f2a:	4b37      	ldr	r3, [pc, #220]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001f2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f30:	4a35      	ldr	r2, [pc, #212]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001f32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f36:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f3a:	4b33      	ldr	r3, [pc, #204]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001f3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f48:	4b2f      	ldr	r3, [pc, #188]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f4e:	4a2e      	ldr	r2, [pc, #184]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001f50:	f043 0302 	orr.w	r3, r3, #2
 8001f54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f58:	4b2b      	ldr	r3, [pc, #172]	@ (8002008 <HAL_UART_MspInit+0x298>)
 8001f5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f66:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f80:	2307      	movs	r3, #7
 8001f82:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f86:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4825      	ldr	r0, [pc, #148]	@ (8002024 <HAL_UART_MspInit+0x2b4>)
 8001f8e:	f003 f901 	bl	8005194 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream1;
 8001f92:	4b25      	ldr	r3, [pc, #148]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001f94:	4a25      	ldr	r2, [pc, #148]	@ (800202c <HAL_UART_MspInit+0x2bc>)
 8001f96:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8001f98:	4b23      	ldr	r3, [pc, #140]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001f9a:	222e      	movs	r2, #46	@ 0x2e
 8001f9c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f9e:	4b22      	ldr	r3, [pc, #136]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fa0:	2240      	movs	r2, #64	@ 0x40
 8001fa2:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fa4:	4b20      	ldr	r3, [pc, #128]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001faa:	4b1f      	ldr	r3, [pc, #124]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fb0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fc4:	4b18      	ldr	r3, [pc, #96]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fca:	4b17      	ldr	r3, [pc, #92]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001fd0:	4815      	ldr	r0, [pc, #84]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fd2:	f000 faa3 	bl	800251c <HAL_DMA_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_UART_MspInit+0x270>
      Error_Handler();
 8001fdc:	f7ff fc14 	bl	8001808 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a11      	ldr	r2, [pc, #68]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fe4:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001fe6:	4a10      	ldr	r2, [pc, #64]	@ (8002028 <HAL_UART_MspInit+0x2b8>)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001fec:	2200      	movs	r2, #0
 8001fee:	2100      	movs	r1, #0
 8001ff0:	2027      	movs	r0, #39	@ 0x27
 8001ff2:	f000 f9e6 	bl	80023c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ff6:	2027      	movs	r0, #39	@ 0x27
 8001ff8:	f000 f9fd 	bl	80023f6 <HAL_NVIC_EnableIRQ>
}
 8001ffc:	bf00      	nop
 8001ffe:	37f0      	adds	r7, #240	@ 0xf0
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40004400 	.word	0x40004400
 8002008:	58024400 	.word	0x58024400
 800200c:	58020000 	.word	0x58020000
 8002010:	240003e4 	.word	0x240003e4
 8002014:	40020010 	.word	0x40020010
 8002018:	2400045c 	.word	0x2400045c
 800201c:	40020040 	.word	0x40020040
 8002020:	40004800 	.word	0x40004800
 8002024:	58020400 	.word	0x58020400
 8002028:	240004d4 	.word	0x240004d4
 800202c:	40020028 	.word	0x40020028

08002030 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002030:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800206c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002034:	f7ff fdea 	bl	8001c0c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002038:	f7ff fd48 	bl	8001acc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800203c:	480c      	ldr	r0, [pc, #48]	@ (8002070 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800203e:	490d      	ldr	r1, [pc, #52]	@ (8002074 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002040:	4a0d      	ldr	r2, [pc, #52]	@ (8002078 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002044:	e002      	b.n	800204c <LoopCopyDataInit>

08002046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800204a:	3304      	adds	r3, #4

0800204c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800204c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800204e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002050:	d3f9      	bcc.n	8002046 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002052:	4a0a      	ldr	r2, [pc, #40]	@ (800207c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002054:	4c0a      	ldr	r4, [pc, #40]	@ (8002080 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002058:	e001      	b.n	800205e <LoopFillZerobss>

0800205a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800205a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800205c:	3204      	adds	r2, #4

0800205e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800205e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002060:	d3fb      	bcc.n	800205a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002062:	f009 f8b1 	bl	800b1c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002066:	f7ff fadf 	bl	8001628 <main>
  bx  lr
 800206a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800206c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002070:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002074:	24000208 	.word	0x24000208
  ldr r2, =_sidata
 8002078:	0800f62c 	.word	0x0800f62c
  ldr r2, =_sbss
 800207c:	24000208 	.word	0x24000208
  ldr r4, =_ebss
 8002080:	2400069c 	.word	0x2400069c

08002084 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002084:	e7fe      	b.n	8002084 <ADC3_IRQHandler>
	...

08002088 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800208e:	2003      	movs	r0, #3
 8002090:	f000 f98c 	bl	80023ac <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002094:	f004 f8ac 	bl	80061f0 <HAL_RCC_GetSysClockFreq>
 8002098:	4602      	mov	r2, r0
 800209a:	4b15      	ldr	r3, [pc, #84]	@ (80020f0 <HAL_Init+0x68>)
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	0a1b      	lsrs	r3, r3, #8
 80020a0:	f003 030f 	and.w	r3, r3, #15
 80020a4:	4913      	ldr	r1, [pc, #76]	@ (80020f4 <HAL_Init+0x6c>)
 80020a6:	5ccb      	ldrb	r3, [r1, r3]
 80020a8:	f003 031f 	and.w	r3, r3, #31
 80020ac:	fa22 f303 	lsr.w	r3, r2, r3
 80020b0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80020b2:	4b0f      	ldr	r3, [pc, #60]	@ (80020f0 <HAL_Init+0x68>)
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	4a0e      	ldr	r2, [pc, #56]	@ (80020f4 <HAL_Init+0x6c>)
 80020bc:	5cd3      	ldrb	r3, [r2, r3]
 80020be:	f003 031f 	and.w	r3, r3, #31
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	fa22 f303 	lsr.w	r3, r2, r3
 80020c8:	4a0b      	ldr	r2, [pc, #44]	@ (80020f8 <HAL_Init+0x70>)
 80020ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80020cc:	4a0b      	ldr	r2, [pc, #44]	@ (80020fc <HAL_Init+0x74>)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020d2:	200f      	movs	r0, #15
 80020d4:	f000 f814 	bl	8002100 <HAL_InitTick>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e002      	b.n	80020e8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80020e2:	f7ff fb97 	bl	8001814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020e6:	2300      	movs	r3, #0
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	58024400 	.word	0x58024400
 80020f4:	0800f198 	.word	0x0800f198
 80020f8:	24000034 	.word	0x24000034
 80020fc:	24000030 	.word	0x24000030

08002100 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002108:	4b15      	ldr	r3, [pc, #84]	@ (8002160 <HAL_InitTick+0x60>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e021      	b.n	8002158 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002114:	4b13      	ldr	r3, [pc, #76]	@ (8002164 <HAL_InitTick+0x64>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b11      	ldr	r3, [pc, #68]	@ (8002160 <HAL_InitTick+0x60>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	4619      	mov	r1, r3
 800211e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002122:	fbb3 f3f1 	udiv	r3, r3, r1
 8002126:	fbb2 f3f3 	udiv	r3, r2, r3
 800212a:	4618      	mov	r0, r3
 800212c:	f000 f971 	bl	8002412 <HAL_SYSTICK_Config>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e00e      	b.n	8002158 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b0f      	cmp	r3, #15
 800213e:	d80a      	bhi.n	8002156 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002140:	2200      	movs	r2, #0
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	f04f 30ff 	mov.w	r0, #4294967295
 8002148:	f000 f93b 	bl	80023c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800214c:	4a06      	ldr	r2, [pc, #24]	@ (8002168 <HAL_InitTick+0x68>)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002152:	2300      	movs	r3, #0
 8002154:	e000      	b.n	8002158 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
}
 8002158:	4618      	mov	r0, r3
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	2400003c 	.word	0x2400003c
 8002164:	24000030 	.word	0x24000030
 8002168:	24000038 	.word	0x24000038

0800216c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002170:	4b06      	ldr	r3, [pc, #24]	@ (800218c <HAL_IncTick+0x20>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	461a      	mov	r2, r3
 8002176:	4b06      	ldr	r3, [pc, #24]	@ (8002190 <HAL_IncTick+0x24>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4413      	add	r3, r2
 800217c:	4a04      	ldr	r2, [pc, #16]	@ (8002190 <HAL_IncTick+0x24>)
 800217e:	6013      	str	r3, [r2, #0]
}
 8002180:	bf00      	nop
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	2400003c 	.word	0x2400003c
 8002190:	2400054c 	.word	0x2400054c

08002194 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  return uwTick;
 8002198:	4b03      	ldr	r3, [pc, #12]	@ (80021a8 <HAL_GetTick+0x14>)
 800219a:	681b      	ldr	r3, [r3, #0]
}
 800219c:	4618      	mov	r0, r3
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	2400054c 	.word	0x2400054c

080021ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021b4:	f7ff ffee 	bl	8002194 <HAL_GetTick>
 80021b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c4:	d005      	beq.n	80021d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021c6:	4b0a      	ldr	r3, [pc, #40]	@ (80021f0 <HAL_Delay+0x44>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	461a      	mov	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	4413      	add	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021d2:	bf00      	nop
 80021d4:	f7ff ffde 	bl	8002194 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d8f7      	bhi.n	80021d4 <HAL_Delay+0x28>
  {
  }
}
 80021e4:	bf00      	nop
 80021e6:	bf00      	nop
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	2400003c 	.word	0x2400003c

080021f4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80021f8:	4b03      	ldr	r3, [pc, #12]	@ (8002208 <HAL_GetREVID+0x14>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	0c1b      	lsrs	r3, r3, #16
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	5c001000 	.word	0x5c001000

0800220c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f003 0307 	and.w	r3, r3, #7
 800221a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800221c:	4b0b      	ldr	r3, [pc, #44]	@ (800224c <__NVIC_SetPriorityGrouping+0x40>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002222:	68ba      	ldr	r2, [r7, #8]
 8002224:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002228:	4013      	ands	r3, r2
 800222a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002234:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <__NVIC_SetPriorityGrouping+0x44>)
 8002236:	4313      	orrs	r3, r2
 8002238:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800223a:	4a04      	ldr	r2, [pc, #16]	@ (800224c <__NVIC_SetPriorityGrouping+0x40>)
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	60d3      	str	r3, [r2, #12]
}
 8002240:	bf00      	nop
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	e000ed00 	.word	0xe000ed00
 8002250:	05fa0000 	.word	0x05fa0000

08002254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002258:	4b04      	ldr	r3, [pc, #16]	@ (800226c <__NVIC_GetPriorityGrouping+0x18>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	0a1b      	lsrs	r3, r3, #8
 800225e:	f003 0307 	and.w	r3, r3, #7
}
 8002262:	4618      	mov	r0, r3
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	e000ed00 	.word	0xe000ed00

08002270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800227a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800227e:	2b00      	cmp	r3, #0
 8002280:	db0b      	blt.n	800229a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002282:	88fb      	ldrh	r3, [r7, #6]
 8002284:	f003 021f 	and.w	r2, r3, #31
 8002288:	4907      	ldr	r1, [pc, #28]	@ (80022a8 <__NVIC_EnableIRQ+0x38>)
 800228a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800228e:	095b      	lsrs	r3, r3, #5
 8002290:	2001      	movs	r0, #1
 8002292:	fa00 f202 	lsl.w	r2, r0, r2
 8002296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800229a:	bf00      	nop
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	e000e100 	.word	0xe000e100

080022ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	6039      	str	r1, [r7, #0]
 80022b6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80022b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	db0a      	blt.n	80022d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	b2da      	uxtb	r2, r3
 80022c4:	490c      	ldr	r1, [pc, #48]	@ (80022f8 <__NVIC_SetPriority+0x4c>)
 80022c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022ca:	0112      	lsls	r2, r2, #4
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	440b      	add	r3, r1
 80022d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d4:	e00a      	b.n	80022ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	4908      	ldr	r1, [pc, #32]	@ (80022fc <__NVIC_SetPriority+0x50>)
 80022dc:	88fb      	ldrh	r3, [r7, #6]
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	3b04      	subs	r3, #4
 80022e4:	0112      	lsls	r2, r2, #4
 80022e6:	b2d2      	uxtb	r2, r2
 80022e8:	440b      	add	r3, r1
 80022ea:	761a      	strb	r2, [r3, #24]
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	e000e100 	.word	0xe000e100
 80022fc:	e000ed00 	.word	0xe000ed00

08002300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002300:	b480      	push	{r7}
 8002302:	b089      	sub	sp, #36	@ 0x24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	f1c3 0307 	rsb	r3, r3, #7
 800231a:	2b04      	cmp	r3, #4
 800231c:	bf28      	it	cs
 800231e:	2304      	movcs	r3, #4
 8002320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	3304      	adds	r3, #4
 8002326:	2b06      	cmp	r3, #6
 8002328:	d902      	bls.n	8002330 <NVIC_EncodePriority+0x30>
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	3b03      	subs	r3, #3
 800232e:	e000      	b.n	8002332 <NVIC_EncodePriority+0x32>
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002334:	f04f 32ff 	mov.w	r2, #4294967295
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43da      	mvns	r2, r3
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	401a      	ands	r2, r3
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002348:	f04f 31ff 	mov.w	r1, #4294967295
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	fa01 f303 	lsl.w	r3, r1, r3
 8002352:	43d9      	mvns	r1, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002358:	4313      	orrs	r3, r2
         );
}
 800235a:	4618      	mov	r0, r3
 800235c:	3724      	adds	r7, #36	@ 0x24
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
	...

08002368 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3b01      	subs	r3, #1
 8002374:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002378:	d301      	bcc.n	800237e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800237a:	2301      	movs	r3, #1
 800237c:	e00f      	b.n	800239e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800237e:	4a0a      	ldr	r2, [pc, #40]	@ (80023a8 <SysTick_Config+0x40>)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3b01      	subs	r3, #1
 8002384:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002386:	210f      	movs	r1, #15
 8002388:	f04f 30ff 	mov.w	r0, #4294967295
 800238c:	f7ff ff8e 	bl	80022ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002390:	4b05      	ldr	r3, [pc, #20]	@ (80023a8 <SysTick_Config+0x40>)
 8002392:	2200      	movs	r2, #0
 8002394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002396:	4b04      	ldr	r3, [pc, #16]	@ (80023a8 <SysTick_Config+0x40>)
 8002398:	2207      	movs	r2, #7
 800239a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	e000e010 	.word	0xe000e010

080023ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff ff29 	bl	800220c <__NVIC_SetPriorityGrouping>
}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b086      	sub	sp, #24
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	4603      	mov	r3, r0
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	607a      	str	r2, [r7, #4]
 80023ce:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023d0:	f7ff ff40 	bl	8002254 <__NVIC_GetPriorityGrouping>
 80023d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	68b9      	ldr	r1, [r7, #8]
 80023da:	6978      	ldr	r0, [r7, #20]
 80023dc:	f7ff ff90 	bl	8002300 <NVIC_EncodePriority>
 80023e0:	4602      	mov	r2, r0
 80023e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80023e6:	4611      	mov	r1, r2
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff ff5f 	bl	80022ac <__NVIC_SetPriority>
}
 80023ee:	bf00      	nop
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b082      	sub	sp, #8
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	4603      	mov	r3, r0
 80023fe:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002400:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff ff33 	bl	8002270 <__NVIC_EnableIRQ>
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b082      	sub	sp, #8
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f7ff ffa4 	bl	8002368 <SysTick_Config>
 8002420:	4603      	mov	r3, r0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
	...

0800242c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002430:	f3bf 8f5f 	dmb	sy
}
 8002434:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002436:	4b07      	ldr	r3, [pc, #28]	@ (8002454 <HAL_MPU_Disable+0x28>)
 8002438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243a:	4a06      	ldr	r2, [pc, #24]	@ (8002454 <HAL_MPU_Disable+0x28>)
 800243c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002440:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002442:	4b05      	ldr	r3, [pc, #20]	@ (8002458 <HAL_MPU_Disable+0x2c>)
 8002444:	2200      	movs	r2, #0
 8002446:	605a      	str	r2, [r3, #4]
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	e000ed00 	.word	0xe000ed00
 8002458:	e000ed90 	.word	0xe000ed90

0800245c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002464:	4a0b      	ldr	r2, [pc, #44]	@ (8002494 <HAL_MPU_Enable+0x38>)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800246e:	4b0a      	ldr	r3, [pc, #40]	@ (8002498 <HAL_MPU_Enable+0x3c>)
 8002470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002472:	4a09      	ldr	r2, [pc, #36]	@ (8002498 <HAL_MPU_Enable+0x3c>)
 8002474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002478:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800247a:	f3bf 8f4f 	dsb	sy
}
 800247e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002480:	f3bf 8f6f 	isb	sy
}
 8002484:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	e000ed90 	.word	0xe000ed90
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	785a      	ldrb	r2, [r3, #1]
 80024a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002518 <HAL_MPU_ConfigRegion+0x7c>)
 80024aa:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80024ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002518 <HAL_MPU_ConfigRegion+0x7c>)
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	4a19      	ldr	r2, [pc, #100]	@ (8002518 <HAL_MPU_ConfigRegion+0x7c>)
 80024b2:	f023 0301 	bic.w	r3, r3, #1
 80024b6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80024b8:	4a17      	ldr	r2, [pc, #92]	@ (8002518 <HAL_MPU_ConfigRegion+0x7c>)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	7b1b      	ldrb	r3, [r3, #12]
 80024c4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	7adb      	ldrb	r3, [r3, #11]
 80024ca:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	7a9b      	ldrb	r3, [r3, #10]
 80024d2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	7b5b      	ldrb	r3, [r3, #13]
 80024da:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	7b9b      	ldrb	r3, [r3, #14]
 80024e2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80024e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	7bdb      	ldrb	r3, [r3, #15]
 80024ea:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80024ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	7a5b      	ldrb	r3, [r3, #9]
 80024f2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80024f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	7a1b      	ldrb	r3, [r3, #8]
 80024fa:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80024fc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	7812      	ldrb	r2, [r2, #0]
 8002502:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002504:	4a04      	ldr	r2, [pc, #16]	@ (8002518 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002506:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002508:	6113      	str	r3, [r2, #16]
}
 800250a:	bf00      	nop
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	e000ed90 	.word	0xe000ed90

0800251c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002524:	f7ff fe36 	bl	8002194 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e316      	b.n	8002b62 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a66      	ldr	r2, [pc, #408]	@ (80026d4 <HAL_DMA_Init+0x1b8>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d04a      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a65      	ldr	r2, [pc, #404]	@ (80026d8 <HAL_DMA_Init+0x1bc>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d045      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a63      	ldr	r2, [pc, #396]	@ (80026dc <HAL_DMA_Init+0x1c0>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d040      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a62      	ldr	r2, [pc, #392]	@ (80026e0 <HAL_DMA_Init+0x1c4>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d03b      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a60      	ldr	r2, [pc, #384]	@ (80026e4 <HAL_DMA_Init+0x1c8>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d036      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a5f      	ldr	r2, [pc, #380]	@ (80026e8 <HAL_DMA_Init+0x1cc>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d031      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a5d      	ldr	r2, [pc, #372]	@ (80026ec <HAL_DMA_Init+0x1d0>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d02c      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a5c      	ldr	r2, [pc, #368]	@ (80026f0 <HAL_DMA_Init+0x1d4>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d027      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a5a      	ldr	r2, [pc, #360]	@ (80026f4 <HAL_DMA_Init+0x1d8>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d022      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a59      	ldr	r2, [pc, #356]	@ (80026f8 <HAL_DMA_Init+0x1dc>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d01d      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a57      	ldr	r2, [pc, #348]	@ (80026fc <HAL_DMA_Init+0x1e0>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d018      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a56      	ldr	r2, [pc, #344]	@ (8002700 <HAL_DMA_Init+0x1e4>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d013      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a54      	ldr	r2, [pc, #336]	@ (8002704 <HAL_DMA_Init+0x1e8>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d00e      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a53      	ldr	r2, [pc, #332]	@ (8002708 <HAL_DMA_Init+0x1ec>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d009      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a51      	ldr	r2, [pc, #324]	@ (800270c <HAL_DMA_Init+0x1f0>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d004      	beq.n	80025d4 <HAL_DMA_Init+0xb8>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a50      	ldr	r2, [pc, #320]	@ (8002710 <HAL_DMA_Init+0x1f4>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d101      	bne.n	80025d8 <HAL_DMA_Init+0xbc>
 80025d4:	2301      	movs	r3, #1
 80025d6:	e000      	b.n	80025da <HAL_DMA_Init+0xbe>
 80025d8:	2300      	movs	r3, #0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f000 813b 	beq.w	8002856 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2202      	movs	r2, #2
 80025e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a37      	ldr	r2, [pc, #220]	@ (80026d4 <HAL_DMA_Init+0x1b8>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d04a      	beq.n	8002690 <HAL_DMA_Init+0x174>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a36      	ldr	r2, [pc, #216]	@ (80026d8 <HAL_DMA_Init+0x1bc>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d045      	beq.n	8002690 <HAL_DMA_Init+0x174>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a34      	ldr	r2, [pc, #208]	@ (80026dc <HAL_DMA_Init+0x1c0>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d040      	beq.n	8002690 <HAL_DMA_Init+0x174>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a33      	ldr	r2, [pc, #204]	@ (80026e0 <HAL_DMA_Init+0x1c4>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d03b      	beq.n	8002690 <HAL_DMA_Init+0x174>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a31      	ldr	r2, [pc, #196]	@ (80026e4 <HAL_DMA_Init+0x1c8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d036      	beq.n	8002690 <HAL_DMA_Init+0x174>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a30      	ldr	r2, [pc, #192]	@ (80026e8 <HAL_DMA_Init+0x1cc>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d031      	beq.n	8002690 <HAL_DMA_Init+0x174>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a2e      	ldr	r2, [pc, #184]	@ (80026ec <HAL_DMA_Init+0x1d0>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d02c      	beq.n	8002690 <HAL_DMA_Init+0x174>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a2d      	ldr	r2, [pc, #180]	@ (80026f0 <HAL_DMA_Init+0x1d4>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d027      	beq.n	8002690 <HAL_DMA_Init+0x174>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a2b      	ldr	r2, [pc, #172]	@ (80026f4 <HAL_DMA_Init+0x1d8>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d022      	beq.n	8002690 <HAL_DMA_Init+0x174>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a2a      	ldr	r2, [pc, #168]	@ (80026f8 <HAL_DMA_Init+0x1dc>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d01d      	beq.n	8002690 <HAL_DMA_Init+0x174>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a28      	ldr	r2, [pc, #160]	@ (80026fc <HAL_DMA_Init+0x1e0>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d018      	beq.n	8002690 <HAL_DMA_Init+0x174>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a27      	ldr	r2, [pc, #156]	@ (8002700 <HAL_DMA_Init+0x1e4>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d013      	beq.n	8002690 <HAL_DMA_Init+0x174>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a25      	ldr	r2, [pc, #148]	@ (8002704 <HAL_DMA_Init+0x1e8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d00e      	beq.n	8002690 <HAL_DMA_Init+0x174>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a24      	ldr	r2, [pc, #144]	@ (8002708 <HAL_DMA_Init+0x1ec>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d009      	beq.n	8002690 <HAL_DMA_Init+0x174>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a22      	ldr	r2, [pc, #136]	@ (800270c <HAL_DMA_Init+0x1f0>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d004      	beq.n	8002690 <HAL_DMA_Init+0x174>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a21      	ldr	r2, [pc, #132]	@ (8002710 <HAL_DMA_Init+0x1f4>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d108      	bne.n	80026a2 <HAL_DMA_Init+0x186>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 0201 	bic.w	r2, r2, #1
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	e007      	b.n	80026b2 <HAL_DMA_Init+0x196>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 0201 	bic.w	r2, r2, #1
 80026b0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80026b2:	e02f      	b.n	8002714 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026b4:	f7ff fd6e 	bl	8002194 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b05      	cmp	r3, #5
 80026c0:	d928      	bls.n	8002714 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2220      	movs	r2, #32
 80026c6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2203      	movs	r2, #3
 80026cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e246      	b.n	8002b62 <HAL_DMA_Init+0x646>
 80026d4:	40020010 	.word	0x40020010
 80026d8:	40020028 	.word	0x40020028
 80026dc:	40020040 	.word	0x40020040
 80026e0:	40020058 	.word	0x40020058
 80026e4:	40020070 	.word	0x40020070
 80026e8:	40020088 	.word	0x40020088
 80026ec:	400200a0 	.word	0x400200a0
 80026f0:	400200b8 	.word	0x400200b8
 80026f4:	40020410 	.word	0x40020410
 80026f8:	40020428 	.word	0x40020428
 80026fc:	40020440 	.word	0x40020440
 8002700:	40020458 	.word	0x40020458
 8002704:	40020470 	.word	0x40020470
 8002708:	40020488 	.word	0x40020488
 800270c:	400204a0 	.word	0x400204a0
 8002710:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1c8      	bne.n	80026b4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800272a:	697a      	ldr	r2, [r7, #20]
 800272c:	4b83      	ldr	r3, [pc, #524]	@ (800293c <HAL_DMA_Init+0x420>)
 800272e:	4013      	ands	r3, r2
 8002730:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800273a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002746:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002752:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	4313      	orrs	r3, r2
 800275e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002764:	2b04      	cmp	r3, #4
 8002766:	d107      	bne.n	8002778 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002770:	4313      	orrs	r3, r2
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	4313      	orrs	r3, r2
 8002776:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002778:	4b71      	ldr	r3, [pc, #452]	@ (8002940 <HAL_DMA_Init+0x424>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	4b71      	ldr	r3, [pc, #452]	@ (8002944 <HAL_DMA_Init+0x428>)
 800277e:	4013      	ands	r3, r2
 8002780:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002784:	d328      	bcc.n	80027d8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b28      	cmp	r3, #40	@ 0x28
 800278c:	d903      	bls.n	8002796 <HAL_DMA_Init+0x27a>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	2b2e      	cmp	r3, #46	@ 0x2e
 8002794:	d917      	bls.n	80027c6 <HAL_DMA_Init+0x2aa>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	2b3e      	cmp	r3, #62	@ 0x3e
 800279c:	d903      	bls.n	80027a6 <HAL_DMA_Init+0x28a>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	2b42      	cmp	r3, #66	@ 0x42
 80027a4:	d90f      	bls.n	80027c6 <HAL_DMA_Init+0x2aa>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b46      	cmp	r3, #70	@ 0x46
 80027ac:	d903      	bls.n	80027b6 <HAL_DMA_Init+0x29a>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b48      	cmp	r3, #72	@ 0x48
 80027b4:	d907      	bls.n	80027c6 <HAL_DMA_Init+0x2aa>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b4e      	cmp	r3, #78	@ 0x4e
 80027bc:	d905      	bls.n	80027ca <HAL_DMA_Init+0x2ae>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2b52      	cmp	r3, #82	@ 0x52
 80027c4:	d801      	bhi.n	80027ca <HAL_DMA_Init+0x2ae>
 80027c6:	2301      	movs	r3, #1
 80027c8:	e000      	b.n	80027cc <HAL_DMA_Init+0x2b0>
 80027ca:	2300      	movs	r3, #0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d003      	beq.n	80027d8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027d6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f023 0307 	bic.w	r3, r3, #7
 80027ee:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fe:	2b04      	cmp	r3, #4
 8002800:	d117      	bne.n	8002832 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	4313      	orrs	r3, r2
 800280a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00e      	beq.n	8002832 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f002 fb33 	bl	8004e80 <DMA_CheckFifoParam>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d008      	beq.n	8002832 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2240      	movs	r2, #64	@ 0x40
 8002824:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e197      	b.n	8002b62 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f002 fa6e 	bl	8004d1c <DMA_CalcBaseAndBitshift>
 8002840:	4603      	mov	r3, r0
 8002842:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002848:	f003 031f 	and.w	r3, r3, #31
 800284c:	223f      	movs	r2, #63	@ 0x3f
 800284e:	409a      	lsls	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	e0cd      	b.n	80029f2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a3b      	ldr	r2, [pc, #236]	@ (8002948 <HAL_DMA_Init+0x42c>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d022      	beq.n	80028a6 <HAL_DMA_Init+0x38a>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a39      	ldr	r2, [pc, #228]	@ (800294c <HAL_DMA_Init+0x430>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d01d      	beq.n	80028a6 <HAL_DMA_Init+0x38a>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a38      	ldr	r2, [pc, #224]	@ (8002950 <HAL_DMA_Init+0x434>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d018      	beq.n	80028a6 <HAL_DMA_Init+0x38a>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a36      	ldr	r2, [pc, #216]	@ (8002954 <HAL_DMA_Init+0x438>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d013      	beq.n	80028a6 <HAL_DMA_Init+0x38a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a35      	ldr	r2, [pc, #212]	@ (8002958 <HAL_DMA_Init+0x43c>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d00e      	beq.n	80028a6 <HAL_DMA_Init+0x38a>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a33      	ldr	r2, [pc, #204]	@ (800295c <HAL_DMA_Init+0x440>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d009      	beq.n	80028a6 <HAL_DMA_Init+0x38a>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a32      	ldr	r2, [pc, #200]	@ (8002960 <HAL_DMA_Init+0x444>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d004      	beq.n	80028a6 <HAL_DMA_Init+0x38a>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a30      	ldr	r2, [pc, #192]	@ (8002964 <HAL_DMA_Init+0x448>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d101      	bne.n	80028aa <HAL_DMA_Init+0x38e>
 80028a6:	2301      	movs	r3, #1
 80028a8:	e000      	b.n	80028ac <HAL_DMA_Init+0x390>
 80028aa:	2300      	movs	r3, #0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 8097 	beq.w	80029e0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a24      	ldr	r2, [pc, #144]	@ (8002948 <HAL_DMA_Init+0x42c>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d021      	beq.n	8002900 <HAL_DMA_Init+0x3e4>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a22      	ldr	r2, [pc, #136]	@ (800294c <HAL_DMA_Init+0x430>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d01c      	beq.n	8002900 <HAL_DMA_Init+0x3e4>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a21      	ldr	r2, [pc, #132]	@ (8002950 <HAL_DMA_Init+0x434>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d017      	beq.n	8002900 <HAL_DMA_Init+0x3e4>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002954 <HAL_DMA_Init+0x438>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d012      	beq.n	8002900 <HAL_DMA_Init+0x3e4>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a1e      	ldr	r2, [pc, #120]	@ (8002958 <HAL_DMA_Init+0x43c>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d00d      	beq.n	8002900 <HAL_DMA_Init+0x3e4>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a1c      	ldr	r2, [pc, #112]	@ (800295c <HAL_DMA_Init+0x440>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d008      	beq.n	8002900 <HAL_DMA_Init+0x3e4>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a1b      	ldr	r2, [pc, #108]	@ (8002960 <HAL_DMA_Init+0x444>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d003      	beq.n	8002900 <HAL_DMA_Init+0x3e4>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a19      	ldr	r2, [pc, #100]	@ (8002964 <HAL_DMA_Init+0x448>)
 80028fe:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2202      	movs	r2, #2
 8002904:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	4b13      	ldr	r3, [pc, #76]	@ (8002968 <HAL_DMA_Init+0x44c>)
 800291c:	4013      	ands	r3, r2
 800291e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	2b40      	cmp	r3, #64	@ 0x40
 8002926:	d021      	beq.n	800296c <HAL_DMA_Init+0x450>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	2b80      	cmp	r3, #128	@ 0x80
 800292e:	d102      	bne.n	8002936 <HAL_DMA_Init+0x41a>
 8002930:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002934:	e01b      	b.n	800296e <HAL_DMA_Init+0x452>
 8002936:	2300      	movs	r3, #0
 8002938:	e019      	b.n	800296e <HAL_DMA_Init+0x452>
 800293a:	bf00      	nop
 800293c:	fe10803f 	.word	0xfe10803f
 8002940:	5c001000 	.word	0x5c001000
 8002944:	ffff0000 	.word	0xffff0000
 8002948:	58025408 	.word	0x58025408
 800294c:	5802541c 	.word	0x5802541c
 8002950:	58025430 	.word	0x58025430
 8002954:	58025444 	.word	0x58025444
 8002958:	58025458 	.word	0x58025458
 800295c:	5802546c 	.word	0x5802546c
 8002960:	58025480 	.word	0x58025480
 8002964:	58025494 	.word	0x58025494
 8002968:	fffe000f 	.word	0xfffe000f
 800296c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	68d2      	ldr	r2, [r2, #12]
 8002972:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002974:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800297c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002984:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800298c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002994:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800299c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	697a      	ldr	r2, [r7, #20]
 80029aa:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	461a      	mov	r2, r3
 80029b2:	4b6e      	ldr	r3, [pc, #440]	@ (8002b6c <HAL_DMA_Init+0x650>)
 80029b4:	4413      	add	r3, r2
 80029b6:	4a6e      	ldr	r2, [pc, #440]	@ (8002b70 <HAL_DMA_Init+0x654>)
 80029b8:	fba2 2303 	umull	r2, r3, r2, r3
 80029bc:	091b      	lsrs	r3, r3, #4
 80029be:	009a      	lsls	r2, r3, #2
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f002 f9a9 	bl	8004d1c <DMA_CalcBaseAndBitshift>
 80029ca:	4603      	mov	r3, r0
 80029cc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d2:	f003 031f 	and.w	r3, r3, #31
 80029d6:	2201      	movs	r2, #1
 80029d8:	409a      	lsls	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	e008      	b.n	80029f2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2240      	movs	r2, #64	@ 0x40
 80029e4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2203      	movs	r2, #3
 80029ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e0b7      	b.n	8002b62 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a5f      	ldr	r2, [pc, #380]	@ (8002b74 <HAL_DMA_Init+0x658>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d072      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a5d      	ldr	r2, [pc, #372]	@ (8002b78 <HAL_DMA_Init+0x65c>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d06d      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a5c      	ldr	r2, [pc, #368]	@ (8002b7c <HAL_DMA_Init+0x660>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d068      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a5a      	ldr	r2, [pc, #360]	@ (8002b80 <HAL_DMA_Init+0x664>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d063      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a59      	ldr	r2, [pc, #356]	@ (8002b84 <HAL_DMA_Init+0x668>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d05e      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a57      	ldr	r2, [pc, #348]	@ (8002b88 <HAL_DMA_Init+0x66c>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d059      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a56      	ldr	r2, [pc, #344]	@ (8002b8c <HAL_DMA_Init+0x670>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d054      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a54      	ldr	r2, [pc, #336]	@ (8002b90 <HAL_DMA_Init+0x674>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d04f      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a53      	ldr	r2, [pc, #332]	@ (8002b94 <HAL_DMA_Init+0x678>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d04a      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a51      	ldr	r2, [pc, #324]	@ (8002b98 <HAL_DMA_Init+0x67c>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d045      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a50      	ldr	r2, [pc, #320]	@ (8002b9c <HAL_DMA_Init+0x680>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d040      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a4e      	ldr	r2, [pc, #312]	@ (8002ba0 <HAL_DMA_Init+0x684>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d03b      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a4d      	ldr	r2, [pc, #308]	@ (8002ba4 <HAL_DMA_Init+0x688>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d036      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a4b      	ldr	r2, [pc, #300]	@ (8002ba8 <HAL_DMA_Init+0x68c>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d031      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a4a      	ldr	r2, [pc, #296]	@ (8002bac <HAL_DMA_Init+0x690>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d02c      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a48      	ldr	r2, [pc, #288]	@ (8002bb0 <HAL_DMA_Init+0x694>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d027      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a47      	ldr	r2, [pc, #284]	@ (8002bb4 <HAL_DMA_Init+0x698>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d022      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a45      	ldr	r2, [pc, #276]	@ (8002bb8 <HAL_DMA_Init+0x69c>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d01d      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a44      	ldr	r2, [pc, #272]	@ (8002bbc <HAL_DMA_Init+0x6a0>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d018      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a42      	ldr	r2, [pc, #264]	@ (8002bc0 <HAL_DMA_Init+0x6a4>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d013      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a41      	ldr	r2, [pc, #260]	@ (8002bc4 <HAL_DMA_Init+0x6a8>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d00e      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a3f      	ldr	r2, [pc, #252]	@ (8002bc8 <HAL_DMA_Init+0x6ac>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d009      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a3e      	ldr	r2, [pc, #248]	@ (8002bcc <HAL_DMA_Init+0x6b0>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d004      	beq.n	8002ae2 <HAL_DMA_Init+0x5c6>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a3c      	ldr	r2, [pc, #240]	@ (8002bd0 <HAL_DMA_Init+0x6b4>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d101      	bne.n	8002ae6 <HAL_DMA_Init+0x5ca>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e000      	b.n	8002ae8 <HAL_DMA_Init+0x5cc>
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d032      	beq.n	8002b52 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f002 fa43 	bl	8004f78 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	2b80      	cmp	r3, #128	@ 0x80
 8002af8:	d102      	bne.n	8002b00 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b08:	b2d2      	uxtb	r2, r2
 8002b0a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002b14:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d010      	beq.n	8002b40 <HAL_DMA_Init+0x624>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b08      	cmp	r3, #8
 8002b24:	d80c      	bhi.n	8002b40 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f002 fac0 	bl	80050ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002b3c:	605a      	str	r2, [r3, #4]
 8002b3e:	e008      	b.n	8002b52 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	a7fdabf8 	.word	0xa7fdabf8
 8002b70:	cccccccd 	.word	0xcccccccd
 8002b74:	40020010 	.word	0x40020010
 8002b78:	40020028 	.word	0x40020028
 8002b7c:	40020040 	.word	0x40020040
 8002b80:	40020058 	.word	0x40020058
 8002b84:	40020070 	.word	0x40020070
 8002b88:	40020088 	.word	0x40020088
 8002b8c:	400200a0 	.word	0x400200a0
 8002b90:	400200b8 	.word	0x400200b8
 8002b94:	40020410 	.word	0x40020410
 8002b98:	40020428 	.word	0x40020428
 8002b9c:	40020440 	.word	0x40020440
 8002ba0:	40020458 	.word	0x40020458
 8002ba4:	40020470 	.word	0x40020470
 8002ba8:	40020488 	.word	0x40020488
 8002bac:	400204a0 	.word	0x400204a0
 8002bb0:	400204b8 	.word	0x400204b8
 8002bb4:	58025408 	.word	0x58025408
 8002bb8:	5802541c 	.word	0x5802541c
 8002bbc:	58025430 	.word	0x58025430
 8002bc0:	58025444 	.word	0x58025444
 8002bc4:	58025458 	.word	0x58025458
 8002bc8:	5802546c 	.word	0x5802546c
 8002bcc:	58025480 	.word	0x58025480
 8002bd0:	58025494 	.word	0x58025494

08002bd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
 8002be0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d101      	bne.n	8002bf0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e226      	b.n	800303e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d101      	bne.n	8002bfe <HAL_DMA_Start_IT+0x2a>
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e21f      	b.n	800303e <HAL_DMA_Start_IT+0x46a>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	f040 820a 	bne.w	8003028 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2202      	movs	r2, #2
 8002c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a68      	ldr	r2, [pc, #416]	@ (8002dc8 <HAL_DMA_Start_IT+0x1f4>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d04a      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a66      	ldr	r2, [pc, #408]	@ (8002dcc <HAL_DMA_Start_IT+0x1f8>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d045      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a65      	ldr	r2, [pc, #404]	@ (8002dd0 <HAL_DMA_Start_IT+0x1fc>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d040      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a63      	ldr	r2, [pc, #396]	@ (8002dd4 <HAL_DMA_Start_IT+0x200>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d03b      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a62      	ldr	r2, [pc, #392]	@ (8002dd8 <HAL_DMA_Start_IT+0x204>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d036      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a60      	ldr	r2, [pc, #384]	@ (8002ddc <HAL_DMA_Start_IT+0x208>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d031      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a5f      	ldr	r2, [pc, #380]	@ (8002de0 <HAL_DMA_Start_IT+0x20c>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d02c      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a5d      	ldr	r2, [pc, #372]	@ (8002de4 <HAL_DMA_Start_IT+0x210>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d027      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a5c      	ldr	r2, [pc, #368]	@ (8002de8 <HAL_DMA_Start_IT+0x214>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d022      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a5a      	ldr	r2, [pc, #360]	@ (8002dec <HAL_DMA_Start_IT+0x218>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d01d      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a59      	ldr	r2, [pc, #356]	@ (8002df0 <HAL_DMA_Start_IT+0x21c>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d018      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a57      	ldr	r2, [pc, #348]	@ (8002df4 <HAL_DMA_Start_IT+0x220>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d013      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a56      	ldr	r2, [pc, #344]	@ (8002df8 <HAL_DMA_Start_IT+0x224>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d00e      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a54      	ldr	r2, [pc, #336]	@ (8002dfc <HAL_DMA_Start_IT+0x228>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d009      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a53      	ldr	r2, [pc, #332]	@ (8002e00 <HAL_DMA_Start_IT+0x22c>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d004      	beq.n	8002cc2 <HAL_DMA_Start_IT+0xee>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a51      	ldr	r2, [pc, #324]	@ (8002e04 <HAL_DMA_Start_IT+0x230>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d108      	bne.n	8002cd4 <HAL_DMA_Start_IT+0x100>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 0201 	bic.w	r2, r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	e007      	b.n	8002ce4 <HAL_DMA_Start_IT+0x110>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f022 0201 	bic.w	r2, r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	68b9      	ldr	r1, [r7, #8]
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f001 fe6a 	bl	80049c4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a34      	ldr	r2, [pc, #208]	@ (8002dc8 <HAL_DMA_Start_IT+0x1f4>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d04a      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a33      	ldr	r2, [pc, #204]	@ (8002dcc <HAL_DMA_Start_IT+0x1f8>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d045      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a31      	ldr	r2, [pc, #196]	@ (8002dd0 <HAL_DMA_Start_IT+0x1fc>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d040      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a30      	ldr	r2, [pc, #192]	@ (8002dd4 <HAL_DMA_Start_IT+0x200>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d03b      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a2e      	ldr	r2, [pc, #184]	@ (8002dd8 <HAL_DMA_Start_IT+0x204>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d036      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a2d      	ldr	r2, [pc, #180]	@ (8002ddc <HAL_DMA_Start_IT+0x208>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d031      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a2b      	ldr	r2, [pc, #172]	@ (8002de0 <HAL_DMA_Start_IT+0x20c>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d02c      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a2a      	ldr	r2, [pc, #168]	@ (8002de4 <HAL_DMA_Start_IT+0x210>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d027      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a28      	ldr	r2, [pc, #160]	@ (8002de8 <HAL_DMA_Start_IT+0x214>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d022      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a27      	ldr	r2, [pc, #156]	@ (8002dec <HAL_DMA_Start_IT+0x218>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d01d      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a25      	ldr	r2, [pc, #148]	@ (8002df0 <HAL_DMA_Start_IT+0x21c>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d018      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a24      	ldr	r2, [pc, #144]	@ (8002df4 <HAL_DMA_Start_IT+0x220>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d013      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a22      	ldr	r2, [pc, #136]	@ (8002df8 <HAL_DMA_Start_IT+0x224>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d00e      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a21      	ldr	r2, [pc, #132]	@ (8002dfc <HAL_DMA_Start_IT+0x228>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d009      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a1f      	ldr	r2, [pc, #124]	@ (8002e00 <HAL_DMA_Start_IT+0x22c>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d004      	beq.n	8002d90 <HAL_DMA_Start_IT+0x1bc>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a1e      	ldr	r2, [pc, #120]	@ (8002e04 <HAL_DMA_Start_IT+0x230>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d101      	bne.n	8002d94 <HAL_DMA_Start_IT+0x1c0>
 8002d90:	2301      	movs	r3, #1
 8002d92:	e000      	b.n	8002d96 <HAL_DMA_Start_IT+0x1c2>
 8002d94:	2300      	movs	r3, #0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d036      	beq.n	8002e08 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f023 021e 	bic.w	r2, r3, #30
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f042 0216 	orr.w	r2, r2, #22
 8002dac:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d03e      	beq.n	8002e34 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f042 0208 	orr.w	r2, r2, #8
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	e035      	b.n	8002e34 <HAL_DMA_Start_IT+0x260>
 8002dc8:	40020010 	.word	0x40020010
 8002dcc:	40020028 	.word	0x40020028
 8002dd0:	40020040 	.word	0x40020040
 8002dd4:	40020058 	.word	0x40020058
 8002dd8:	40020070 	.word	0x40020070
 8002ddc:	40020088 	.word	0x40020088
 8002de0:	400200a0 	.word	0x400200a0
 8002de4:	400200b8 	.word	0x400200b8
 8002de8:	40020410 	.word	0x40020410
 8002dec:	40020428 	.word	0x40020428
 8002df0:	40020440 	.word	0x40020440
 8002df4:	40020458 	.word	0x40020458
 8002df8:	40020470 	.word	0x40020470
 8002dfc:	40020488 	.word	0x40020488
 8002e00:	400204a0 	.word	0x400204a0
 8002e04:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f023 020e 	bic.w	r2, r3, #14
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f042 020a 	orr.w	r2, r2, #10
 8002e1a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d007      	beq.n	8002e34 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f042 0204 	orr.w	r2, r2, #4
 8002e32:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a83      	ldr	r2, [pc, #524]	@ (8003048 <HAL_DMA_Start_IT+0x474>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d072      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a82      	ldr	r2, [pc, #520]	@ (800304c <HAL_DMA_Start_IT+0x478>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d06d      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a80      	ldr	r2, [pc, #512]	@ (8003050 <HAL_DMA_Start_IT+0x47c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d068      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a7f      	ldr	r2, [pc, #508]	@ (8003054 <HAL_DMA_Start_IT+0x480>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d063      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a7d      	ldr	r2, [pc, #500]	@ (8003058 <HAL_DMA_Start_IT+0x484>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d05e      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a7c      	ldr	r2, [pc, #496]	@ (800305c <HAL_DMA_Start_IT+0x488>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d059      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a7a      	ldr	r2, [pc, #488]	@ (8003060 <HAL_DMA_Start_IT+0x48c>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d054      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a79      	ldr	r2, [pc, #484]	@ (8003064 <HAL_DMA_Start_IT+0x490>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d04f      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a77      	ldr	r2, [pc, #476]	@ (8003068 <HAL_DMA_Start_IT+0x494>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d04a      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a76      	ldr	r2, [pc, #472]	@ (800306c <HAL_DMA_Start_IT+0x498>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d045      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a74      	ldr	r2, [pc, #464]	@ (8003070 <HAL_DMA_Start_IT+0x49c>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d040      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a73      	ldr	r2, [pc, #460]	@ (8003074 <HAL_DMA_Start_IT+0x4a0>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d03b      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a71      	ldr	r2, [pc, #452]	@ (8003078 <HAL_DMA_Start_IT+0x4a4>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d036      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a70      	ldr	r2, [pc, #448]	@ (800307c <HAL_DMA_Start_IT+0x4a8>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d031      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a6e      	ldr	r2, [pc, #440]	@ (8003080 <HAL_DMA_Start_IT+0x4ac>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d02c      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a6d      	ldr	r2, [pc, #436]	@ (8003084 <HAL_DMA_Start_IT+0x4b0>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d027      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a6b      	ldr	r2, [pc, #428]	@ (8003088 <HAL_DMA_Start_IT+0x4b4>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d022      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a6a      	ldr	r2, [pc, #424]	@ (800308c <HAL_DMA_Start_IT+0x4b8>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d01d      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a68      	ldr	r2, [pc, #416]	@ (8003090 <HAL_DMA_Start_IT+0x4bc>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d018      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a67      	ldr	r2, [pc, #412]	@ (8003094 <HAL_DMA_Start_IT+0x4c0>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d013      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a65      	ldr	r2, [pc, #404]	@ (8003098 <HAL_DMA_Start_IT+0x4c4>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00e      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a64      	ldr	r2, [pc, #400]	@ (800309c <HAL_DMA_Start_IT+0x4c8>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d009      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a62      	ldr	r2, [pc, #392]	@ (80030a0 <HAL_DMA_Start_IT+0x4cc>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d004      	beq.n	8002f24 <HAL_DMA_Start_IT+0x350>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a61      	ldr	r2, [pc, #388]	@ (80030a4 <HAL_DMA_Start_IT+0x4d0>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d101      	bne.n	8002f28 <HAL_DMA_Start_IT+0x354>
 8002f24:	2301      	movs	r3, #1
 8002f26:	e000      	b.n	8002f2a <HAL_DMA_Start_IT+0x356>
 8002f28:	2300      	movs	r3, #0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d01a      	beq.n	8002f64 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d007      	beq.n	8002f4c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f4a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d007      	beq.n	8002f64 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f62:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a37      	ldr	r2, [pc, #220]	@ (8003048 <HAL_DMA_Start_IT+0x474>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d04a      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a36      	ldr	r2, [pc, #216]	@ (800304c <HAL_DMA_Start_IT+0x478>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d045      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a34      	ldr	r2, [pc, #208]	@ (8003050 <HAL_DMA_Start_IT+0x47c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d040      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a33      	ldr	r2, [pc, #204]	@ (8003054 <HAL_DMA_Start_IT+0x480>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d03b      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a31      	ldr	r2, [pc, #196]	@ (8003058 <HAL_DMA_Start_IT+0x484>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d036      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a30      	ldr	r2, [pc, #192]	@ (800305c <HAL_DMA_Start_IT+0x488>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d031      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a2e      	ldr	r2, [pc, #184]	@ (8003060 <HAL_DMA_Start_IT+0x48c>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d02c      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a2d      	ldr	r2, [pc, #180]	@ (8003064 <HAL_DMA_Start_IT+0x490>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d027      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a2b      	ldr	r2, [pc, #172]	@ (8003068 <HAL_DMA_Start_IT+0x494>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d022      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a2a      	ldr	r2, [pc, #168]	@ (800306c <HAL_DMA_Start_IT+0x498>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d01d      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a28      	ldr	r2, [pc, #160]	@ (8003070 <HAL_DMA_Start_IT+0x49c>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d018      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a27      	ldr	r2, [pc, #156]	@ (8003074 <HAL_DMA_Start_IT+0x4a0>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d013      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a25      	ldr	r2, [pc, #148]	@ (8003078 <HAL_DMA_Start_IT+0x4a4>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d00e      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a24      	ldr	r2, [pc, #144]	@ (800307c <HAL_DMA_Start_IT+0x4a8>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d009      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a22      	ldr	r2, [pc, #136]	@ (8003080 <HAL_DMA_Start_IT+0x4ac>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d004      	beq.n	8003004 <HAL_DMA_Start_IT+0x430>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a21      	ldr	r2, [pc, #132]	@ (8003084 <HAL_DMA_Start_IT+0x4b0>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d108      	bne.n	8003016 <HAL_DMA_Start_IT+0x442>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0201 	orr.w	r2, r2, #1
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	e012      	b.n	800303c <HAL_DMA_Start_IT+0x468>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f042 0201 	orr.w	r2, r2, #1
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	e009      	b.n	800303c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800302e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800303c:	7dfb      	ldrb	r3, [r7, #23]
}
 800303e:	4618      	mov	r0, r3
 8003040:	3718      	adds	r7, #24
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	40020010 	.word	0x40020010
 800304c:	40020028 	.word	0x40020028
 8003050:	40020040 	.word	0x40020040
 8003054:	40020058 	.word	0x40020058
 8003058:	40020070 	.word	0x40020070
 800305c:	40020088 	.word	0x40020088
 8003060:	400200a0 	.word	0x400200a0
 8003064:	400200b8 	.word	0x400200b8
 8003068:	40020410 	.word	0x40020410
 800306c:	40020428 	.word	0x40020428
 8003070:	40020440 	.word	0x40020440
 8003074:	40020458 	.word	0x40020458
 8003078:	40020470 	.word	0x40020470
 800307c:	40020488 	.word	0x40020488
 8003080:	400204a0 	.word	0x400204a0
 8003084:	400204b8 	.word	0x400204b8
 8003088:	58025408 	.word	0x58025408
 800308c:	5802541c 	.word	0x5802541c
 8003090:	58025430 	.word	0x58025430
 8003094:	58025444 	.word	0x58025444
 8003098:	58025458 	.word	0x58025458
 800309c:	5802546c 	.word	0x5802546c
 80030a0:	58025480 	.word	0x58025480
 80030a4:	58025494 	.word	0x58025494

080030a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80030b0:	f7ff f870 	bl	8002194 <HAL_GetTick>
 80030b4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e2dc      	b.n	800367a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d008      	beq.n	80030de <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2280      	movs	r2, #128	@ 0x80
 80030d0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e2cd      	b.n	800367a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a76      	ldr	r2, [pc, #472]	@ (80032bc <HAL_DMA_Abort+0x214>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d04a      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a74      	ldr	r2, [pc, #464]	@ (80032c0 <HAL_DMA_Abort+0x218>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d045      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a73      	ldr	r2, [pc, #460]	@ (80032c4 <HAL_DMA_Abort+0x21c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d040      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a71      	ldr	r2, [pc, #452]	@ (80032c8 <HAL_DMA_Abort+0x220>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d03b      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a70      	ldr	r2, [pc, #448]	@ (80032cc <HAL_DMA_Abort+0x224>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d036      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a6e      	ldr	r2, [pc, #440]	@ (80032d0 <HAL_DMA_Abort+0x228>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d031      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a6d      	ldr	r2, [pc, #436]	@ (80032d4 <HAL_DMA_Abort+0x22c>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d02c      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a6b      	ldr	r2, [pc, #428]	@ (80032d8 <HAL_DMA_Abort+0x230>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d027      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a6a      	ldr	r2, [pc, #424]	@ (80032dc <HAL_DMA_Abort+0x234>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d022      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a68      	ldr	r2, [pc, #416]	@ (80032e0 <HAL_DMA_Abort+0x238>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d01d      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a67      	ldr	r2, [pc, #412]	@ (80032e4 <HAL_DMA_Abort+0x23c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d018      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a65      	ldr	r2, [pc, #404]	@ (80032e8 <HAL_DMA_Abort+0x240>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d013      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a64      	ldr	r2, [pc, #400]	@ (80032ec <HAL_DMA_Abort+0x244>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00e      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a62      	ldr	r2, [pc, #392]	@ (80032f0 <HAL_DMA_Abort+0x248>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d009      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a61      	ldr	r2, [pc, #388]	@ (80032f4 <HAL_DMA_Abort+0x24c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d004      	beq.n	800317e <HAL_DMA_Abort+0xd6>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a5f      	ldr	r2, [pc, #380]	@ (80032f8 <HAL_DMA_Abort+0x250>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d101      	bne.n	8003182 <HAL_DMA_Abort+0xda>
 800317e:	2301      	movs	r3, #1
 8003180:	e000      	b.n	8003184 <HAL_DMA_Abort+0xdc>
 8003182:	2300      	movs	r3, #0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d013      	beq.n	80031b0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 021e 	bic.w	r2, r2, #30
 8003196:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	695a      	ldr	r2, [r3, #20]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031a6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	617b      	str	r3, [r7, #20]
 80031ae:	e00a      	b.n	80031c6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 020e 	bic.w	r2, r2, #14
 80031be:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a3c      	ldr	r2, [pc, #240]	@ (80032bc <HAL_DMA_Abort+0x214>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d072      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a3a      	ldr	r2, [pc, #232]	@ (80032c0 <HAL_DMA_Abort+0x218>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d06d      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a39      	ldr	r2, [pc, #228]	@ (80032c4 <HAL_DMA_Abort+0x21c>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d068      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a37      	ldr	r2, [pc, #220]	@ (80032c8 <HAL_DMA_Abort+0x220>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d063      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a36      	ldr	r2, [pc, #216]	@ (80032cc <HAL_DMA_Abort+0x224>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d05e      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a34      	ldr	r2, [pc, #208]	@ (80032d0 <HAL_DMA_Abort+0x228>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d059      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a33      	ldr	r2, [pc, #204]	@ (80032d4 <HAL_DMA_Abort+0x22c>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d054      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a31      	ldr	r2, [pc, #196]	@ (80032d8 <HAL_DMA_Abort+0x230>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d04f      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a30      	ldr	r2, [pc, #192]	@ (80032dc <HAL_DMA_Abort+0x234>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d04a      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a2e      	ldr	r2, [pc, #184]	@ (80032e0 <HAL_DMA_Abort+0x238>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d045      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a2d      	ldr	r2, [pc, #180]	@ (80032e4 <HAL_DMA_Abort+0x23c>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d040      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a2b      	ldr	r2, [pc, #172]	@ (80032e8 <HAL_DMA_Abort+0x240>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d03b      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a2a      	ldr	r2, [pc, #168]	@ (80032ec <HAL_DMA_Abort+0x244>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d036      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a28      	ldr	r2, [pc, #160]	@ (80032f0 <HAL_DMA_Abort+0x248>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d031      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a27      	ldr	r2, [pc, #156]	@ (80032f4 <HAL_DMA_Abort+0x24c>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d02c      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a25      	ldr	r2, [pc, #148]	@ (80032f8 <HAL_DMA_Abort+0x250>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d027      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a24      	ldr	r2, [pc, #144]	@ (80032fc <HAL_DMA_Abort+0x254>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d022      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a22      	ldr	r2, [pc, #136]	@ (8003300 <HAL_DMA_Abort+0x258>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d01d      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a21      	ldr	r2, [pc, #132]	@ (8003304 <HAL_DMA_Abort+0x25c>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d018      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a1f      	ldr	r2, [pc, #124]	@ (8003308 <HAL_DMA_Abort+0x260>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d013      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a1e      	ldr	r2, [pc, #120]	@ (800330c <HAL_DMA_Abort+0x264>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d00e      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a1c      	ldr	r2, [pc, #112]	@ (8003310 <HAL_DMA_Abort+0x268>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d009      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003314 <HAL_DMA_Abort+0x26c>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d004      	beq.n	80032b6 <HAL_DMA_Abort+0x20e>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a19      	ldr	r2, [pc, #100]	@ (8003318 <HAL_DMA_Abort+0x270>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d132      	bne.n	800331c <HAL_DMA_Abort+0x274>
 80032b6:	2301      	movs	r3, #1
 80032b8:	e031      	b.n	800331e <HAL_DMA_Abort+0x276>
 80032ba:	bf00      	nop
 80032bc:	40020010 	.word	0x40020010
 80032c0:	40020028 	.word	0x40020028
 80032c4:	40020040 	.word	0x40020040
 80032c8:	40020058 	.word	0x40020058
 80032cc:	40020070 	.word	0x40020070
 80032d0:	40020088 	.word	0x40020088
 80032d4:	400200a0 	.word	0x400200a0
 80032d8:	400200b8 	.word	0x400200b8
 80032dc:	40020410 	.word	0x40020410
 80032e0:	40020428 	.word	0x40020428
 80032e4:	40020440 	.word	0x40020440
 80032e8:	40020458 	.word	0x40020458
 80032ec:	40020470 	.word	0x40020470
 80032f0:	40020488 	.word	0x40020488
 80032f4:	400204a0 	.word	0x400204a0
 80032f8:	400204b8 	.word	0x400204b8
 80032fc:	58025408 	.word	0x58025408
 8003300:	5802541c 	.word	0x5802541c
 8003304:	58025430 	.word	0x58025430
 8003308:	58025444 	.word	0x58025444
 800330c:	58025458 	.word	0x58025458
 8003310:	5802546c 	.word	0x5802546c
 8003314:	58025480 	.word	0x58025480
 8003318:	58025494 	.word	0x58025494
 800331c:	2300      	movs	r3, #0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d007      	beq.n	8003332 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800332c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003330:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a6d      	ldr	r2, [pc, #436]	@ (80034ec <HAL_DMA_Abort+0x444>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d04a      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a6b      	ldr	r2, [pc, #428]	@ (80034f0 <HAL_DMA_Abort+0x448>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d045      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a6a      	ldr	r2, [pc, #424]	@ (80034f4 <HAL_DMA_Abort+0x44c>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d040      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a68      	ldr	r2, [pc, #416]	@ (80034f8 <HAL_DMA_Abort+0x450>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d03b      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a67      	ldr	r2, [pc, #412]	@ (80034fc <HAL_DMA_Abort+0x454>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d036      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a65      	ldr	r2, [pc, #404]	@ (8003500 <HAL_DMA_Abort+0x458>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d031      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a64      	ldr	r2, [pc, #400]	@ (8003504 <HAL_DMA_Abort+0x45c>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d02c      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a62      	ldr	r2, [pc, #392]	@ (8003508 <HAL_DMA_Abort+0x460>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d027      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a61      	ldr	r2, [pc, #388]	@ (800350c <HAL_DMA_Abort+0x464>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d022      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a5f      	ldr	r2, [pc, #380]	@ (8003510 <HAL_DMA_Abort+0x468>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d01d      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a5e      	ldr	r2, [pc, #376]	@ (8003514 <HAL_DMA_Abort+0x46c>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d018      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a5c      	ldr	r2, [pc, #368]	@ (8003518 <HAL_DMA_Abort+0x470>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d013      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a5b      	ldr	r2, [pc, #364]	@ (800351c <HAL_DMA_Abort+0x474>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d00e      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a59      	ldr	r2, [pc, #356]	@ (8003520 <HAL_DMA_Abort+0x478>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d009      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a58      	ldr	r2, [pc, #352]	@ (8003524 <HAL_DMA_Abort+0x47c>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d004      	beq.n	80033d2 <HAL_DMA_Abort+0x32a>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a56      	ldr	r2, [pc, #344]	@ (8003528 <HAL_DMA_Abort+0x480>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d108      	bne.n	80033e4 <HAL_DMA_Abort+0x33c>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 0201 	bic.w	r2, r2, #1
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e007      	b.n	80033f4 <HAL_DMA_Abort+0x34c>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0201 	bic.w	r2, r2, #1
 80033f2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80033f4:	e013      	b.n	800341e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033f6:	f7fe fecd 	bl	8002194 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b05      	cmp	r3, #5
 8003402:	d90c      	bls.n	800341e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2220      	movs	r2, #32
 8003408:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2203      	movs	r2, #3
 800340e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e12d      	b.n	800367a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1e5      	bne.n	80033f6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a2f      	ldr	r2, [pc, #188]	@ (80034ec <HAL_DMA_Abort+0x444>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d04a      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a2d      	ldr	r2, [pc, #180]	@ (80034f0 <HAL_DMA_Abort+0x448>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d045      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a2c      	ldr	r2, [pc, #176]	@ (80034f4 <HAL_DMA_Abort+0x44c>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d040      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a2a      	ldr	r2, [pc, #168]	@ (80034f8 <HAL_DMA_Abort+0x450>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d03b      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a29      	ldr	r2, [pc, #164]	@ (80034fc <HAL_DMA_Abort+0x454>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d036      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a27      	ldr	r2, [pc, #156]	@ (8003500 <HAL_DMA_Abort+0x458>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d031      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a26      	ldr	r2, [pc, #152]	@ (8003504 <HAL_DMA_Abort+0x45c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d02c      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a24      	ldr	r2, [pc, #144]	@ (8003508 <HAL_DMA_Abort+0x460>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d027      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a23      	ldr	r2, [pc, #140]	@ (800350c <HAL_DMA_Abort+0x464>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d022      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a21      	ldr	r2, [pc, #132]	@ (8003510 <HAL_DMA_Abort+0x468>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d01d      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a20      	ldr	r2, [pc, #128]	@ (8003514 <HAL_DMA_Abort+0x46c>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d018      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a1e      	ldr	r2, [pc, #120]	@ (8003518 <HAL_DMA_Abort+0x470>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d013      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a1d      	ldr	r2, [pc, #116]	@ (800351c <HAL_DMA_Abort+0x474>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d00e      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003520 <HAL_DMA_Abort+0x478>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d009      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a1a      	ldr	r2, [pc, #104]	@ (8003524 <HAL_DMA_Abort+0x47c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d004      	beq.n	80034ca <HAL_DMA_Abort+0x422>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a18      	ldr	r2, [pc, #96]	@ (8003528 <HAL_DMA_Abort+0x480>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d101      	bne.n	80034ce <HAL_DMA_Abort+0x426>
 80034ca:	2301      	movs	r3, #1
 80034cc:	e000      	b.n	80034d0 <HAL_DMA_Abort+0x428>
 80034ce:	2300      	movs	r3, #0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d02b      	beq.n	800352c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034de:	f003 031f 	and.w	r3, r3, #31
 80034e2:	223f      	movs	r2, #63	@ 0x3f
 80034e4:	409a      	lsls	r2, r3
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	609a      	str	r2, [r3, #8]
 80034ea:	e02a      	b.n	8003542 <HAL_DMA_Abort+0x49a>
 80034ec:	40020010 	.word	0x40020010
 80034f0:	40020028 	.word	0x40020028
 80034f4:	40020040 	.word	0x40020040
 80034f8:	40020058 	.word	0x40020058
 80034fc:	40020070 	.word	0x40020070
 8003500:	40020088 	.word	0x40020088
 8003504:	400200a0 	.word	0x400200a0
 8003508:	400200b8 	.word	0x400200b8
 800350c:	40020410 	.word	0x40020410
 8003510:	40020428 	.word	0x40020428
 8003514:	40020440 	.word	0x40020440
 8003518:	40020458 	.word	0x40020458
 800351c:	40020470 	.word	0x40020470
 8003520:	40020488 	.word	0x40020488
 8003524:	400204a0 	.word	0x400204a0
 8003528:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003530:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003536:	f003 031f 	and.w	r3, r3, #31
 800353a:	2201      	movs	r2, #1
 800353c:	409a      	lsls	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a4f      	ldr	r2, [pc, #316]	@ (8003684 <HAL_DMA_Abort+0x5dc>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d072      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a4d      	ldr	r2, [pc, #308]	@ (8003688 <HAL_DMA_Abort+0x5e0>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d06d      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a4c      	ldr	r2, [pc, #304]	@ (800368c <HAL_DMA_Abort+0x5e4>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d068      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a4a      	ldr	r2, [pc, #296]	@ (8003690 <HAL_DMA_Abort+0x5e8>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d063      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a49      	ldr	r2, [pc, #292]	@ (8003694 <HAL_DMA_Abort+0x5ec>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d05e      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a47      	ldr	r2, [pc, #284]	@ (8003698 <HAL_DMA_Abort+0x5f0>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d059      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a46      	ldr	r2, [pc, #280]	@ (800369c <HAL_DMA_Abort+0x5f4>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d054      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a44      	ldr	r2, [pc, #272]	@ (80036a0 <HAL_DMA_Abort+0x5f8>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d04f      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a43      	ldr	r2, [pc, #268]	@ (80036a4 <HAL_DMA_Abort+0x5fc>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d04a      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a41      	ldr	r2, [pc, #260]	@ (80036a8 <HAL_DMA_Abort+0x600>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d045      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a40      	ldr	r2, [pc, #256]	@ (80036ac <HAL_DMA_Abort+0x604>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d040      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a3e      	ldr	r2, [pc, #248]	@ (80036b0 <HAL_DMA_Abort+0x608>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d03b      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a3d      	ldr	r2, [pc, #244]	@ (80036b4 <HAL_DMA_Abort+0x60c>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d036      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a3b      	ldr	r2, [pc, #236]	@ (80036b8 <HAL_DMA_Abort+0x610>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d031      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a3a      	ldr	r2, [pc, #232]	@ (80036bc <HAL_DMA_Abort+0x614>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d02c      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a38      	ldr	r2, [pc, #224]	@ (80036c0 <HAL_DMA_Abort+0x618>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d027      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a37      	ldr	r2, [pc, #220]	@ (80036c4 <HAL_DMA_Abort+0x61c>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d022      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a35      	ldr	r2, [pc, #212]	@ (80036c8 <HAL_DMA_Abort+0x620>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d01d      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a34      	ldr	r2, [pc, #208]	@ (80036cc <HAL_DMA_Abort+0x624>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d018      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a32      	ldr	r2, [pc, #200]	@ (80036d0 <HAL_DMA_Abort+0x628>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d013      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a31      	ldr	r2, [pc, #196]	@ (80036d4 <HAL_DMA_Abort+0x62c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d00e      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a2f      	ldr	r2, [pc, #188]	@ (80036d8 <HAL_DMA_Abort+0x630>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d009      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a2e      	ldr	r2, [pc, #184]	@ (80036dc <HAL_DMA_Abort+0x634>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d004      	beq.n	8003632 <HAL_DMA_Abort+0x58a>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a2c      	ldr	r2, [pc, #176]	@ (80036e0 <HAL_DMA_Abort+0x638>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d101      	bne.n	8003636 <HAL_DMA_Abort+0x58e>
 8003632:	2301      	movs	r3, #1
 8003634:	e000      	b.n	8003638 <HAL_DMA_Abort+0x590>
 8003636:	2300      	movs	r3, #0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d015      	beq.n	8003668 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003644:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00c      	beq.n	8003668 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003658:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800365c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003666:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3718      	adds	r7, #24
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	40020010 	.word	0x40020010
 8003688:	40020028 	.word	0x40020028
 800368c:	40020040 	.word	0x40020040
 8003690:	40020058 	.word	0x40020058
 8003694:	40020070 	.word	0x40020070
 8003698:	40020088 	.word	0x40020088
 800369c:	400200a0 	.word	0x400200a0
 80036a0:	400200b8 	.word	0x400200b8
 80036a4:	40020410 	.word	0x40020410
 80036a8:	40020428 	.word	0x40020428
 80036ac:	40020440 	.word	0x40020440
 80036b0:	40020458 	.word	0x40020458
 80036b4:	40020470 	.word	0x40020470
 80036b8:	40020488 	.word	0x40020488
 80036bc:	400204a0 	.word	0x400204a0
 80036c0:	400204b8 	.word	0x400204b8
 80036c4:	58025408 	.word	0x58025408
 80036c8:	5802541c 	.word	0x5802541c
 80036cc:	58025430 	.word	0x58025430
 80036d0:	58025444 	.word	0x58025444
 80036d4:	58025458 	.word	0x58025458
 80036d8:	5802546c 	.word	0x5802546c
 80036dc:	58025480 	.word	0x58025480
 80036e0:	58025494 	.word	0x58025494

080036e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e237      	b.n	8003b66 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d004      	beq.n	800370c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2280      	movs	r2, #128	@ 0x80
 8003706:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e22c      	b.n	8003b66 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a5c      	ldr	r2, [pc, #368]	@ (8003884 <HAL_DMA_Abort_IT+0x1a0>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d04a      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a5b      	ldr	r2, [pc, #364]	@ (8003888 <HAL_DMA_Abort_IT+0x1a4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d045      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a59      	ldr	r2, [pc, #356]	@ (800388c <HAL_DMA_Abort_IT+0x1a8>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d040      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a58      	ldr	r2, [pc, #352]	@ (8003890 <HAL_DMA_Abort_IT+0x1ac>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d03b      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a56      	ldr	r2, [pc, #344]	@ (8003894 <HAL_DMA_Abort_IT+0x1b0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d036      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a55      	ldr	r2, [pc, #340]	@ (8003898 <HAL_DMA_Abort_IT+0x1b4>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d031      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a53      	ldr	r2, [pc, #332]	@ (800389c <HAL_DMA_Abort_IT+0x1b8>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d02c      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a52      	ldr	r2, [pc, #328]	@ (80038a0 <HAL_DMA_Abort_IT+0x1bc>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d027      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a50      	ldr	r2, [pc, #320]	@ (80038a4 <HAL_DMA_Abort_IT+0x1c0>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d022      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a4f      	ldr	r2, [pc, #316]	@ (80038a8 <HAL_DMA_Abort_IT+0x1c4>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d01d      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a4d      	ldr	r2, [pc, #308]	@ (80038ac <HAL_DMA_Abort_IT+0x1c8>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d018      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a4c      	ldr	r2, [pc, #304]	@ (80038b0 <HAL_DMA_Abort_IT+0x1cc>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d013      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a4a      	ldr	r2, [pc, #296]	@ (80038b4 <HAL_DMA_Abort_IT+0x1d0>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d00e      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a49      	ldr	r2, [pc, #292]	@ (80038b8 <HAL_DMA_Abort_IT+0x1d4>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d009      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a47      	ldr	r2, [pc, #284]	@ (80038bc <HAL_DMA_Abort_IT+0x1d8>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d004      	beq.n	80037ac <HAL_DMA_Abort_IT+0xc8>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a46      	ldr	r2, [pc, #280]	@ (80038c0 <HAL_DMA_Abort_IT+0x1dc>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d101      	bne.n	80037b0 <HAL_DMA_Abort_IT+0xcc>
 80037ac:	2301      	movs	r3, #1
 80037ae:	e000      	b.n	80037b2 <HAL_DMA_Abort_IT+0xce>
 80037b0:	2300      	movs	r3, #0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 8086 	beq.w	80038c4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2204      	movs	r2, #4
 80037bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a2f      	ldr	r2, [pc, #188]	@ (8003884 <HAL_DMA_Abort_IT+0x1a0>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d04a      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a2e      	ldr	r2, [pc, #184]	@ (8003888 <HAL_DMA_Abort_IT+0x1a4>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d045      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a2c      	ldr	r2, [pc, #176]	@ (800388c <HAL_DMA_Abort_IT+0x1a8>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d040      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a2b      	ldr	r2, [pc, #172]	@ (8003890 <HAL_DMA_Abort_IT+0x1ac>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d03b      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a29      	ldr	r2, [pc, #164]	@ (8003894 <HAL_DMA_Abort_IT+0x1b0>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d036      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a28      	ldr	r2, [pc, #160]	@ (8003898 <HAL_DMA_Abort_IT+0x1b4>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d031      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a26      	ldr	r2, [pc, #152]	@ (800389c <HAL_DMA_Abort_IT+0x1b8>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d02c      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a25      	ldr	r2, [pc, #148]	@ (80038a0 <HAL_DMA_Abort_IT+0x1bc>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d027      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a23      	ldr	r2, [pc, #140]	@ (80038a4 <HAL_DMA_Abort_IT+0x1c0>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d022      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a22      	ldr	r2, [pc, #136]	@ (80038a8 <HAL_DMA_Abort_IT+0x1c4>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d01d      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a20      	ldr	r2, [pc, #128]	@ (80038ac <HAL_DMA_Abort_IT+0x1c8>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d018      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a1f      	ldr	r2, [pc, #124]	@ (80038b0 <HAL_DMA_Abort_IT+0x1cc>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d013      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a1d      	ldr	r2, [pc, #116]	@ (80038b4 <HAL_DMA_Abort_IT+0x1d0>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d00e      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a1c      	ldr	r2, [pc, #112]	@ (80038b8 <HAL_DMA_Abort_IT+0x1d4>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d009      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a1a      	ldr	r2, [pc, #104]	@ (80038bc <HAL_DMA_Abort_IT+0x1d8>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d004      	beq.n	8003860 <HAL_DMA_Abort_IT+0x17c>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a19      	ldr	r2, [pc, #100]	@ (80038c0 <HAL_DMA_Abort_IT+0x1dc>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d108      	bne.n	8003872 <HAL_DMA_Abort_IT+0x18e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 0201 	bic.w	r2, r2, #1
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	e178      	b.n	8003b64 <HAL_DMA_Abort_IT+0x480>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0201 	bic.w	r2, r2, #1
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	e16f      	b.n	8003b64 <HAL_DMA_Abort_IT+0x480>
 8003884:	40020010 	.word	0x40020010
 8003888:	40020028 	.word	0x40020028
 800388c:	40020040 	.word	0x40020040
 8003890:	40020058 	.word	0x40020058
 8003894:	40020070 	.word	0x40020070
 8003898:	40020088 	.word	0x40020088
 800389c:	400200a0 	.word	0x400200a0
 80038a0:	400200b8 	.word	0x400200b8
 80038a4:	40020410 	.word	0x40020410
 80038a8:	40020428 	.word	0x40020428
 80038ac:	40020440 	.word	0x40020440
 80038b0:	40020458 	.word	0x40020458
 80038b4:	40020470 	.word	0x40020470
 80038b8:	40020488 	.word	0x40020488
 80038bc:	400204a0 	.word	0x400204a0
 80038c0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 020e 	bic.w	r2, r2, #14
 80038d2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a6c      	ldr	r2, [pc, #432]	@ (8003a8c <HAL_DMA_Abort_IT+0x3a8>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d04a      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a6b      	ldr	r2, [pc, #428]	@ (8003a90 <HAL_DMA_Abort_IT+0x3ac>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d045      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a69      	ldr	r2, [pc, #420]	@ (8003a94 <HAL_DMA_Abort_IT+0x3b0>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d040      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a68      	ldr	r2, [pc, #416]	@ (8003a98 <HAL_DMA_Abort_IT+0x3b4>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d03b      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a66      	ldr	r2, [pc, #408]	@ (8003a9c <HAL_DMA_Abort_IT+0x3b8>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d036      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a65      	ldr	r2, [pc, #404]	@ (8003aa0 <HAL_DMA_Abort_IT+0x3bc>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d031      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a63      	ldr	r2, [pc, #396]	@ (8003aa4 <HAL_DMA_Abort_IT+0x3c0>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d02c      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a62      	ldr	r2, [pc, #392]	@ (8003aa8 <HAL_DMA_Abort_IT+0x3c4>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d027      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a60      	ldr	r2, [pc, #384]	@ (8003aac <HAL_DMA_Abort_IT+0x3c8>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d022      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a5f      	ldr	r2, [pc, #380]	@ (8003ab0 <HAL_DMA_Abort_IT+0x3cc>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d01d      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ab4 <HAL_DMA_Abort_IT+0x3d0>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d018      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a5c      	ldr	r2, [pc, #368]	@ (8003ab8 <HAL_DMA_Abort_IT+0x3d4>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d013      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a5a      	ldr	r2, [pc, #360]	@ (8003abc <HAL_DMA_Abort_IT+0x3d8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d00e      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a59      	ldr	r2, [pc, #356]	@ (8003ac0 <HAL_DMA_Abort_IT+0x3dc>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d009      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a57      	ldr	r2, [pc, #348]	@ (8003ac4 <HAL_DMA_Abort_IT+0x3e0>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d004      	beq.n	8003974 <HAL_DMA_Abort_IT+0x290>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a56      	ldr	r2, [pc, #344]	@ (8003ac8 <HAL_DMA_Abort_IT+0x3e4>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d108      	bne.n	8003986 <HAL_DMA_Abort_IT+0x2a2>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f022 0201 	bic.w	r2, r2, #1
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	e007      	b.n	8003996 <HAL_DMA_Abort_IT+0x2b2>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0201 	bic.w	r2, r2, #1
 8003994:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a3c      	ldr	r2, [pc, #240]	@ (8003a8c <HAL_DMA_Abort_IT+0x3a8>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d072      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a3a      	ldr	r2, [pc, #232]	@ (8003a90 <HAL_DMA_Abort_IT+0x3ac>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d06d      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a39      	ldr	r2, [pc, #228]	@ (8003a94 <HAL_DMA_Abort_IT+0x3b0>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d068      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a37      	ldr	r2, [pc, #220]	@ (8003a98 <HAL_DMA_Abort_IT+0x3b4>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d063      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a36      	ldr	r2, [pc, #216]	@ (8003a9c <HAL_DMA_Abort_IT+0x3b8>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d05e      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a34      	ldr	r2, [pc, #208]	@ (8003aa0 <HAL_DMA_Abort_IT+0x3bc>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d059      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a33      	ldr	r2, [pc, #204]	@ (8003aa4 <HAL_DMA_Abort_IT+0x3c0>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d054      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a31      	ldr	r2, [pc, #196]	@ (8003aa8 <HAL_DMA_Abort_IT+0x3c4>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d04f      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a30      	ldr	r2, [pc, #192]	@ (8003aac <HAL_DMA_Abort_IT+0x3c8>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d04a      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a2e      	ldr	r2, [pc, #184]	@ (8003ab0 <HAL_DMA_Abort_IT+0x3cc>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d045      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a2d      	ldr	r2, [pc, #180]	@ (8003ab4 <HAL_DMA_Abort_IT+0x3d0>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d040      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a2b      	ldr	r2, [pc, #172]	@ (8003ab8 <HAL_DMA_Abort_IT+0x3d4>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d03b      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a2a      	ldr	r2, [pc, #168]	@ (8003abc <HAL_DMA_Abort_IT+0x3d8>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d036      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a28      	ldr	r2, [pc, #160]	@ (8003ac0 <HAL_DMA_Abort_IT+0x3dc>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d031      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a27      	ldr	r2, [pc, #156]	@ (8003ac4 <HAL_DMA_Abort_IT+0x3e0>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d02c      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a25      	ldr	r2, [pc, #148]	@ (8003ac8 <HAL_DMA_Abort_IT+0x3e4>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d027      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a24      	ldr	r2, [pc, #144]	@ (8003acc <HAL_DMA_Abort_IT+0x3e8>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d022      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a22      	ldr	r2, [pc, #136]	@ (8003ad0 <HAL_DMA_Abort_IT+0x3ec>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d01d      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a21      	ldr	r2, [pc, #132]	@ (8003ad4 <HAL_DMA_Abort_IT+0x3f0>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d018      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a1f      	ldr	r2, [pc, #124]	@ (8003ad8 <HAL_DMA_Abort_IT+0x3f4>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d013      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a1e      	ldr	r2, [pc, #120]	@ (8003adc <HAL_DMA_Abort_IT+0x3f8>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d00e      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ae0 <HAL_DMA_Abort_IT+0x3fc>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d009      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a1b      	ldr	r2, [pc, #108]	@ (8003ae4 <HAL_DMA_Abort_IT+0x400>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d004      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x3a2>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a19      	ldr	r2, [pc, #100]	@ (8003ae8 <HAL_DMA_Abort_IT+0x404>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d132      	bne.n	8003aec <HAL_DMA_Abort_IT+0x408>
 8003a86:	2301      	movs	r3, #1
 8003a88:	e031      	b.n	8003aee <HAL_DMA_Abort_IT+0x40a>
 8003a8a:	bf00      	nop
 8003a8c:	40020010 	.word	0x40020010
 8003a90:	40020028 	.word	0x40020028
 8003a94:	40020040 	.word	0x40020040
 8003a98:	40020058 	.word	0x40020058
 8003a9c:	40020070 	.word	0x40020070
 8003aa0:	40020088 	.word	0x40020088
 8003aa4:	400200a0 	.word	0x400200a0
 8003aa8:	400200b8 	.word	0x400200b8
 8003aac:	40020410 	.word	0x40020410
 8003ab0:	40020428 	.word	0x40020428
 8003ab4:	40020440 	.word	0x40020440
 8003ab8:	40020458 	.word	0x40020458
 8003abc:	40020470 	.word	0x40020470
 8003ac0:	40020488 	.word	0x40020488
 8003ac4:	400204a0 	.word	0x400204a0
 8003ac8:	400204b8 	.word	0x400204b8
 8003acc:	58025408 	.word	0x58025408
 8003ad0:	5802541c 	.word	0x5802541c
 8003ad4:	58025430 	.word	0x58025430
 8003ad8:	58025444 	.word	0x58025444
 8003adc:	58025458 	.word	0x58025458
 8003ae0:	5802546c 	.word	0x5802546c
 8003ae4:	58025480 	.word	0x58025480
 8003ae8:	58025494 	.word	0x58025494
 8003aec:	2300      	movs	r3, #0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d028      	beq.n	8003b44 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003afc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b00:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b06:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b0c:	f003 031f 	and.w	r3, r3, #31
 8003b10:	2201      	movs	r2, #1
 8003b12:	409a      	lsls	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003b20:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00c      	beq.n	8003b44 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b38:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003b42:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d003      	beq.n	8003b64 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop

08003b70 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b08a      	sub	sp, #40	@ 0x28
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b7c:	4b67      	ldr	r3, [pc, #412]	@ (8003d1c <HAL_DMA_IRQHandler+0x1ac>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a67      	ldr	r2, [pc, #412]	@ (8003d20 <HAL_DMA_IRQHandler+0x1b0>)
 8003b82:	fba2 2303 	umull	r2, r3, r2, r3
 8003b86:	0a9b      	lsrs	r3, r3, #10
 8003b88:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b94:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a5f      	ldr	r2, [pc, #380]	@ (8003d24 <HAL_DMA_IRQHandler+0x1b4>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d04a      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a5d      	ldr	r2, [pc, #372]	@ (8003d28 <HAL_DMA_IRQHandler+0x1b8>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d045      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a5c      	ldr	r2, [pc, #368]	@ (8003d2c <HAL_DMA_IRQHandler+0x1bc>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d040      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a5a      	ldr	r2, [pc, #360]	@ (8003d30 <HAL_DMA_IRQHandler+0x1c0>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d03b      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a59      	ldr	r2, [pc, #356]	@ (8003d34 <HAL_DMA_IRQHandler+0x1c4>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d036      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a57      	ldr	r2, [pc, #348]	@ (8003d38 <HAL_DMA_IRQHandler+0x1c8>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d031      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a56      	ldr	r2, [pc, #344]	@ (8003d3c <HAL_DMA_IRQHandler+0x1cc>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d02c      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a54      	ldr	r2, [pc, #336]	@ (8003d40 <HAL_DMA_IRQHandler+0x1d0>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d027      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a53      	ldr	r2, [pc, #332]	@ (8003d44 <HAL_DMA_IRQHandler+0x1d4>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d022      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a51      	ldr	r2, [pc, #324]	@ (8003d48 <HAL_DMA_IRQHandler+0x1d8>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d01d      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a50      	ldr	r2, [pc, #320]	@ (8003d4c <HAL_DMA_IRQHandler+0x1dc>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d018      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a4e      	ldr	r2, [pc, #312]	@ (8003d50 <HAL_DMA_IRQHandler+0x1e0>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d013      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a4d      	ldr	r2, [pc, #308]	@ (8003d54 <HAL_DMA_IRQHandler+0x1e4>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d00e      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a4b      	ldr	r2, [pc, #300]	@ (8003d58 <HAL_DMA_IRQHandler+0x1e8>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d009      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a4a      	ldr	r2, [pc, #296]	@ (8003d5c <HAL_DMA_IRQHandler+0x1ec>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d004      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xd2>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a48      	ldr	r2, [pc, #288]	@ (8003d60 <HAL_DMA_IRQHandler+0x1f0>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d101      	bne.n	8003c46 <HAL_DMA_IRQHandler+0xd6>
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <HAL_DMA_IRQHandler+0xd8>
 8003c46:	2300      	movs	r3, #0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 842b 	beq.w	80044a4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c52:	f003 031f 	and.w	r3, r3, #31
 8003c56:	2208      	movs	r2, #8
 8003c58:	409a      	lsls	r2, r3
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f000 80a2 	beq.w	8003da8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a2e      	ldr	r2, [pc, #184]	@ (8003d24 <HAL_DMA_IRQHandler+0x1b4>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d04a      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a2d      	ldr	r2, [pc, #180]	@ (8003d28 <HAL_DMA_IRQHandler+0x1b8>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d045      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a2b      	ldr	r2, [pc, #172]	@ (8003d2c <HAL_DMA_IRQHandler+0x1bc>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d040      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a2a      	ldr	r2, [pc, #168]	@ (8003d30 <HAL_DMA_IRQHandler+0x1c0>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d03b      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a28      	ldr	r2, [pc, #160]	@ (8003d34 <HAL_DMA_IRQHandler+0x1c4>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d036      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a27      	ldr	r2, [pc, #156]	@ (8003d38 <HAL_DMA_IRQHandler+0x1c8>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d031      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a25      	ldr	r2, [pc, #148]	@ (8003d3c <HAL_DMA_IRQHandler+0x1cc>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d02c      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a24      	ldr	r2, [pc, #144]	@ (8003d40 <HAL_DMA_IRQHandler+0x1d0>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d027      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a22      	ldr	r2, [pc, #136]	@ (8003d44 <HAL_DMA_IRQHandler+0x1d4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d022      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a21      	ldr	r2, [pc, #132]	@ (8003d48 <HAL_DMA_IRQHandler+0x1d8>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d01d      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8003d4c <HAL_DMA_IRQHandler+0x1dc>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d018      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8003d50 <HAL_DMA_IRQHandler+0x1e0>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d013      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8003d54 <HAL_DMA_IRQHandler+0x1e4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d00e      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a1b      	ldr	r2, [pc, #108]	@ (8003d58 <HAL_DMA_IRQHandler+0x1e8>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d009      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a19      	ldr	r2, [pc, #100]	@ (8003d5c <HAL_DMA_IRQHandler+0x1ec>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d004      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x194>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a18      	ldr	r2, [pc, #96]	@ (8003d60 <HAL_DMA_IRQHandler+0x1f0>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d12f      	bne.n	8003d64 <HAL_DMA_IRQHandler+0x1f4>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0304 	and.w	r3, r3, #4
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	bf14      	ite	ne
 8003d12:	2301      	movne	r3, #1
 8003d14:	2300      	moveq	r3, #0
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	e02e      	b.n	8003d78 <HAL_DMA_IRQHandler+0x208>
 8003d1a:	bf00      	nop
 8003d1c:	24000030 	.word	0x24000030
 8003d20:	1b4e81b5 	.word	0x1b4e81b5
 8003d24:	40020010 	.word	0x40020010
 8003d28:	40020028 	.word	0x40020028
 8003d2c:	40020040 	.word	0x40020040
 8003d30:	40020058 	.word	0x40020058
 8003d34:	40020070 	.word	0x40020070
 8003d38:	40020088 	.word	0x40020088
 8003d3c:	400200a0 	.word	0x400200a0
 8003d40:	400200b8 	.word	0x400200b8
 8003d44:	40020410 	.word	0x40020410
 8003d48:	40020428 	.word	0x40020428
 8003d4c:	40020440 	.word	0x40020440
 8003d50:	40020458 	.word	0x40020458
 8003d54:	40020470 	.word	0x40020470
 8003d58:	40020488 	.word	0x40020488
 8003d5c:	400204a0 	.word	0x400204a0
 8003d60:	400204b8 	.word	0x400204b8
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0308 	and.w	r3, r3, #8
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	bf14      	ite	ne
 8003d72:	2301      	movne	r3, #1
 8003d74:	2300      	moveq	r3, #0
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d015      	beq.n	8003da8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0204 	bic.w	r2, r2, #4
 8003d8a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d90:	f003 031f 	and.w	r3, r3, #31
 8003d94:	2208      	movs	r2, #8
 8003d96:	409a      	lsls	r2, r3
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003da0:	f043 0201 	orr.w	r2, r3, #1
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dac:	f003 031f 	and.w	r3, r3, #31
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	fa22 f303 	lsr.w	r3, r2, r3
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d06e      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a69      	ldr	r2, [pc, #420]	@ (8003f68 <HAL_DMA_IRQHandler+0x3f8>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d04a      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a67      	ldr	r2, [pc, #412]	@ (8003f6c <HAL_DMA_IRQHandler+0x3fc>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d045      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a66      	ldr	r2, [pc, #408]	@ (8003f70 <HAL_DMA_IRQHandler+0x400>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d040      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a64      	ldr	r2, [pc, #400]	@ (8003f74 <HAL_DMA_IRQHandler+0x404>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d03b      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a63      	ldr	r2, [pc, #396]	@ (8003f78 <HAL_DMA_IRQHandler+0x408>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d036      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a61      	ldr	r2, [pc, #388]	@ (8003f7c <HAL_DMA_IRQHandler+0x40c>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d031      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a60      	ldr	r2, [pc, #384]	@ (8003f80 <HAL_DMA_IRQHandler+0x410>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d02c      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a5e      	ldr	r2, [pc, #376]	@ (8003f84 <HAL_DMA_IRQHandler+0x414>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d027      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a5d      	ldr	r2, [pc, #372]	@ (8003f88 <HAL_DMA_IRQHandler+0x418>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d022      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a5b      	ldr	r2, [pc, #364]	@ (8003f8c <HAL_DMA_IRQHandler+0x41c>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d01d      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a5a      	ldr	r2, [pc, #360]	@ (8003f90 <HAL_DMA_IRQHandler+0x420>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d018      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a58      	ldr	r2, [pc, #352]	@ (8003f94 <HAL_DMA_IRQHandler+0x424>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d013      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a57      	ldr	r2, [pc, #348]	@ (8003f98 <HAL_DMA_IRQHandler+0x428>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d00e      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a55      	ldr	r2, [pc, #340]	@ (8003f9c <HAL_DMA_IRQHandler+0x42c>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d009      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a54      	ldr	r2, [pc, #336]	@ (8003fa0 <HAL_DMA_IRQHandler+0x430>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d004      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x2ee>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a52      	ldr	r2, [pc, #328]	@ (8003fa4 <HAL_DMA_IRQHandler+0x434>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d10a      	bne.n	8003e74 <HAL_DMA_IRQHandler+0x304>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	bf14      	ite	ne
 8003e6c:	2301      	movne	r3, #1
 8003e6e:	2300      	moveq	r3, #0
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	e003      	b.n	8003e7c <HAL_DMA_IRQHandler+0x30c>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00d      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e84:	f003 031f 	and.w	r3, r3, #31
 8003e88:	2201      	movs	r2, #1
 8003e8a:	409a      	lsls	r2, r3
 8003e8c:	6a3b      	ldr	r3, [r7, #32]
 8003e8e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e94:	f043 0202 	orr.w	r2, r3, #2
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea0:	f003 031f 	and.w	r3, r3, #31
 8003ea4:	2204      	movs	r2, #4
 8003ea6:	409a      	lsls	r2, r3
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	f000 808f 	beq.w	8003fd0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a2c      	ldr	r2, [pc, #176]	@ (8003f68 <HAL_DMA_IRQHandler+0x3f8>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d04a      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a2a      	ldr	r2, [pc, #168]	@ (8003f6c <HAL_DMA_IRQHandler+0x3fc>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d045      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a29      	ldr	r2, [pc, #164]	@ (8003f70 <HAL_DMA_IRQHandler+0x400>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d040      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a27      	ldr	r2, [pc, #156]	@ (8003f74 <HAL_DMA_IRQHandler+0x404>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d03b      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a26      	ldr	r2, [pc, #152]	@ (8003f78 <HAL_DMA_IRQHandler+0x408>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d036      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a24      	ldr	r2, [pc, #144]	@ (8003f7c <HAL_DMA_IRQHandler+0x40c>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d031      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a23      	ldr	r2, [pc, #140]	@ (8003f80 <HAL_DMA_IRQHandler+0x410>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d02c      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a21      	ldr	r2, [pc, #132]	@ (8003f84 <HAL_DMA_IRQHandler+0x414>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d027      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a20      	ldr	r2, [pc, #128]	@ (8003f88 <HAL_DMA_IRQHandler+0x418>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d022      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a1e      	ldr	r2, [pc, #120]	@ (8003f8c <HAL_DMA_IRQHandler+0x41c>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d01d      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a1d      	ldr	r2, [pc, #116]	@ (8003f90 <HAL_DMA_IRQHandler+0x420>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d018      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a1b      	ldr	r2, [pc, #108]	@ (8003f94 <HAL_DMA_IRQHandler+0x424>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d013      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8003f98 <HAL_DMA_IRQHandler+0x428>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d00e      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a18      	ldr	r2, [pc, #96]	@ (8003f9c <HAL_DMA_IRQHandler+0x42c>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d009      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a17      	ldr	r2, [pc, #92]	@ (8003fa0 <HAL_DMA_IRQHandler+0x430>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d004      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x3e2>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a15      	ldr	r2, [pc, #84]	@ (8003fa4 <HAL_DMA_IRQHandler+0x434>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d12a      	bne.n	8003fa8 <HAL_DMA_IRQHandler+0x438>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	bf14      	ite	ne
 8003f60:	2301      	movne	r3, #1
 8003f62:	2300      	moveq	r3, #0
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	e023      	b.n	8003fb0 <HAL_DMA_IRQHandler+0x440>
 8003f68:	40020010 	.word	0x40020010
 8003f6c:	40020028 	.word	0x40020028
 8003f70:	40020040 	.word	0x40020040
 8003f74:	40020058 	.word	0x40020058
 8003f78:	40020070 	.word	0x40020070
 8003f7c:	40020088 	.word	0x40020088
 8003f80:	400200a0 	.word	0x400200a0
 8003f84:	400200b8 	.word	0x400200b8
 8003f88:	40020410 	.word	0x40020410
 8003f8c:	40020428 	.word	0x40020428
 8003f90:	40020440 	.word	0x40020440
 8003f94:	40020458 	.word	0x40020458
 8003f98:	40020470 	.word	0x40020470
 8003f9c:	40020488 	.word	0x40020488
 8003fa0:	400204a0 	.word	0x400204a0
 8003fa4:	400204b8 	.word	0x400204b8
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2300      	movs	r3, #0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00d      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb8:	f003 031f 	and.w	r3, r3, #31
 8003fbc:	2204      	movs	r2, #4
 8003fbe:	409a      	lsls	r2, r3
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc8:	f043 0204 	orr.w	r2, r3, #4
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd4:	f003 031f 	and.w	r3, r3, #31
 8003fd8:	2210      	movs	r2, #16
 8003fda:	409a      	lsls	r2, r3
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 80a6 	beq.w	8004132 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a85      	ldr	r2, [pc, #532]	@ (8004200 <HAL_DMA_IRQHandler+0x690>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d04a      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a83      	ldr	r2, [pc, #524]	@ (8004204 <HAL_DMA_IRQHandler+0x694>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d045      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a82      	ldr	r2, [pc, #520]	@ (8004208 <HAL_DMA_IRQHandler+0x698>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d040      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a80      	ldr	r2, [pc, #512]	@ (800420c <HAL_DMA_IRQHandler+0x69c>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d03b      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a7f      	ldr	r2, [pc, #508]	@ (8004210 <HAL_DMA_IRQHandler+0x6a0>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d036      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a7d      	ldr	r2, [pc, #500]	@ (8004214 <HAL_DMA_IRQHandler+0x6a4>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d031      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a7c      	ldr	r2, [pc, #496]	@ (8004218 <HAL_DMA_IRQHandler+0x6a8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d02c      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a7a      	ldr	r2, [pc, #488]	@ (800421c <HAL_DMA_IRQHandler+0x6ac>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d027      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a79      	ldr	r2, [pc, #484]	@ (8004220 <HAL_DMA_IRQHandler+0x6b0>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d022      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a77      	ldr	r2, [pc, #476]	@ (8004224 <HAL_DMA_IRQHandler+0x6b4>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d01d      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a76      	ldr	r2, [pc, #472]	@ (8004228 <HAL_DMA_IRQHandler+0x6b8>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d018      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a74      	ldr	r2, [pc, #464]	@ (800422c <HAL_DMA_IRQHandler+0x6bc>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d013      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a73      	ldr	r2, [pc, #460]	@ (8004230 <HAL_DMA_IRQHandler+0x6c0>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d00e      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a71      	ldr	r2, [pc, #452]	@ (8004234 <HAL_DMA_IRQHandler+0x6c4>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d009      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a70      	ldr	r2, [pc, #448]	@ (8004238 <HAL_DMA_IRQHandler+0x6c8>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d004      	beq.n	8004086 <HAL_DMA_IRQHandler+0x516>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a6e      	ldr	r2, [pc, #440]	@ (800423c <HAL_DMA_IRQHandler+0x6cc>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d10a      	bne.n	800409c <HAL_DMA_IRQHandler+0x52c>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0308 	and.w	r3, r3, #8
 8004090:	2b00      	cmp	r3, #0
 8004092:	bf14      	ite	ne
 8004094:	2301      	movne	r3, #1
 8004096:	2300      	moveq	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	e009      	b.n	80040b0 <HAL_DMA_IRQHandler+0x540>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0304 	and.w	r3, r3, #4
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	bf14      	ite	ne
 80040aa:	2301      	movne	r3, #1
 80040ac:	2300      	moveq	r3, #0
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d03e      	beq.n	8004132 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b8:	f003 031f 	and.w	r3, r3, #31
 80040bc:	2210      	movs	r2, #16
 80040be:	409a      	lsls	r2, r3
 80040c0:	6a3b      	ldr	r3, [r7, #32]
 80040c2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d018      	beq.n	8004104 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d108      	bne.n	80040f2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d024      	beq.n	8004132 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	4798      	blx	r3
 80040f0:	e01f      	b.n	8004132 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d01b      	beq.n	8004132 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	4798      	blx	r3
 8004102:	e016      	b.n	8004132 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410e:	2b00      	cmp	r3, #0
 8004110:	d107      	bne.n	8004122 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f022 0208 	bic.w	r2, r2, #8
 8004120:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004136:	f003 031f 	and.w	r3, r3, #31
 800413a:	2220      	movs	r2, #32
 800413c:	409a      	lsls	r2, r3
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	4013      	ands	r3, r2
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 8110 	beq.w	8004368 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a2c      	ldr	r2, [pc, #176]	@ (8004200 <HAL_DMA_IRQHandler+0x690>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d04a      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a2b      	ldr	r2, [pc, #172]	@ (8004204 <HAL_DMA_IRQHandler+0x694>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d045      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a29      	ldr	r2, [pc, #164]	@ (8004208 <HAL_DMA_IRQHandler+0x698>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d040      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a28      	ldr	r2, [pc, #160]	@ (800420c <HAL_DMA_IRQHandler+0x69c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d03b      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a26      	ldr	r2, [pc, #152]	@ (8004210 <HAL_DMA_IRQHandler+0x6a0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d036      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a25      	ldr	r2, [pc, #148]	@ (8004214 <HAL_DMA_IRQHandler+0x6a4>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d031      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a23      	ldr	r2, [pc, #140]	@ (8004218 <HAL_DMA_IRQHandler+0x6a8>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d02c      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a22      	ldr	r2, [pc, #136]	@ (800421c <HAL_DMA_IRQHandler+0x6ac>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d027      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a20      	ldr	r2, [pc, #128]	@ (8004220 <HAL_DMA_IRQHandler+0x6b0>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d022      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a1f      	ldr	r2, [pc, #124]	@ (8004224 <HAL_DMA_IRQHandler+0x6b4>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d01d      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004228 <HAL_DMA_IRQHandler+0x6b8>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d018      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a1c      	ldr	r2, [pc, #112]	@ (800422c <HAL_DMA_IRQHandler+0x6bc>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d013      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a1a      	ldr	r2, [pc, #104]	@ (8004230 <HAL_DMA_IRQHandler+0x6c0>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d00e      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a19      	ldr	r2, [pc, #100]	@ (8004234 <HAL_DMA_IRQHandler+0x6c4>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d009      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a17      	ldr	r2, [pc, #92]	@ (8004238 <HAL_DMA_IRQHandler+0x6c8>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d004      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x678>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a16      	ldr	r2, [pc, #88]	@ (800423c <HAL_DMA_IRQHandler+0x6cc>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d12b      	bne.n	8004240 <HAL_DMA_IRQHandler+0x6d0>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0310 	and.w	r3, r3, #16
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	bf14      	ite	ne
 80041f6:	2301      	movne	r3, #1
 80041f8:	2300      	moveq	r3, #0
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	e02a      	b.n	8004254 <HAL_DMA_IRQHandler+0x6e4>
 80041fe:	bf00      	nop
 8004200:	40020010 	.word	0x40020010
 8004204:	40020028 	.word	0x40020028
 8004208:	40020040 	.word	0x40020040
 800420c:	40020058 	.word	0x40020058
 8004210:	40020070 	.word	0x40020070
 8004214:	40020088 	.word	0x40020088
 8004218:	400200a0 	.word	0x400200a0
 800421c:	400200b8 	.word	0x400200b8
 8004220:	40020410 	.word	0x40020410
 8004224:	40020428 	.word	0x40020428
 8004228:	40020440 	.word	0x40020440
 800422c:	40020458 	.word	0x40020458
 8004230:	40020470 	.word	0x40020470
 8004234:	40020488 	.word	0x40020488
 8004238:	400204a0 	.word	0x400204a0
 800423c:	400204b8 	.word	0x400204b8
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	bf14      	ite	ne
 800424e:	2301      	movne	r3, #1
 8004250:	2300      	moveq	r3, #0
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b00      	cmp	r3, #0
 8004256:	f000 8087 	beq.w	8004368 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425e:	f003 031f 	and.w	r3, r3, #31
 8004262:	2220      	movs	r2, #32
 8004264:	409a      	lsls	r2, r3
 8004266:	6a3b      	ldr	r3, [r7, #32]
 8004268:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b04      	cmp	r3, #4
 8004274:	d139      	bne.n	80042ea <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 0216 	bic.w	r2, r2, #22
 8004284:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	695a      	ldr	r2, [r3, #20]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004294:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429a:	2b00      	cmp	r3, #0
 800429c:	d103      	bne.n	80042a6 <HAL_DMA_IRQHandler+0x736>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d007      	beq.n	80042b6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0208 	bic.w	r2, r2, #8
 80042b4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ba:	f003 031f 	and.w	r3, r3, #31
 80042be:	223f      	movs	r2, #63	@ 0x3f
 80042c0:	409a      	lsls	r2, r3
 80042c2:	6a3b      	ldr	r3, [r7, #32]
 80042c4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f000 834a 	beq.w	8004974 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	4798      	blx	r3
          }
          return;
 80042e8:	e344      	b.n	8004974 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d018      	beq.n	800432a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d108      	bne.n	8004318 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430a:	2b00      	cmp	r3, #0
 800430c:	d02c      	beq.n	8004368 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	4798      	blx	r3
 8004316:	e027      	b.n	8004368 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431c:	2b00      	cmp	r3, #0
 800431e:	d023      	beq.n	8004368 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	4798      	blx	r3
 8004328:	e01e      	b.n	8004368 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004334:	2b00      	cmp	r3, #0
 8004336:	d10f      	bne.n	8004358 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0210 	bic.w	r2, r2, #16
 8004346:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435c:	2b00      	cmp	r3, #0
 800435e:	d003      	beq.n	8004368 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 8306 	beq.w	800497e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	f000 8088 	beq.w	8004490 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2204      	movs	r2, #4
 8004384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a7a      	ldr	r2, [pc, #488]	@ (8004578 <HAL_DMA_IRQHandler+0xa08>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d04a      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a79      	ldr	r2, [pc, #484]	@ (800457c <HAL_DMA_IRQHandler+0xa0c>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d045      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a77      	ldr	r2, [pc, #476]	@ (8004580 <HAL_DMA_IRQHandler+0xa10>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d040      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a76      	ldr	r2, [pc, #472]	@ (8004584 <HAL_DMA_IRQHandler+0xa14>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d03b      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a74      	ldr	r2, [pc, #464]	@ (8004588 <HAL_DMA_IRQHandler+0xa18>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d036      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a73      	ldr	r2, [pc, #460]	@ (800458c <HAL_DMA_IRQHandler+0xa1c>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d031      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a71      	ldr	r2, [pc, #452]	@ (8004590 <HAL_DMA_IRQHandler+0xa20>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d02c      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a70      	ldr	r2, [pc, #448]	@ (8004594 <HAL_DMA_IRQHandler+0xa24>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d027      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a6e      	ldr	r2, [pc, #440]	@ (8004598 <HAL_DMA_IRQHandler+0xa28>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d022      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a6d      	ldr	r2, [pc, #436]	@ (800459c <HAL_DMA_IRQHandler+0xa2c>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d01d      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a6b      	ldr	r2, [pc, #428]	@ (80045a0 <HAL_DMA_IRQHandler+0xa30>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d018      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a6a      	ldr	r2, [pc, #424]	@ (80045a4 <HAL_DMA_IRQHandler+0xa34>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d013      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a68      	ldr	r2, [pc, #416]	@ (80045a8 <HAL_DMA_IRQHandler+0xa38>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d00e      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a67      	ldr	r2, [pc, #412]	@ (80045ac <HAL_DMA_IRQHandler+0xa3c>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d009      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a65      	ldr	r2, [pc, #404]	@ (80045b0 <HAL_DMA_IRQHandler+0xa40>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d004      	beq.n	8004428 <HAL_DMA_IRQHandler+0x8b8>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a64      	ldr	r2, [pc, #400]	@ (80045b4 <HAL_DMA_IRQHandler+0xa44>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d108      	bne.n	800443a <HAL_DMA_IRQHandler+0x8ca>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 0201 	bic.w	r2, r2, #1
 8004436:	601a      	str	r2, [r3, #0]
 8004438:	e007      	b.n	800444a <HAL_DMA_IRQHandler+0x8da>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f022 0201 	bic.w	r2, r2, #1
 8004448:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	3301      	adds	r3, #1
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004452:	429a      	cmp	r2, r3
 8004454:	d307      	bcc.n	8004466 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1f2      	bne.n	800444a <HAL_DMA_IRQHandler+0x8da>
 8004464:	e000      	b.n	8004468 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004466:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0301 	and.w	r3, r3, #1
 8004472:	2b00      	cmp	r3, #0
 8004474:	d004      	beq.n	8004480 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2203      	movs	r2, #3
 800447a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800447e:	e003      	b.n	8004488 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004494:	2b00      	cmp	r3, #0
 8004496:	f000 8272 	beq.w	800497e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	4798      	blx	r3
 80044a2:	e26c      	b.n	800497e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a43      	ldr	r2, [pc, #268]	@ (80045b8 <HAL_DMA_IRQHandler+0xa48>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d022      	beq.n	80044f4 <HAL_DMA_IRQHandler+0x984>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a42      	ldr	r2, [pc, #264]	@ (80045bc <HAL_DMA_IRQHandler+0xa4c>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d01d      	beq.n	80044f4 <HAL_DMA_IRQHandler+0x984>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a40      	ldr	r2, [pc, #256]	@ (80045c0 <HAL_DMA_IRQHandler+0xa50>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d018      	beq.n	80044f4 <HAL_DMA_IRQHandler+0x984>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a3f      	ldr	r2, [pc, #252]	@ (80045c4 <HAL_DMA_IRQHandler+0xa54>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d013      	beq.n	80044f4 <HAL_DMA_IRQHandler+0x984>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a3d      	ldr	r2, [pc, #244]	@ (80045c8 <HAL_DMA_IRQHandler+0xa58>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d00e      	beq.n	80044f4 <HAL_DMA_IRQHandler+0x984>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a3c      	ldr	r2, [pc, #240]	@ (80045cc <HAL_DMA_IRQHandler+0xa5c>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d009      	beq.n	80044f4 <HAL_DMA_IRQHandler+0x984>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a3a      	ldr	r2, [pc, #232]	@ (80045d0 <HAL_DMA_IRQHandler+0xa60>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d004      	beq.n	80044f4 <HAL_DMA_IRQHandler+0x984>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a39      	ldr	r2, [pc, #228]	@ (80045d4 <HAL_DMA_IRQHandler+0xa64>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d101      	bne.n	80044f8 <HAL_DMA_IRQHandler+0x988>
 80044f4:	2301      	movs	r3, #1
 80044f6:	e000      	b.n	80044fa <HAL_DMA_IRQHandler+0x98a>
 80044f8:	2300      	movs	r3, #0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f000 823f 	beq.w	800497e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800450c:	f003 031f 	and.w	r3, r3, #31
 8004510:	2204      	movs	r2, #4
 8004512:	409a      	lsls	r2, r3
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	4013      	ands	r3, r2
 8004518:	2b00      	cmp	r3, #0
 800451a:	f000 80cd 	beq.w	80046b8 <HAL_DMA_IRQHandler+0xb48>
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	f000 80c7 	beq.w	80046b8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452e:	f003 031f 	and.w	r3, r3, #31
 8004532:	2204      	movs	r2, #4
 8004534:	409a      	lsls	r2, r3
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d049      	beq.n	80045d8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d109      	bne.n	8004562 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 8210 	beq.w	8004978 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004560:	e20a      	b.n	8004978 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	2b00      	cmp	r3, #0
 8004568:	f000 8206 	beq.w	8004978 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004574:	e200      	b.n	8004978 <HAL_DMA_IRQHandler+0xe08>
 8004576:	bf00      	nop
 8004578:	40020010 	.word	0x40020010
 800457c:	40020028 	.word	0x40020028
 8004580:	40020040 	.word	0x40020040
 8004584:	40020058 	.word	0x40020058
 8004588:	40020070 	.word	0x40020070
 800458c:	40020088 	.word	0x40020088
 8004590:	400200a0 	.word	0x400200a0
 8004594:	400200b8 	.word	0x400200b8
 8004598:	40020410 	.word	0x40020410
 800459c:	40020428 	.word	0x40020428
 80045a0:	40020440 	.word	0x40020440
 80045a4:	40020458 	.word	0x40020458
 80045a8:	40020470 	.word	0x40020470
 80045ac:	40020488 	.word	0x40020488
 80045b0:	400204a0 	.word	0x400204a0
 80045b4:	400204b8 	.word	0x400204b8
 80045b8:	58025408 	.word	0x58025408
 80045bc:	5802541c 	.word	0x5802541c
 80045c0:	58025430 	.word	0x58025430
 80045c4:	58025444 	.word	0x58025444
 80045c8:	58025458 	.word	0x58025458
 80045cc:	5802546c 	.word	0x5802546c
 80045d0:	58025480 	.word	0x58025480
 80045d4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	f003 0320 	and.w	r3, r3, #32
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d160      	bne.n	80046a4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a7f      	ldr	r2, [pc, #508]	@ (80047e4 <HAL_DMA_IRQHandler+0xc74>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d04a      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a7d      	ldr	r2, [pc, #500]	@ (80047e8 <HAL_DMA_IRQHandler+0xc78>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d045      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a7c      	ldr	r2, [pc, #496]	@ (80047ec <HAL_DMA_IRQHandler+0xc7c>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d040      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a7a      	ldr	r2, [pc, #488]	@ (80047f0 <HAL_DMA_IRQHandler+0xc80>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d03b      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a79      	ldr	r2, [pc, #484]	@ (80047f4 <HAL_DMA_IRQHandler+0xc84>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d036      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a77      	ldr	r2, [pc, #476]	@ (80047f8 <HAL_DMA_IRQHandler+0xc88>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d031      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a76      	ldr	r2, [pc, #472]	@ (80047fc <HAL_DMA_IRQHandler+0xc8c>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d02c      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a74      	ldr	r2, [pc, #464]	@ (8004800 <HAL_DMA_IRQHandler+0xc90>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d027      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a73      	ldr	r2, [pc, #460]	@ (8004804 <HAL_DMA_IRQHandler+0xc94>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d022      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a71      	ldr	r2, [pc, #452]	@ (8004808 <HAL_DMA_IRQHandler+0xc98>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d01d      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a70      	ldr	r2, [pc, #448]	@ (800480c <HAL_DMA_IRQHandler+0xc9c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d018      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a6e      	ldr	r2, [pc, #440]	@ (8004810 <HAL_DMA_IRQHandler+0xca0>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d013      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a6d      	ldr	r2, [pc, #436]	@ (8004814 <HAL_DMA_IRQHandler+0xca4>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d00e      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a6b      	ldr	r2, [pc, #428]	@ (8004818 <HAL_DMA_IRQHandler+0xca8>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d009      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a6a      	ldr	r2, [pc, #424]	@ (800481c <HAL_DMA_IRQHandler+0xcac>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d004      	beq.n	8004682 <HAL_DMA_IRQHandler+0xb12>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a68      	ldr	r2, [pc, #416]	@ (8004820 <HAL_DMA_IRQHandler+0xcb0>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d108      	bne.n	8004694 <HAL_DMA_IRQHandler+0xb24>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f022 0208 	bic.w	r2, r2, #8
 8004690:	601a      	str	r2, [r3, #0]
 8004692:	e007      	b.n	80046a4 <HAL_DMA_IRQHandler+0xb34>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 0204 	bic.w	r2, r2, #4
 80046a2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 8165 	beq.w	8004978 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046b6:	e15f      	b.n	8004978 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046bc:	f003 031f 	and.w	r3, r3, #31
 80046c0:	2202      	movs	r2, #2
 80046c2:	409a      	lsls	r2, r3
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	4013      	ands	r3, r2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 80c5 	beq.w	8004858 <HAL_DMA_IRQHandler+0xce8>
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f000 80bf 	beq.w	8004858 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046de:	f003 031f 	and.w	r3, r3, #31
 80046e2:	2202      	movs	r2, #2
 80046e4:	409a      	lsls	r2, r3
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d018      	beq.n	8004726 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d109      	bne.n	8004712 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004702:	2b00      	cmp	r3, #0
 8004704:	f000 813a 	beq.w	800497c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004710:	e134      	b.n	800497c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004716:	2b00      	cmp	r3, #0
 8004718:	f000 8130 	beq.w	800497c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004724:	e12a      	b.n	800497c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f003 0320 	and.w	r3, r3, #32
 800472c:	2b00      	cmp	r3, #0
 800472e:	f040 8089 	bne.w	8004844 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a2b      	ldr	r2, [pc, #172]	@ (80047e4 <HAL_DMA_IRQHandler+0xc74>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d04a      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a29      	ldr	r2, [pc, #164]	@ (80047e8 <HAL_DMA_IRQHandler+0xc78>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d045      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a28      	ldr	r2, [pc, #160]	@ (80047ec <HAL_DMA_IRQHandler+0xc7c>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d040      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a26      	ldr	r2, [pc, #152]	@ (80047f0 <HAL_DMA_IRQHandler+0xc80>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d03b      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a25      	ldr	r2, [pc, #148]	@ (80047f4 <HAL_DMA_IRQHandler+0xc84>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d036      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a23      	ldr	r2, [pc, #140]	@ (80047f8 <HAL_DMA_IRQHandler+0xc88>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d031      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a22      	ldr	r2, [pc, #136]	@ (80047fc <HAL_DMA_IRQHandler+0xc8c>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d02c      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a20      	ldr	r2, [pc, #128]	@ (8004800 <HAL_DMA_IRQHandler+0xc90>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d027      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a1f      	ldr	r2, [pc, #124]	@ (8004804 <HAL_DMA_IRQHandler+0xc94>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d022      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a1d      	ldr	r2, [pc, #116]	@ (8004808 <HAL_DMA_IRQHandler+0xc98>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d01d      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a1c      	ldr	r2, [pc, #112]	@ (800480c <HAL_DMA_IRQHandler+0xc9c>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d018      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a1a      	ldr	r2, [pc, #104]	@ (8004810 <HAL_DMA_IRQHandler+0xca0>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d013      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a19      	ldr	r2, [pc, #100]	@ (8004814 <HAL_DMA_IRQHandler+0xca4>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d00e      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a17      	ldr	r2, [pc, #92]	@ (8004818 <HAL_DMA_IRQHandler+0xca8>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d009      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a16      	ldr	r2, [pc, #88]	@ (800481c <HAL_DMA_IRQHandler+0xcac>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d004      	beq.n	80047d2 <HAL_DMA_IRQHandler+0xc62>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a14      	ldr	r2, [pc, #80]	@ (8004820 <HAL_DMA_IRQHandler+0xcb0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d128      	bne.n	8004824 <HAL_DMA_IRQHandler+0xcb4>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 0214 	bic.w	r2, r2, #20
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	e027      	b.n	8004834 <HAL_DMA_IRQHandler+0xcc4>
 80047e4:	40020010 	.word	0x40020010
 80047e8:	40020028 	.word	0x40020028
 80047ec:	40020040 	.word	0x40020040
 80047f0:	40020058 	.word	0x40020058
 80047f4:	40020070 	.word	0x40020070
 80047f8:	40020088 	.word	0x40020088
 80047fc:	400200a0 	.word	0x400200a0
 8004800:	400200b8 	.word	0x400200b8
 8004804:	40020410 	.word	0x40020410
 8004808:	40020428 	.word	0x40020428
 800480c:	40020440 	.word	0x40020440
 8004810:	40020458 	.word	0x40020458
 8004814:	40020470 	.word	0x40020470
 8004818:	40020488 	.word	0x40020488
 800481c:	400204a0 	.word	0x400204a0
 8004820:	400204b8 	.word	0x400204b8
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f022 020a 	bic.w	r2, r2, #10
 8004832:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004848:	2b00      	cmp	r3, #0
 800484a:	f000 8097 	beq.w	800497c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004856:	e091      	b.n	800497c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800485c:	f003 031f 	and.w	r3, r3, #31
 8004860:	2208      	movs	r2, #8
 8004862:	409a      	lsls	r2, r3
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	4013      	ands	r3, r2
 8004868:	2b00      	cmp	r3, #0
 800486a:	f000 8088 	beq.w	800497e <HAL_DMA_IRQHandler+0xe0e>
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f003 0308 	and.w	r3, r3, #8
 8004874:	2b00      	cmp	r3, #0
 8004876:	f000 8082 	beq.w	800497e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a41      	ldr	r2, [pc, #260]	@ (8004984 <HAL_DMA_IRQHandler+0xe14>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d04a      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a3f      	ldr	r2, [pc, #252]	@ (8004988 <HAL_DMA_IRQHandler+0xe18>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d045      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a3e      	ldr	r2, [pc, #248]	@ (800498c <HAL_DMA_IRQHandler+0xe1c>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d040      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a3c      	ldr	r2, [pc, #240]	@ (8004990 <HAL_DMA_IRQHandler+0xe20>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d03b      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a3b      	ldr	r2, [pc, #236]	@ (8004994 <HAL_DMA_IRQHandler+0xe24>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d036      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a39      	ldr	r2, [pc, #228]	@ (8004998 <HAL_DMA_IRQHandler+0xe28>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d031      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a38      	ldr	r2, [pc, #224]	@ (800499c <HAL_DMA_IRQHandler+0xe2c>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d02c      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a36      	ldr	r2, [pc, #216]	@ (80049a0 <HAL_DMA_IRQHandler+0xe30>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d027      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a35      	ldr	r2, [pc, #212]	@ (80049a4 <HAL_DMA_IRQHandler+0xe34>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d022      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a33      	ldr	r2, [pc, #204]	@ (80049a8 <HAL_DMA_IRQHandler+0xe38>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d01d      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a32      	ldr	r2, [pc, #200]	@ (80049ac <HAL_DMA_IRQHandler+0xe3c>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d018      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a30      	ldr	r2, [pc, #192]	@ (80049b0 <HAL_DMA_IRQHandler+0xe40>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d013      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a2f      	ldr	r2, [pc, #188]	@ (80049b4 <HAL_DMA_IRQHandler+0xe44>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d00e      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a2d      	ldr	r2, [pc, #180]	@ (80049b8 <HAL_DMA_IRQHandler+0xe48>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d009      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a2c      	ldr	r2, [pc, #176]	@ (80049bc <HAL_DMA_IRQHandler+0xe4c>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d004      	beq.n	800491a <HAL_DMA_IRQHandler+0xdaa>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a2a      	ldr	r2, [pc, #168]	@ (80049c0 <HAL_DMA_IRQHandler+0xe50>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d108      	bne.n	800492c <HAL_DMA_IRQHandler+0xdbc>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 021c 	bic.w	r2, r2, #28
 8004928:	601a      	str	r2, [r3, #0]
 800492a:	e007      	b.n	800493c <HAL_DMA_IRQHandler+0xdcc>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 020e 	bic.w	r2, r2, #14
 800493a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004940:	f003 031f 	and.w	r3, r3, #31
 8004944:	2201      	movs	r2, #1
 8004946:	409a      	lsls	r2, r3
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2201      	movs	r2, #1
 8004956:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004966:	2b00      	cmp	r3, #0
 8004968:	d009      	beq.n	800497e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	4798      	blx	r3
 8004972:	e004      	b.n	800497e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004974:	bf00      	nop
 8004976:	e002      	b.n	800497e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004978:	bf00      	nop
 800497a:	e000      	b.n	800497e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800497c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800497e:	3728      	adds	r7, #40	@ 0x28
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40020010 	.word	0x40020010
 8004988:	40020028 	.word	0x40020028
 800498c:	40020040 	.word	0x40020040
 8004990:	40020058 	.word	0x40020058
 8004994:	40020070 	.word	0x40020070
 8004998:	40020088 	.word	0x40020088
 800499c:	400200a0 	.word	0x400200a0
 80049a0:	400200b8 	.word	0x400200b8
 80049a4:	40020410 	.word	0x40020410
 80049a8:	40020428 	.word	0x40020428
 80049ac:	40020440 	.word	0x40020440
 80049b0:	40020458 	.word	0x40020458
 80049b4:	40020470 	.word	0x40020470
 80049b8:	40020488 	.word	0x40020488
 80049bc:	400204a0 	.word	0x400204a0
 80049c0:	400204b8 	.word	0x400204b8

080049c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b087      	sub	sp, #28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
 80049d0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049dc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a7f      	ldr	r2, [pc, #508]	@ (8004be0 <DMA_SetConfig+0x21c>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d072      	beq.n	8004ace <DMA_SetConfig+0x10a>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a7d      	ldr	r2, [pc, #500]	@ (8004be4 <DMA_SetConfig+0x220>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d06d      	beq.n	8004ace <DMA_SetConfig+0x10a>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a7c      	ldr	r2, [pc, #496]	@ (8004be8 <DMA_SetConfig+0x224>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d068      	beq.n	8004ace <DMA_SetConfig+0x10a>
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a7a      	ldr	r2, [pc, #488]	@ (8004bec <DMA_SetConfig+0x228>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d063      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a79      	ldr	r2, [pc, #484]	@ (8004bf0 <DMA_SetConfig+0x22c>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d05e      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a77      	ldr	r2, [pc, #476]	@ (8004bf4 <DMA_SetConfig+0x230>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d059      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a76      	ldr	r2, [pc, #472]	@ (8004bf8 <DMA_SetConfig+0x234>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d054      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a74      	ldr	r2, [pc, #464]	@ (8004bfc <DMA_SetConfig+0x238>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d04f      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a73      	ldr	r2, [pc, #460]	@ (8004c00 <DMA_SetConfig+0x23c>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d04a      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a71      	ldr	r2, [pc, #452]	@ (8004c04 <DMA_SetConfig+0x240>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d045      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a70      	ldr	r2, [pc, #448]	@ (8004c08 <DMA_SetConfig+0x244>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d040      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a6e      	ldr	r2, [pc, #440]	@ (8004c0c <DMA_SetConfig+0x248>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d03b      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a6d      	ldr	r2, [pc, #436]	@ (8004c10 <DMA_SetConfig+0x24c>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d036      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a6b      	ldr	r2, [pc, #428]	@ (8004c14 <DMA_SetConfig+0x250>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d031      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a6a      	ldr	r2, [pc, #424]	@ (8004c18 <DMA_SetConfig+0x254>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d02c      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a68      	ldr	r2, [pc, #416]	@ (8004c1c <DMA_SetConfig+0x258>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d027      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a67      	ldr	r2, [pc, #412]	@ (8004c20 <DMA_SetConfig+0x25c>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d022      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a65      	ldr	r2, [pc, #404]	@ (8004c24 <DMA_SetConfig+0x260>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d01d      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a64      	ldr	r2, [pc, #400]	@ (8004c28 <DMA_SetConfig+0x264>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d018      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a62      	ldr	r2, [pc, #392]	@ (8004c2c <DMA_SetConfig+0x268>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d013      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a61      	ldr	r2, [pc, #388]	@ (8004c30 <DMA_SetConfig+0x26c>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d00e      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a5f      	ldr	r2, [pc, #380]	@ (8004c34 <DMA_SetConfig+0x270>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d009      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a5e      	ldr	r2, [pc, #376]	@ (8004c38 <DMA_SetConfig+0x274>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d004      	beq.n	8004ace <DMA_SetConfig+0x10a>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a5c      	ldr	r2, [pc, #368]	@ (8004c3c <DMA_SetConfig+0x278>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d101      	bne.n	8004ad2 <DMA_SetConfig+0x10e>
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e000      	b.n	8004ad4 <DMA_SetConfig+0x110>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00d      	beq.n	8004af4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004ae0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d004      	beq.n	8004af4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004af2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a39      	ldr	r2, [pc, #228]	@ (8004be0 <DMA_SetConfig+0x21c>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d04a      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a38      	ldr	r2, [pc, #224]	@ (8004be4 <DMA_SetConfig+0x220>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d045      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a36      	ldr	r2, [pc, #216]	@ (8004be8 <DMA_SetConfig+0x224>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d040      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a35      	ldr	r2, [pc, #212]	@ (8004bec <DMA_SetConfig+0x228>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d03b      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a33      	ldr	r2, [pc, #204]	@ (8004bf0 <DMA_SetConfig+0x22c>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d036      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a32      	ldr	r2, [pc, #200]	@ (8004bf4 <DMA_SetConfig+0x230>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d031      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a30      	ldr	r2, [pc, #192]	@ (8004bf8 <DMA_SetConfig+0x234>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d02c      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a2f      	ldr	r2, [pc, #188]	@ (8004bfc <DMA_SetConfig+0x238>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d027      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a2d      	ldr	r2, [pc, #180]	@ (8004c00 <DMA_SetConfig+0x23c>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d022      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a2c      	ldr	r2, [pc, #176]	@ (8004c04 <DMA_SetConfig+0x240>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d01d      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a2a      	ldr	r2, [pc, #168]	@ (8004c08 <DMA_SetConfig+0x244>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d018      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a29      	ldr	r2, [pc, #164]	@ (8004c0c <DMA_SetConfig+0x248>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d013      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a27      	ldr	r2, [pc, #156]	@ (8004c10 <DMA_SetConfig+0x24c>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d00e      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a26      	ldr	r2, [pc, #152]	@ (8004c14 <DMA_SetConfig+0x250>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d009      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a24      	ldr	r2, [pc, #144]	@ (8004c18 <DMA_SetConfig+0x254>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d004      	beq.n	8004b94 <DMA_SetConfig+0x1d0>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a23      	ldr	r2, [pc, #140]	@ (8004c1c <DMA_SetConfig+0x258>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d101      	bne.n	8004b98 <DMA_SetConfig+0x1d4>
 8004b94:	2301      	movs	r3, #1
 8004b96:	e000      	b.n	8004b9a <DMA_SetConfig+0x1d6>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d059      	beq.n	8004c52 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba2:	f003 031f 	and.w	r3, r3, #31
 8004ba6:	223f      	movs	r2, #63	@ 0x3f
 8004ba8:	409a      	lsls	r2, r3
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004bbc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	683a      	ldr	r2, [r7, #0]
 8004bc4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	2b40      	cmp	r3, #64	@ 0x40
 8004bcc:	d138      	bne.n	8004c40 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004bde:	e086      	b.n	8004cee <DMA_SetConfig+0x32a>
 8004be0:	40020010 	.word	0x40020010
 8004be4:	40020028 	.word	0x40020028
 8004be8:	40020040 	.word	0x40020040
 8004bec:	40020058 	.word	0x40020058
 8004bf0:	40020070 	.word	0x40020070
 8004bf4:	40020088 	.word	0x40020088
 8004bf8:	400200a0 	.word	0x400200a0
 8004bfc:	400200b8 	.word	0x400200b8
 8004c00:	40020410 	.word	0x40020410
 8004c04:	40020428 	.word	0x40020428
 8004c08:	40020440 	.word	0x40020440
 8004c0c:	40020458 	.word	0x40020458
 8004c10:	40020470 	.word	0x40020470
 8004c14:	40020488 	.word	0x40020488
 8004c18:	400204a0 	.word	0x400204a0
 8004c1c:	400204b8 	.word	0x400204b8
 8004c20:	58025408 	.word	0x58025408
 8004c24:	5802541c 	.word	0x5802541c
 8004c28:	58025430 	.word	0x58025430
 8004c2c:	58025444 	.word	0x58025444
 8004c30:	58025458 	.word	0x58025458
 8004c34:	5802546c 	.word	0x5802546c
 8004c38:	58025480 	.word	0x58025480
 8004c3c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	60da      	str	r2, [r3, #12]
}
 8004c50:	e04d      	b.n	8004cee <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a29      	ldr	r2, [pc, #164]	@ (8004cfc <DMA_SetConfig+0x338>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d022      	beq.n	8004ca2 <DMA_SetConfig+0x2de>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a27      	ldr	r2, [pc, #156]	@ (8004d00 <DMA_SetConfig+0x33c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d01d      	beq.n	8004ca2 <DMA_SetConfig+0x2de>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a26      	ldr	r2, [pc, #152]	@ (8004d04 <DMA_SetConfig+0x340>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d018      	beq.n	8004ca2 <DMA_SetConfig+0x2de>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a24      	ldr	r2, [pc, #144]	@ (8004d08 <DMA_SetConfig+0x344>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d013      	beq.n	8004ca2 <DMA_SetConfig+0x2de>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a23      	ldr	r2, [pc, #140]	@ (8004d0c <DMA_SetConfig+0x348>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d00e      	beq.n	8004ca2 <DMA_SetConfig+0x2de>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a21      	ldr	r2, [pc, #132]	@ (8004d10 <DMA_SetConfig+0x34c>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d009      	beq.n	8004ca2 <DMA_SetConfig+0x2de>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a20      	ldr	r2, [pc, #128]	@ (8004d14 <DMA_SetConfig+0x350>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d004      	beq.n	8004ca2 <DMA_SetConfig+0x2de>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a1e      	ldr	r2, [pc, #120]	@ (8004d18 <DMA_SetConfig+0x354>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d101      	bne.n	8004ca6 <DMA_SetConfig+0x2e2>
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e000      	b.n	8004ca8 <DMA_SetConfig+0x2e4>
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d020      	beq.n	8004cee <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cb0:	f003 031f 	and.w	r3, r3, #31
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	409a      	lsls	r2, r3
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	2b40      	cmp	r3, #64	@ 0x40
 8004cca:	d108      	bne.n	8004cde <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	60da      	str	r2, [r3, #12]
}
 8004cdc:	e007      	b.n	8004cee <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	60da      	str	r2, [r3, #12]
}
 8004cee:	bf00      	nop
 8004cf0:	371c      	adds	r7, #28
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	58025408 	.word	0x58025408
 8004d00:	5802541c 	.word	0x5802541c
 8004d04:	58025430 	.word	0x58025430
 8004d08:	58025444 	.word	0x58025444
 8004d0c:	58025458 	.word	0x58025458
 8004d10:	5802546c 	.word	0x5802546c
 8004d14:	58025480 	.word	0x58025480
 8004d18:	58025494 	.word	0x58025494

08004d1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a42      	ldr	r2, [pc, #264]	@ (8004e34 <DMA_CalcBaseAndBitshift+0x118>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d04a      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a41      	ldr	r2, [pc, #260]	@ (8004e38 <DMA_CalcBaseAndBitshift+0x11c>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d045      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a3f      	ldr	r2, [pc, #252]	@ (8004e3c <DMA_CalcBaseAndBitshift+0x120>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d040      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a3e      	ldr	r2, [pc, #248]	@ (8004e40 <DMA_CalcBaseAndBitshift+0x124>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d03b      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a3c      	ldr	r2, [pc, #240]	@ (8004e44 <DMA_CalcBaseAndBitshift+0x128>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d036      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a3b      	ldr	r2, [pc, #236]	@ (8004e48 <DMA_CalcBaseAndBitshift+0x12c>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d031      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a39      	ldr	r2, [pc, #228]	@ (8004e4c <DMA_CalcBaseAndBitshift+0x130>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d02c      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a38      	ldr	r2, [pc, #224]	@ (8004e50 <DMA_CalcBaseAndBitshift+0x134>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d027      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a36      	ldr	r2, [pc, #216]	@ (8004e54 <DMA_CalcBaseAndBitshift+0x138>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d022      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a35      	ldr	r2, [pc, #212]	@ (8004e58 <DMA_CalcBaseAndBitshift+0x13c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d01d      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a33      	ldr	r2, [pc, #204]	@ (8004e5c <DMA_CalcBaseAndBitshift+0x140>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d018      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a32      	ldr	r2, [pc, #200]	@ (8004e60 <DMA_CalcBaseAndBitshift+0x144>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d013      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a30      	ldr	r2, [pc, #192]	@ (8004e64 <DMA_CalcBaseAndBitshift+0x148>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d00e      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a2f      	ldr	r2, [pc, #188]	@ (8004e68 <DMA_CalcBaseAndBitshift+0x14c>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d009      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a2d      	ldr	r2, [pc, #180]	@ (8004e6c <DMA_CalcBaseAndBitshift+0x150>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d004      	beq.n	8004dc4 <DMA_CalcBaseAndBitshift+0xa8>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a2c      	ldr	r2, [pc, #176]	@ (8004e70 <DMA_CalcBaseAndBitshift+0x154>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d101      	bne.n	8004dc8 <DMA_CalcBaseAndBitshift+0xac>
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e000      	b.n	8004dca <DMA_CalcBaseAndBitshift+0xae>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d024      	beq.n	8004e18 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	3b10      	subs	r3, #16
 8004dd6:	4a27      	ldr	r2, [pc, #156]	@ (8004e74 <DMA_CalcBaseAndBitshift+0x158>)
 8004dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ddc:	091b      	lsrs	r3, r3, #4
 8004dde:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	4a24      	ldr	r2, [pc, #144]	@ (8004e78 <DMA_CalcBaseAndBitshift+0x15c>)
 8004de8:	5cd3      	ldrb	r3, [r2, r3]
 8004dea:	461a      	mov	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2b03      	cmp	r3, #3
 8004df4:	d908      	bls.n	8004e08 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8004e7c <DMA_CalcBaseAndBitshift+0x160>)
 8004dfe:	4013      	ands	r3, r2
 8004e00:	1d1a      	adds	r2, r3, #4
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e06:	e00d      	b.n	8004e24 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004e7c <DMA_CalcBaseAndBitshift+0x160>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e16:	e005      	b.n	8004e24 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3714      	adds	r7, #20
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	40020010 	.word	0x40020010
 8004e38:	40020028 	.word	0x40020028
 8004e3c:	40020040 	.word	0x40020040
 8004e40:	40020058 	.word	0x40020058
 8004e44:	40020070 	.word	0x40020070
 8004e48:	40020088 	.word	0x40020088
 8004e4c:	400200a0 	.word	0x400200a0
 8004e50:	400200b8 	.word	0x400200b8
 8004e54:	40020410 	.word	0x40020410
 8004e58:	40020428 	.word	0x40020428
 8004e5c:	40020440 	.word	0x40020440
 8004e60:	40020458 	.word	0x40020458
 8004e64:	40020470 	.word	0x40020470
 8004e68:	40020488 	.word	0x40020488
 8004e6c:	400204a0 	.word	0x400204a0
 8004e70:	400204b8 	.word	0x400204b8
 8004e74:	aaaaaaab 	.word	0xaaaaaaab
 8004e78:	0800f1a8 	.word	0x0800f1a8
 8004e7c:	fffffc00 	.word	0xfffffc00

08004e80 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d120      	bne.n	8004ed6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e98:	2b03      	cmp	r3, #3
 8004e9a:	d858      	bhi.n	8004f4e <DMA_CheckFifoParam+0xce>
 8004e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea4 <DMA_CheckFifoParam+0x24>)
 8004e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea2:	bf00      	nop
 8004ea4:	08004eb5 	.word	0x08004eb5
 8004ea8:	08004ec7 	.word	0x08004ec7
 8004eac:	08004eb5 	.word	0x08004eb5
 8004eb0:	08004f4f 	.word	0x08004f4f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d048      	beq.n	8004f52 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004ec4:	e045      	b.n	8004f52 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004ece:	d142      	bne.n	8004f56 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004ed4:	e03f      	b.n	8004f56 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ede:	d123      	bne.n	8004f28 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee4:	2b03      	cmp	r3, #3
 8004ee6:	d838      	bhi.n	8004f5a <DMA_CheckFifoParam+0xda>
 8004ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ef0 <DMA_CheckFifoParam+0x70>)
 8004eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eee:	bf00      	nop
 8004ef0:	08004f01 	.word	0x08004f01
 8004ef4:	08004f07 	.word	0x08004f07
 8004ef8:	08004f01 	.word	0x08004f01
 8004efc:	08004f19 	.word	0x08004f19
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	73fb      	strb	r3, [r7, #15]
        break;
 8004f04:	e030      	b.n	8004f68 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d025      	beq.n	8004f5e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004f16:	e022      	b.n	8004f5e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004f20:	d11f      	bne.n	8004f62 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004f26:	e01c      	b.n	8004f62 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d902      	bls.n	8004f36 <DMA_CheckFifoParam+0xb6>
 8004f30:	2b03      	cmp	r3, #3
 8004f32:	d003      	beq.n	8004f3c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004f34:	e018      	b.n	8004f68 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	73fb      	strb	r3, [r7, #15]
        break;
 8004f3a:	e015      	b.n	8004f68 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d00e      	beq.n	8004f66 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	73fb      	strb	r3, [r7, #15]
    break;
 8004f4c:	e00b      	b.n	8004f66 <DMA_CheckFifoParam+0xe6>
        break;
 8004f4e:	bf00      	nop
 8004f50:	e00a      	b.n	8004f68 <DMA_CheckFifoParam+0xe8>
        break;
 8004f52:	bf00      	nop
 8004f54:	e008      	b.n	8004f68 <DMA_CheckFifoParam+0xe8>
        break;
 8004f56:	bf00      	nop
 8004f58:	e006      	b.n	8004f68 <DMA_CheckFifoParam+0xe8>
        break;
 8004f5a:	bf00      	nop
 8004f5c:	e004      	b.n	8004f68 <DMA_CheckFifoParam+0xe8>
        break;
 8004f5e:	bf00      	nop
 8004f60:	e002      	b.n	8004f68 <DMA_CheckFifoParam+0xe8>
        break;
 8004f62:	bf00      	nop
 8004f64:	e000      	b.n	8004f68 <DMA_CheckFifoParam+0xe8>
    break;
 8004f66:	bf00      	nop
    }
  }

  return status;
 8004f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3714      	adds	r7, #20
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop

08004f78 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a38      	ldr	r2, [pc, #224]	@ (800506c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d022      	beq.n	8004fd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a36      	ldr	r2, [pc, #216]	@ (8005070 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d01d      	beq.n	8004fd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a35      	ldr	r2, [pc, #212]	@ (8005074 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d018      	beq.n	8004fd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a33      	ldr	r2, [pc, #204]	@ (8005078 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d013      	beq.n	8004fd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a32      	ldr	r2, [pc, #200]	@ (800507c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d00e      	beq.n	8004fd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a30      	ldr	r2, [pc, #192]	@ (8005080 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d009      	beq.n	8004fd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a2f      	ldr	r2, [pc, #188]	@ (8005084 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d004      	beq.n	8004fd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a2d      	ldr	r2, [pc, #180]	@ (8005088 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d101      	bne.n	8004fda <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e000      	b.n	8004fdc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004fda:	2300      	movs	r3, #0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d01a      	beq.n	8005016 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	3b08      	subs	r3, #8
 8004fe8:	4a28      	ldr	r2, [pc, #160]	@ (800508c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004fea:	fba2 2303 	umull	r2, r3, r2, r3
 8004fee:	091b      	lsrs	r3, r3, #4
 8004ff0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004ff2:	68fa      	ldr	r2, [r7, #12]
 8004ff4:	4b26      	ldr	r3, [pc, #152]	@ (8005090 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004ff6:	4413      	add	r3, r2
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a24      	ldr	r2, [pc, #144]	@ (8005094 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005004:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f003 031f 	and.w	r3, r3, #31
 800500c:	2201      	movs	r2, #1
 800500e:	409a      	lsls	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005014:	e024      	b.n	8005060 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	b2db      	uxtb	r3, r3
 800501c:	3b10      	subs	r3, #16
 800501e:	4a1e      	ldr	r2, [pc, #120]	@ (8005098 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005020:	fba2 2303 	umull	r2, r3, r2, r3
 8005024:	091b      	lsrs	r3, r3, #4
 8005026:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	4a1c      	ldr	r2, [pc, #112]	@ (800509c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d806      	bhi.n	800503e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	4a1b      	ldr	r2, [pc, #108]	@ (80050a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d902      	bls.n	800503e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	3308      	adds	r3, #8
 800503c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	4b18      	ldr	r3, [pc, #96]	@ (80050a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005042:	4413      	add	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	461a      	mov	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a16      	ldr	r2, [pc, #88]	@ (80050a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005050:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f003 031f 	and.w	r3, r3, #31
 8005058:	2201      	movs	r2, #1
 800505a:	409a      	lsls	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005060:	bf00      	nop
 8005062:	3714      	adds	r7, #20
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr
 800506c:	58025408 	.word	0x58025408
 8005070:	5802541c 	.word	0x5802541c
 8005074:	58025430 	.word	0x58025430
 8005078:	58025444 	.word	0x58025444
 800507c:	58025458 	.word	0x58025458
 8005080:	5802546c 	.word	0x5802546c
 8005084:	58025480 	.word	0x58025480
 8005088:	58025494 	.word	0x58025494
 800508c:	cccccccd 	.word	0xcccccccd
 8005090:	16009600 	.word	0x16009600
 8005094:	58025880 	.word	0x58025880
 8005098:	aaaaaaab 	.word	0xaaaaaaab
 800509c:	400204b8 	.word	0x400204b8
 80050a0:	4002040f 	.word	0x4002040f
 80050a4:	10008200 	.word	0x10008200
 80050a8:	40020880 	.word	0x40020880

080050ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d04a      	beq.n	8005158 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d847      	bhi.n	8005158 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a25      	ldr	r2, [pc, #148]	@ (8005164 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d022      	beq.n	8005118 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a24      	ldr	r2, [pc, #144]	@ (8005168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d01d      	beq.n	8005118 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a22      	ldr	r2, [pc, #136]	@ (800516c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d018      	beq.n	8005118 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a21      	ldr	r2, [pc, #132]	@ (8005170 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d013      	beq.n	8005118 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005174 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d00e      	beq.n	8005118 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a1e      	ldr	r2, [pc, #120]	@ (8005178 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d009      	beq.n	8005118 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a1c      	ldr	r2, [pc, #112]	@ (800517c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d004      	beq.n	8005118 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a1b      	ldr	r2, [pc, #108]	@ (8005180 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d101      	bne.n	800511c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005118:	2301      	movs	r3, #1
 800511a:	e000      	b.n	800511e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800511c:	2300      	movs	r3, #0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00a      	beq.n	8005138 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	4b17      	ldr	r3, [pc, #92]	@ (8005184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005126:	4413      	add	r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	461a      	mov	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a15      	ldr	r2, [pc, #84]	@ (8005188 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005134:	671a      	str	r2, [r3, #112]	@ 0x70
 8005136:	e009      	b.n	800514c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	4b14      	ldr	r3, [pc, #80]	@ (800518c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800513c:	4413      	add	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	461a      	mov	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a11      	ldr	r2, [pc, #68]	@ (8005190 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800514a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	3b01      	subs	r3, #1
 8005150:	2201      	movs	r2, #1
 8005152:	409a      	lsls	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005158:	bf00      	nop
 800515a:	3714      	adds	r7, #20
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr
 8005164:	58025408 	.word	0x58025408
 8005168:	5802541c 	.word	0x5802541c
 800516c:	58025430 	.word	0x58025430
 8005170:	58025444 	.word	0x58025444
 8005174:	58025458 	.word	0x58025458
 8005178:	5802546c 	.word	0x5802546c
 800517c:	58025480 	.word	0x58025480
 8005180:	58025494 	.word	0x58025494
 8005184:	1600963f 	.word	0x1600963f
 8005188:	58025940 	.word	0x58025940
 800518c:	1000823f 	.word	0x1000823f
 8005190:	40020940 	.word	0x40020940

08005194 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005194:	b480      	push	{r7}
 8005196:	b089      	sub	sp, #36	@ 0x24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800519e:	2300      	movs	r3, #0
 80051a0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80051a2:	4b89      	ldr	r3, [pc, #548]	@ (80053c8 <HAL_GPIO_Init+0x234>)
 80051a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80051a6:	e194      	b.n	80054d2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	2101      	movs	r1, #1
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	fa01 f303 	lsl.w	r3, r1, r3
 80051b4:	4013      	ands	r3, r2
 80051b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f000 8186 	beq.w	80054cc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f003 0303 	and.w	r3, r3, #3
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d005      	beq.n	80051d8 <HAL_GPIO_Init+0x44>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f003 0303 	and.w	r3, r3, #3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d130      	bne.n	800523a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	2203      	movs	r2, #3
 80051e4:	fa02 f303 	lsl.w	r3, r2, r3
 80051e8:	43db      	mvns	r3, r3
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	4013      	ands	r3, r2
 80051ee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	68da      	ldr	r2, [r3, #12]
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	005b      	lsls	r3, r3, #1
 80051f8:	fa02 f303 	lsl.w	r3, r2, r3
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	4313      	orrs	r3, r2
 8005200:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800520e:	2201      	movs	r2, #1
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	fa02 f303 	lsl.w	r3, r2, r3
 8005216:	43db      	mvns	r3, r3
 8005218:	69ba      	ldr	r2, [r7, #24]
 800521a:	4013      	ands	r3, r2
 800521c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	091b      	lsrs	r3, r3, #4
 8005224:	f003 0201 	and.w	r2, r3, #1
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	fa02 f303 	lsl.w	r3, r2, r3
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	4313      	orrs	r3, r2
 8005232:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	69ba      	ldr	r2, [r7, #24]
 8005238:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f003 0303 	and.w	r3, r3, #3
 8005242:	2b03      	cmp	r3, #3
 8005244:	d017      	beq.n	8005276 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	2203      	movs	r2, #3
 8005252:	fa02 f303 	lsl.w	r3, r2, r3
 8005256:	43db      	mvns	r3, r3
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	4013      	ands	r3, r2
 800525c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	689a      	ldr	r2, [r3, #8]
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	fa02 f303 	lsl.w	r3, r2, r3
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	4313      	orrs	r3, r2
 800526e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	69ba      	ldr	r2, [r7, #24]
 8005274:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f003 0303 	and.w	r3, r3, #3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d123      	bne.n	80052ca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	08da      	lsrs	r2, r3, #3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	3208      	adds	r2, #8
 800528a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800528e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	f003 0307 	and.w	r3, r3, #7
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	220f      	movs	r2, #15
 800529a:	fa02 f303 	lsl.w	r3, r2, r3
 800529e:	43db      	mvns	r3, r3
 80052a0:	69ba      	ldr	r2, [r7, #24]
 80052a2:	4013      	ands	r3, r2
 80052a4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	691a      	ldr	r2, [r3, #16]
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	f003 0307 	and.w	r3, r3, #7
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	fa02 f303 	lsl.w	r3, r2, r3
 80052b6:	69ba      	ldr	r2, [r7, #24]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	08da      	lsrs	r2, r3, #3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	3208      	adds	r2, #8
 80052c4:	69b9      	ldr	r1, [r7, #24]
 80052c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	2203      	movs	r2, #3
 80052d6:	fa02 f303 	lsl.w	r3, r2, r3
 80052da:	43db      	mvns	r3, r3
 80052dc:	69ba      	ldr	r2, [r7, #24]
 80052de:	4013      	ands	r3, r2
 80052e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	f003 0203 	and.w	r2, r3, #3
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	fa02 f303 	lsl.w	r3, r2, r3
 80052f2:	69ba      	ldr	r2, [r7, #24]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	69ba      	ldr	r2, [r7, #24]
 80052fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 80e0 	beq.w	80054cc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800530c:	4b2f      	ldr	r3, [pc, #188]	@ (80053cc <HAL_GPIO_Init+0x238>)
 800530e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005312:	4a2e      	ldr	r2, [pc, #184]	@ (80053cc <HAL_GPIO_Init+0x238>)
 8005314:	f043 0302 	orr.w	r3, r3, #2
 8005318:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800531c:	4b2b      	ldr	r3, [pc, #172]	@ (80053cc <HAL_GPIO_Init+0x238>)
 800531e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	60fb      	str	r3, [r7, #12]
 8005328:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800532a:	4a29      	ldr	r2, [pc, #164]	@ (80053d0 <HAL_GPIO_Init+0x23c>)
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	089b      	lsrs	r3, r3, #2
 8005330:	3302      	adds	r3, #2
 8005332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005336:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	f003 0303 	and.w	r3, r3, #3
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	220f      	movs	r2, #15
 8005342:	fa02 f303 	lsl.w	r3, r2, r3
 8005346:	43db      	mvns	r3, r3
 8005348:	69ba      	ldr	r2, [r7, #24]
 800534a:	4013      	ands	r3, r2
 800534c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a20      	ldr	r2, [pc, #128]	@ (80053d4 <HAL_GPIO_Init+0x240>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d052      	beq.n	80053fc <HAL_GPIO_Init+0x268>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a1f      	ldr	r2, [pc, #124]	@ (80053d8 <HAL_GPIO_Init+0x244>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d031      	beq.n	80053c2 <HAL_GPIO_Init+0x22e>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a1e      	ldr	r2, [pc, #120]	@ (80053dc <HAL_GPIO_Init+0x248>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d02b      	beq.n	80053be <HAL_GPIO_Init+0x22a>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a1d      	ldr	r2, [pc, #116]	@ (80053e0 <HAL_GPIO_Init+0x24c>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d025      	beq.n	80053ba <HAL_GPIO_Init+0x226>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a1c      	ldr	r2, [pc, #112]	@ (80053e4 <HAL_GPIO_Init+0x250>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d01f      	beq.n	80053b6 <HAL_GPIO_Init+0x222>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a1b      	ldr	r2, [pc, #108]	@ (80053e8 <HAL_GPIO_Init+0x254>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d019      	beq.n	80053b2 <HAL_GPIO_Init+0x21e>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a1a      	ldr	r2, [pc, #104]	@ (80053ec <HAL_GPIO_Init+0x258>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d013      	beq.n	80053ae <HAL_GPIO_Init+0x21a>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a19      	ldr	r2, [pc, #100]	@ (80053f0 <HAL_GPIO_Init+0x25c>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d00d      	beq.n	80053aa <HAL_GPIO_Init+0x216>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a18      	ldr	r2, [pc, #96]	@ (80053f4 <HAL_GPIO_Init+0x260>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d007      	beq.n	80053a6 <HAL_GPIO_Init+0x212>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a17      	ldr	r2, [pc, #92]	@ (80053f8 <HAL_GPIO_Init+0x264>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d101      	bne.n	80053a2 <HAL_GPIO_Init+0x20e>
 800539e:	2309      	movs	r3, #9
 80053a0:	e02d      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053a2:	230a      	movs	r3, #10
 80053a4:	e02b      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053a6:	2308      	movs	r3, #8
 80053a8:	e029      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053aa:	2307      	movs	r3, #7
 80053ac:	e027      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053ae:	2306      	movs	r3, #6
 80053b0:	e025      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053b2:	2305      	movs	r3, #5
 80053b4:	e023      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053b6:	2304      	movs	r3, #4
 80053b8:	e021      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053ba:	2303      	movs	r3, #3
 80053bc:	e01f      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053be:	2302      	movs	r3, #2
 80053c0:	e01d      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053c2:	2301      	movs	r3, #1
 80053c4:	e01b      	b.n	80053fe <HAL_GPIO_Init+0x26a>
 80053c6:	bf00      	nop
 80053c8:	58000080 	.word	0x58000080
 80053cc:	58024400 	.word	0x58024400
 80053d0:	58000400 	.word	0x58000400
 80053d4:	58020000 	.word	0x58020000
 80053d8:	58020400 	.word	0x58020400
 80053dc:	58020800 	.word	0x58020800
 80053e0:	58020c00 	.word	0x58020c00
 80053e4:	58021000 	.word	0x58021000
 80053e8:	58021400 	.word	0x58021400
 80053ec:	58021800 	.word	0x58021800
 80053f0:	58021c00 	.word	0x58021c00
 80053f4:	58022000 	.word	0x58022000
 80053f8:	58022400 	.word	0x58022400
 80053fc:	2300      	movs	r3, #0
 80053fe:	69fa      	ldr	r2, [r7, #28]
 8005400:	f002 0203 	and.w	r2, r2, #3
 8005404:	0092      	lsls	r2, r2, #2
 8005406:	4093      	lsls	r3, r2
 8005408:	69ba      	ldr	r2, [r7, #24]
 800540a:	4313      	orrs	r3, r2
 800540c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800540e:	4938      	ldr	r1, [pc, #224]	@ (80054f0 <HAL_GPIO_Init+0x35c>)
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	089b      	lsrs	r3, r3, #2
 8005414:	3302      	adds	r3, #2
 8005416:	69ba      	ldr	r2, [r7, #24]
 8005418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800541c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	43db      	mvns	r3, r3
 8005428:	69ba      	ldr	r2, [r7, #24]
 800542a:	4013      	ands	r3, r2
 800542c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800543a:	69ba      	ldr	r2, [r7, #24]
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	4313      	orrs	r3, r2
 8005440:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005442:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800544a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	43db      	mvns	r3, r3
 8005456:	69ba      	ldr	r2, [r7, #24]
 8005458:	4013      	ands	r3, r2
 800545a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d003      	beq.n	8005470 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005468:	69ba      	ldr	r2, [r7, #24]
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	4313      	orrs	r3, r2
 800546e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005470:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	43db      	mvns	r3, r3
 8005482:	69ba      	ldr	r2, [r7, #24]
 8005484:	4013      	ands	r3, r2
 8005486:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005490:	2b00      	cmp	r3, #0
 8005492:	d003      	beq.n	800549c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005494:	69ba      	ldr	r2, [r7, #24]
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	4313      	orrs	r3, r2
 800549a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	69ba      	ldr	r2, [r7, #24]
 80054a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	43db      	mvns	r3, r3
 80054ac:	69ba      	ldr	r2, [r7, #24]
 80054ae:	4013      	ands	r3, r2
 80054b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d003      	beq.n	80054c6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80054be:	69ba      	ldr	r2, [r7, #24]
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	69ba      	ldr	r2, [r7, #24]
 80054ca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	3301      	adds	r3, #1
 80054d0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	69fb      	ldr	r3, [r7, #28]
 80054d8:	fa22 f303 	lsr.w	r3, r2, r3
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f47f ae63 	bne.w	80051a8 <HAL_GPIO_Init+0x14>
  }
}
 80054e2:	bf00      	nop
 80054e4:	bf00      	nop
 80054e6:	3724      	adds	r7, #36	@ 0x24
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	58000400 	.word	0x58000400

080054f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	460b      	mov	r3, r1
 80054fe:	807b      	strh	r3, [r7, #2]
 8005500:	4613      	mov	r3, r2
 8005502:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005504:	787b      	ldrb	r3, [r7, #1]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800550a:	887a      	ldrh	r2, [r7, #2]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005510:	e003      	b.n	800551a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005512:	887b      	ldrh	r3, [r7, #2]
 8005514:	041a      	lsls	r2, r3, #16
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	619a      	str	r2, [r3, #24]
}
 800551a:	bf00      	nop
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b082      	sub	sp, #8
 800552a:	af00      	add	r7, sp, #0
 800552c:	4603      	mov	r3, r0
 800552e:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005530:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005534:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005538:	88fb      	ldrh	r3, [r7, #6]
 800553a:	4013      	ands	r3, r2
 800553c:	2b00      	cmp	r3, #0
 800553e:	d008      	beq.n	8005552 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005540:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005544:	88fb      	ldrh	r3, [r7, #6]
 8005546:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800554a:	88fb      	ldrh	r3, [r7, #6]
 800554c:	4618      	mov	r0, r3
 800554e:	f7fc f9e7 	bl	8001920 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8005552:	bf00      	nop
 8005554:	3708      	adds	r7, #8
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
	...

0800555c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005564:	4b19      	ldr	r3, [pc, #100]	@ (80055cc <HAL_PWREx_ConfigSupply+0x70>)
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b04      	cmp	r3, #4
 800556e:	d00a      	beq.n	8005586 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005570:	4b16      	ldr	r3, [pc, #88]	@ (80055cc <HAL_PWREx_ConfigSupply+0x70>)
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f003 0307 	and.w	r3, r3, #7
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	429a      	cmp	r2, r3
 800557c:	d001      	beq.n	8005582 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e01f      	b.n	80055c2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	e01d      	b.n	80055c2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005586:	4b11      	ldr	r3, [pc, #68]	@ (80055cc <HAL_PWREx_ConfigSupply+0x70>)
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f023 0207 	bic.w	r2, r3, #7
 800558e:	490f      	ldr	r1, [pc, #60]	@ (80055cc <HAL_PWREx_ConfigSupply+0x70>)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4313      	orrs	r3, r2
 8005594:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005596:	f7fc fdfd 	bl	8002194 <HAL_GetTick>
 800559a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800559c:	e009      	b.n	80055b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800559e:	f7fc fdf9 	bl	8002194 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055ac:	d901      	bls.n	80055b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e007      	b.n	80055c2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80055b2:	4b06      	ldr	r3, [pc, #24]	@ (80055cc <HAL_PWREx_ConfigSupply+0x70>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055be:	d1ee      	bne.n	800559e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	58024800 	.word	0x58024800

080055d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08c      	sub	sp, #48	@ 0x30
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d102      	bne.n	80055e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	f000 bc48 	b.w	8005e74 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0301 	and.w	r3, r3, #1
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	f000 8088 	beq.w	8005702 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055f2:	4b99      	ldr	r3, [pc, #612]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80055fc:	4b96      	ldr	r3, [pc, #600]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80055fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005600:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005604:	2b10      	cmp	r3, #16
 8005606:	d007      	beq.n	8005618 <HAL_RCC_OscConfig+0x48>
 8005608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560a:	2b18      	cmp	r3, #24
 800560c:	d111      	bne.n	8005632 <HAL_RCC_OscConfig+0x62>
 800560e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005610:	f003 0303 	and.w	r3, r3, #3
 8005614:	2b02      	cmp	r3, #2
 8005616:	d10c      	bne.n	8005632 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005618:	4b8f      	ldr	r3, [pc, #572]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d06d      	beq.n	8005700 <HAL_RCC_OscConfig+0x130>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d169      	bne.n	8005700 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	f000 bc21 	b.w	8005e74 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800563a:	d106      	bne.n	800564a <HAL_RCC_OscConfig+0x7a>
 800563c:	4b86      	ldr	r3, [pc, #536]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a85      	ldr	r2, [pc, #532]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005642:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005646:	6013      	str	r3, [r2, #0]
 8005648:	e02e      	b.n	80056a8 <HAL_RCC_OscConfig+0xd8>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10c      	bne.n	800566c <HAL_RCC_OscConfig+0x9c>
 8005652:	4b81      	ldr	r3, [pc, #516]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a80      	ldr	r2, [pc, #512]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005658:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800565c:	6013      	str	r3, [r2, #0]
 800565e:	4b7e      	ldr	r3, [pc, #504]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a7d      	ldr	r2, [pc, #500]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005664:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005668:	6013      	str	r3, [r2, #0]
 800566a:	e01d      	b.n	80056a8 <HAL_RCC_OscConfig+0xd8>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005674:	d10c      	bne.n	8005690 <HAL_RCC_OscConfig+0xc0>
 8005676:	4b78      	ldr	r3, [pc, #480]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a77      	ldr	r2, [pc, #476]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 800567c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005680:	6013      	str	r3, [r2, #0]
 8005682:	4b75      	ldr	r3, [pc, #468]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a74      	ldr	r2, [pc, #464]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800568c:	6013      	str	r3, [r2, #0]
 800568e:	e00b      	b.n	80056a8 <HAL_RCC_OscConfig+0xd8>
 8005690:	4b71      	ldr	r3, [pc, #452]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a70      	ldr	r2, [pc, #448]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800569a:	6013      	str	r3, [r2, #0]
 800569c:	4b6e      	ldr	r3, [pc, #440]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a6d      	ldr	r2, [pc, #436]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80056a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d013      	beq.n	80056d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b0:	f7fc fd70 	bl	8002194 <HAL_GetTick>
 80056b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80056b6:	e008      	b.n	80056ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056b8:	f7fc fd6c 	bl	8002194 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b64      	cmp	r3, #100	@ 0x64
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e3d4      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80056ca:	4b63      	ldr	r3, [pc, #396]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d0f0      	beq.n	80056b8 <HAL_RCC_OscConfig+0xe8>
 80056d6:	e014      	b.n	8005702 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d8:	f7fc fd5c 	bl	8002194 <HAL_GetTick>
 80056dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80056de:	e008      	b.n	80056f2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056e0:	f7fc fd58 	bl	8002194 <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	2b64      	cmp	r3, #100	@ 0x64
 80056ec:	d901      	bls.n	80056f2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e3c0      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80056f2:	4b59      	ldr	r3, [pc, #356]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1f0      	bne.n	80056e0 <HAL_RCC_OscConfig+0x110>
 80056fe:	e000      	b.n	8005702 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	f000 80ca 	beq.w	80058a4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005710:	4b51      	ldr	r3, [pc, #324]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005718:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800571a:	4b4f      	ldr	r3, [pc, #316]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 800571c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d007      	beq.n	8005736 <HAL_RCC_OscConfig+0x166>
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	2b18      	cmp	r3, #24
 800572a:	d156      	bne.n	80057da <HAL_RCC_OscConfig+0x20a>
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	f003 0303 	and.w	r3, r3, #3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d151      	bne.n	80057da <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005736:	4b48      	ldr	r3, [pc, #288]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0304 	and.w	r3, r3, #4
 800573e:	2b00      	cmp	r3, #0
 8005740:	d005      	beq.n	800574e <HAL_RCC_OscConfig+0x17e>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e392      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800574e:	4b42      	ldr	r3, [pc, #264]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f023 0219 	bic.w	r2, r3, #25
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	493f      	ldr	r1, [pc, #252]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 800575c:	4313      	orrs	r3, r2
 800575e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005760:	f7fc fd18 	bl	8002194 <HAL_GetTick>
 8005764:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005766:	e008      	b.n	800577a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005768:	f7fc fd14 	bl	8002194 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d901      	bls.n	800577a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e37c      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800577a:	4b37      	ldr	r3, [pc, #220]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0304 	and.w	r3, r3, #4
 8005782:	2b00      	cmp	r3, #0
 8005784:	d0f0      	beq.n	8005768 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005786:	f7fc fd35 	bl	80021f4 <HAL_GetREVID>
 800578a:	4603      	mov	r3, r0
 800578c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005790:	4293      	cmp	r3, r2
 8005792:	d817      	bhi.n	80057c4 <HAL_RCC_OscConfig+0x1f4>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	2b40      	cmp	r3, #64	@ 0x40
 800579a:	d108      	bne.n	80057ae <HAL_RCC_OscConfig+0x1de>
 800579c:	4b2e      	ldr	r3, [pc, #184]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80057a4:	4a2c      	ldr	r2, [pc, #176]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80057a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057aa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057ac:	e07a      	b.n	80058a4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057ae:	4b2a      	ldr	r3, [pc, #168]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	031b      	lsls	r3, r3, #12
 80057bc:	4926      	ldr	r1, [pc, #152]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057c2:	e06f      	b.n	80058a4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057c4:	4b24      	ldr	r3, [pc, #144]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	691b      	ldr	r3, [r3, #16]
 80057d0:	061b      	lsls	r3, r3, #24
 80057d2:	4921      	ldr	r1, [pc, #132]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057d8:	e064      	b.n	80058a4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d047      	beq.n	8005872 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80057e2:	4b1d      	ldr	r3, [pc, #116]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f023 0219 	bic.w	r2, r3, #25
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	491a      	ldr	r1, [pc, #104]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 80057f0:	4313      	orrs	r3, r2
 80057f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f4:	f7fc fcce 	bl	8002194 <HAL_GetTick>
 80057f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80057fa:	e008      	b.n	800580e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057fc:	f7fc fcca 	bl	8002194 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d901      	bls.n	800580e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e332      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800580e:	4b12      	ldr	r3, [pc, #72]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0304 	and.w	r3, r3, #4
 8005816:	2b00      	cmp	r3, #0
 8005818:	d0f0      	beq.n	80057fc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800581a:	f7fc fceb 	bl	80021f4 <HAL_GetREVID>
 800581e:	4603      	mov	r3, r0
 8005820:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005824:	4293      	cmp	r3, r2
 8005826:	d819      	bhi.n	800585c <HAL_RCC_OscConfig+0x28c>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	2b40      	cmp	r3, #64	@ 0x40
 800582e:	d108      	bne.n	8005842 <HAL_RCC_OscConfig+0x272>
 8005830:	4b09      	ldr	r3, [pc, #36]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005838:	4a07      	ldr	r2, [pc, #28]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 800583a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800583e:	6053      	str	r3, [r2, #4]
 8005840:	e030      	b.n	80058a4 <HAL_RCC_OscConfig+0x2d4>
 8005842:	4b05      	ldr	r3, [pc, #20]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	031b      	lsls	r3, r3, #12
 8005850:	4901      	ldr	r1, [pc, #4]	@ (8005858 <HAL_RCC_OscConfig+0x288>)
 8005852:	4313      	orrs	r3, r2
 8005854:	604b      	str	r3, [r1, #4]
 8005856:	e025      	b.n	80058a4 <HAL_RCC_OscConfig+0x2d4>
 8005858:	58024400 	.word	0x58024400
 800585c:	4b9a      	ldr	r3, [pc, #616]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	061b      	lsls	r3, r3, #24
 800586a:	4997      	ldr	r1, [pc, #604]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 800586c:	4313      	orrs	r3, r2
 800586e:	604b      	str	r3, [r1, #4]
 8005870:	e018      	b.n	80058a4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005872:	4b95      	ldr	r3, [pc, #596]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a94      	ldr	r2, [pc, #592]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005878:	f023 0301 	bic.w	r3, r3, #1
 800587c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800587e:	f7fc fc89 	bl	8002194 <HAL_GetTick>
 8005882:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005884:	e008      	b.n	8005898 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005886:	f7fc fc85 	bl	8002194 <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	2b02      	cmp	r3, #2
 8005892:	d901      	bls.n	8005898 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e2ed      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005898:	4b8b      	ldr	r3, [pc, #556]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0304 	and.w	r3, r3, #4
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1f0      	bne.n	8005886 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0310 	and.w	r3, r3, #16
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	f000 80a9 	beq.w	8005a04 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058b2:	4b85      	ldr	r3, [pc, #532]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058ba:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80058bc:	4b82      	ldr	r3, [pc, #520]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80058be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	2b08      	cmp	r3, #8
 80058c6:	d007      	beq.n	80058d8 <HAL_RCC_OscConfig+0x308>
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	2b18      	cmp	r3, #24
 80058cc:	d13a      	bne.n	8005944 <HAL_RCC_OscConfig+0x374>
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f003 0303 	and.w	r3, r3, #3
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d135      	bne.n	8005944 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80058d8:	4b7b      	ldr	r3, [pc, #492]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d005      	beq.n	80058f0 <HAL_RCC_OscConfig+0x320>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	2b80      	cmp	r3, #128	@ 0x80
 80058ea:	d001      	beq.n	80058f0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e2c1      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80058f0:	f7fc fc80 	bl	80021f4 <HAL_GetREVID>
 80058f4:	4603      	mov	r3, r0
 80058f6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d817      	bhi.n	800592e <HAL_RCC_OscConfig+0x35e>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	2b20      	cmp	r3, #32
 8005904:	d108      	bne.n	8005918 <HAL_RCC_OscConfig+0x348>
 8005906:	4b70      	ldr	r3, [pc, #448]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800590e:	4a6e      	ldr	r2, [pc, #440]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005910:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005914:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005916:	e075      	b.n	8005a04 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005918:	4b6b      	ldr	r3, [pc, #428]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a1b      	ldr	r3, [r3, #32]
 8005924:	069b      	lsls	r3, r3, #26
 8005926:	4968      	ldr	r1, [pc, #416]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005928:	4313      	orrs	r3, r2
 800592a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800592c:	e06a      	b.n	8005a04 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800592e:	4b66      	ldr	r3, [pc, #408]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	061b      	lsls	r3, r3, #24
 800593c:	4962      	ldr	r1, [pc, #392]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 800593e:	4313      	orrs	r3, r2
 8005940:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005942:	e05f      	b.n	8005a04 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	69db      	ldr	r3, [r3, #28]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d042      	beq.n	80059d2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800594c:	4b5e      	ldr	r3, [pc, #376]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a5d      	ldr	r2, [pc, #372]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005952:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005958:	f7fc fc1c 	bl	8002194 <HAL_GetTick>
 800595c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800595e:	e008      	b.n	8005972 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005960:	f7fc fc18 	bl	8002194 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e280      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005972:	4b55      	ldr	r3, [pc, #340]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0f0      	beq.n	8005960 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800597e:	f7fc fc39 	bl	80021f4 <HAL_GetREVID>
 8005982:	4603      	mov	r3, r0
 8005984:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005988:	4293      	cmp	r3, r2
 800598a:	d817      	bhi.n	80059bc <HAL_RCC_OscConfig+0x3ec>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a1b      	ldr	r3, [r3, #32]
 8005990:	2b20      	cmp	r3, #32
 8005992:	d108      	bne.n	80059a6 <HAL_RCC_OscConfig+0x3d6>
 8005994:	4b4c      	ldr	r3, [pc, #304]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800599c:	4a4a      	ldr	r2, [pc, #296]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 800599e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80059a2:	6053      	str	r3, [r2, #4]
 80059a4:	e02e      	b.n	8005a04 <HAL_RCC_OscConfig+0x434>
 80059a6:	4b48      	ldr	r3, [pc, #288]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	069b      	lsls	r3, r3, #26
 80059b4:	4944      	ldr	r1, [pc, #272]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80059b6:	4313      	orrs	r3, r2
 80059b8:	604b      	str	r3, [r1, #4]
 80059ba:	e023      	b.n	8005a04 <HAL_RCC_OscConfig+0x434>
 80059bc:	4b42      	ldr	r3, [pc, #264]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	061b      	lsls	r3, r3, #24
 80059ca:	493f      	ldr	r1, [pc, #252]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	60cb      	str	r3, [r1, #12]
 80059d0:	e018      	b.n	8005a04 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80059d2:	4b3d      	ldr	r3, [pc, #244]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a3c      	ldr	r2, [pc, #240]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80059d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059de:	f7fc fbd9 	bl	8002194 <HAL_GetTick>
 80059e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80059e4:	e008      	b.n	80059f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80059e6:	f7fc fbd5 	bl	8002194 <HAL_GetTick>
 80059ea:	4602      	mov	r2, r0
 80059ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d901      	bls.n	80059f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e23d      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80059f8:	4b33      	ldr	r3, [pc, #204]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1f0      	bne.n	80059e6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0308 	and.w	r3, r3, #8
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d036      	beq.n	8005a7e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	695b      	ldr	r3, [r3, #20]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d019      	beq.n	8005a4c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a18:	4b2b      	ldr	r3, [pc, #172]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005a1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005a1e:	f043 0301 	orr.w	r3, r3, #1
 8005a22:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a24:	f7fc fbb6 	bl	8002194 <HAL_GetTick>
 8005a28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005a2a:	e008      	b.n	8005a3e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a2c:	f7fc fbb2 	bl	8002194 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d901      	bls.n	8005a3e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e21a      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005a3e:	4b22      	ldr	r3, [pc, #136]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005a40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d0f0      	beq.n	8005a2c <HAL_RCC_OscConfig+0x45c>
 8005a4a:	e018      	b.n	8005a7e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a4c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005a4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a50:	4a1d      	ldr	r2, [pc, #116]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005a52:	f023 0301 	bic.w	r3, r3, #1
 8005a56:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a58:	f7fc fb9c 	bl	8002194 <HAL_GetTick>
 8005a5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005a5e:	e008      	b.n	8005a72 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a60:	f7fc fb98 	bl	8002194 <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e200      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005a72:	4b15      	ldr	r3, [pc, #84]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005a74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1f0      	bne.n	8005a60 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0320 	and.w	r3, r3, #32
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d039      	beq.n	8005afe <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d01c      	beq.n	8005acc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005a92:	4b0d      	ldr	r3, [pc, #52]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a0c      	ldr	r2, [pc, #48]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005a98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005a9c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005a9e:	f7fc fb79 	bl	8002194 <HAL_GetTick>
 8005aa2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005aa4:	e008      	b.n	8005ab8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005aa6:	f7fc fb75 	bl	8002194 <HAL_GetTick>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aae:	1ad3      	subs	r3, r2, r3
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d901      	bls.n	8005ab8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e1dd      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005ab8:	4b03      	ldr	r3, [pc, #12]	@ (8005ac8 <HAL_RCC_OscConfig+0x4f8>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d0f0      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x4d6>
 8005ac4:	e01b      	b.n	8005afe <HAL_RCC_OscConfig+0x52e>
 8005ac6:	bf00      	nop
 8005ac8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005acc:	4b9b      	ldr	r3, [pc, #620]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a9a      	ldr	r2, [pc, #616]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005ad2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ad6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005ad8:	f7fc fb5c 	bl	8002194 <HAL_GetTick>
 8005adc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005ade:	e008      	b.n	8005af2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ae0:	f7fc fb58 	bl	8002194 <HAL_GetTick>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d901      	bls.n	8005af2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e1c0      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005af2:	4b92      	ldr	r3, [pc, #584]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1f0      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0304 	and.w	r3, r3, #4
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f000 8081 	beq.w	8005c0e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005b0c:	4b8c      	ldr	r3, [pc, #560]	@ (8005d40 <HAL_RCC_OscConfig+0x770>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a8b      	ldr	r2, [pc, #556]	@ (8005d40 <HAL_RCC_OscConfig+0x770>)
 8005b12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005b18:	f7fc fb3c 	bl	8002194 <HAL_GetTick>
 8005b1c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b1e:	e008      	b.n	8005b32 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b20:	f7fc fb38 	bl	8002194 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	2b64      	cmp	r3, #100	@ 0x64
 8005b2c:	d901      	bls.n	8005b32 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e1a0      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b32:	4b83      	ldr	r3, [pc, #524]	@ (8005d40 <HAL_RCC_OscConfig+0x770>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d0f0      	beq.n	8005b20 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d106      	bne.n	8005b54 <HAL_RCC_OscConfig+0x584>
 8005b46:	4b7d      	ldr	r3, [pc, #500]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b4a:	4a7c      	ldr	r2, [pc, #496]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b4c:	f043 0301 	orr.w	r3, r3, #1
 8005b50:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b52:	e02d      	b.n	8005bb0 <HAL_RCC_OscConfig+0x5e0>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d10c      	bne.n	8005b76 <HAL_RCC_OscConfig+0x5a6>
 8005b5c:	4b77      	ldr	r3, [pc, #476]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b60:	4a76      	ldr	r2, [pc, #472]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b62:	f023 0301 	bic.w	r3, r3, #1
 8005b66:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b68:	4b74      	ldr	r3, [pc, #464]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b6c:	4a73      	ldr	r2, [pc, #460]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b6e:	f023 0304 	bic.w	r3, r3, #4
 8005b72:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b74:	e01c      	b.n	8005bb0 <HAL_RCC_OscConfig+0x5e0>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	2b05      	cmp	r3, #5
 8005b7c:	d10c      	bne.n	8005b98 <HAL_RCC_OscConfig+0x5c8>
 8005b7e:	4b6f      	ldr	r3, [pc, #444]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b82:	4a6e      	ldr	r2, [pc, #440]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b84:	f043 0304 	orr.w	r3, r3, #4
 8005b88:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b8a:	4b6c      	ldr	r3, [pc, #432]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b8e:	4a6b      	ldr	r2, [pc, #428]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b90:	f043 0301 	orr.w	r3, r3, #1
 8005b94:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b96:	e00b      	b.n	8005bb0 <HAL_RCC_OscConfig+0x5e0>
 8005b98:	4b68      	ldr	r3, [pc, #416]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b9c:	4a67      	ldr	r2, [pc, #412]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005b9e:	f023 0301 	bic.w	r3, r3, #1
 8005ba2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ba4:	4b65      	ldr	r3, [pc, #404]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005ba6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ba8:	4a64      	ldr	r2, [pc, #400]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005baa:	f023 0304 	bic.w	r3, r3, #4
 8005bae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d015      	beq.n	8005be4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bb8:	f7fc faec 	bl	8002194 <HAL_GetTick>
 8005bbc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005bbe:	e00a      	b.n	8005bd6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bc0:	f7fc fae8 	bl	8002194 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d901      	bls.n	8005bd6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e14e      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005bd6:	4b59      	ldr	r3, [pc, #356]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005bd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bda:	f003 0302 	and.w	r3, r3, #2
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d0ee      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x5f0>
 8005be2:	e014      	b.n	8005c0e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005be4:	f7fc fad6 	bl	8002194 <HAL_GetTick>
 8005be8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005bea:	e00a      	b.n	8005c02 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bec:	f7fc fad2 	bl	8002194 <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d901      	bls.n	8005c02 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e138      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005c02:	4b4e      	ldr	r3, [pc, #312]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c06:	f003 0302 	and.w	r3, r3, #2
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1ee      	bne.n	8005bec <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 812d 	beq.w	8005e72 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005c18:	4b48      	ldr	r3, [pc, #288]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c20:	2b18      	cmp	r3, #24
 8005c22:	f000 80bd 	beq.w	8005da0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	f040 809e 	bne.w	8005d6c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c30:	4b42      	ldr	r3, [pc, #264]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a41      	ldr	r2, [pc, #260]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005c36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c3c:	f7fc faaa 	bl	8002194 <HAL_GetTick>
 8005c40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c42:	e008      	b.n	8005c56 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c44:	f7fc faa6 	bl	8002194 <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d901      	bls.n	8005c56 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e10e      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c56:	4b39      	ldr	r3, [pc, #228]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1f0      	bne.n	8005c44 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c62:	4b36      	ldr	r3, [pc, #216]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005c64:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c66:	4b37      	ldr	r3, [pc, #220]	@ (8005d44 <HAL_RCC_OscConfig+0x774>)
 8005c68:	4013      	ands	r3, r2
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005c72:	0112      	lsls	r2, r2, #4
 8005c74:	430a      	orrs	r2, r1
 8005c76:	4931      	ldr	r1, [pc, #196]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	628b      	str	r3, [r1, #40]	@ 0x28
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c80:	3b01      	subs	r3, #1
 8005c82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	025b      	lsls	r3, r3, #9
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	431a      	orrs	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c96:	3b01      	subs	r3, #1
 8005c98:	041b      	lsls	r3, r3, #16
 8005c9a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	061b      	lsls	r3, r3, #24
 8005ca8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005cac:	4923      	ldr	r1, [pc, #140]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005cb2:	4b22      	ldr	r3, [pc, #136]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb6:	4a21      	ldr	r2, [pc, #132]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005cb8:	f023 0301 	bic.w	r3, r3, #1
 8005cbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005cc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cc2:	4b21      	ldr	r3, [pc, #132]	@ (8005d48 <HAL_RCC_OscConfig+0x778>)
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005cca:	00d2      	lsls	r2, r2, #3
 8005ccc:	491b      	ldr	r1, [pc, #108]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd6:	f023 020c 	bic.w	r2, r3, #12
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cde:	4917      	ldr	r1, [pc, #92]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005ce4:	4b15      	ldr	r3, [pc, #84]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce8:	f023 0202 	bic.w	r2, r3, #2
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cf0:	4912      	ldr	r1, [pc, #72]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005cf6:	4b11      	ldr	r3, [pc, #68]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cfa:	4a10      	ldr	r2, [pc, #64]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005cfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d02:	4b0e      	ldr	r3, [pc, #56]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d06:	4a0d      	ldr	r2, [pc, #52]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d12:	4a0a      	ldr	r2, [pc, #40]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005d14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005d1a:	4b08      	ldr	r3, [pc, #32]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1e:	4a07      	ldr	r2, [pc, #28]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005d20:	f043 0301 	orr.w	r3, r3, #1
 8005d24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d26:	4b05      	ldr	r3, [pc, #20]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a04      	ldr	r2, [pc, #16]	@ (8005d3c <HAL_RCC_OscConfig+0x76c>)
 8005d2c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d32:	f7fc fa2f 	bl	8002194 <HAL_GetTick>
 8005d36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005d38:	e011      	b.n	8005d5e <HAL_RCC_OscConfig+0x78e>
 8005d3a:	bf00      	nop
 8005d3c:	58024400 	.word	0x58024400
 8005d40:	58024800 	.word	0x58024800
 8005d44:	fffffc0c 	.word	0xfffffc0c
 8005d48:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d4c:	f7fc fa22 	bl	8002194 <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d901      	bls.n	8005d5e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e08a      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005d5e:	4b47      	ldr	r3, [pc, #284]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d0f0      	beq.n	8005d4c <HAL_RCC_OscConfig+0x77c>
 8005d6a:	e082      	b.n	8005e72 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d6c:	4b43      	ldr	r3, [pc, #268]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a42      	ldr	r2, [pc, #264]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005d72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d78:	f7fc fa0c 	bl	8002194 <HAL_GetTick>
 8005d7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d7e:	e008      	b.n	8005d92 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d80:	f7fc fa08 	bl	8002194 <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d901      	bls.n	8005d92 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e070      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d92:	4b3a      	ldr	r3, [pc, #232]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1f0      	bne.n	8005d80 <HAL_RCC_OscConfig+0x7b0>
 8005d9e:	e068      	b.n	8005e72 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005da0:	4b36      	ldr	r3, [pc, #216]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005da6:	4b35      	ldr	r3, [pc, #212]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005daa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d031      	beq.n	8005e18 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	f003 0203 	and.w	r2, r3, #3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d12a      	bne.n	8005e18 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	091b      	lsrs	r3, r3, #4
 8005dc6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d122      	bne.n	8005e18 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ddc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d11a      	bne.n	8005e18 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	0a5b      	lsrs	r3, r3, #9
 8005de6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d111      	bne.n	8005e18 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	0c1b      	lsrs	r3, r3, #16
 8005df8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e00:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d108      	bne.n	8005e18 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	0e1b      	lsrs	r3, r3, #24
 8005e0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e12:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d001      	beq.n	8005e1c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e02b      	b.n	8005e74 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005e1c:	4b17      	ldr	r3, [pc, #92]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e20:	08db      	lsrs	r3, r3, #3
 8005e22:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e26:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e2c:	693a      	ldr	r2, [r7, #16]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d01f      	beq.n	8005e72 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005e32:	4b12      	ldr	r3, [pc, #72]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e36:	4a11      	ldr	r2, [pc, #68]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005e38:	f023 0301 	bic.w	r3, r3, #1
 8005e3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005e3e:	f7fc f9a9 	bl	8002194 <HAL_GetTick>
 8005e42:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005e44:	bf00      	nop
 8005e46:	f7fc f9a5 	bl	8002194 <HAL_GetTick>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d0f9      	beq.n	8005e46 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005e52:	4b0a      	ldr	r3, [pc, #40]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005e54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e56:	4b0a      	ldr	r3, [pc, #40]	@ (8005e80 <HAL_RCC_OscConfig+0x8b0>)
 8005e58:	4013      	ands	r3, r2
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005e5e:	00d2      	lsls	r2, r2, #3
 8005e60:	4906      	ldr	r1, [pc, #24]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005e66:	4b05      	ldr	r3, [pc, #20]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e6a:	4a04      	ldr	r2, [pc, #16]	@ (8005e7c <HAL_RCC_OscConfig+0x8ac>)
 8005e6c:	f043 0301 	orr.w	r3, r3, #1
 8005e70:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3730      	adds	r7, #48	@ 0x30
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	58024400 	.word	0x58024400
 8005e80:	ffff0007 	.word	0xffff0007

08005e84 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d101      	bne.n	8005e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	e19c      	b.n	80061d2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e98:	4b8a      	ldr	r3, [pc, #552]	@ (80060c4 <HAL_RCC_ClockConfig+0x240>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 030f 	and.w	r3, r3, #15
 8005ea0:	683a      	ldr	r2, [r7, #0]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d910      	bls.n	8005ec8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ea6:	4b87      	ldr	r3, [pc, #540]	@ (80060c4 <HAL_RCC_ClockConfig+0x240>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f023 020f 	bic.w	r2, r3, #15
 8005eae:	4985      	ldr	r1, [pc, #532]	@ (80060c4 <HAL_RCC_ClockConfig+0x240>)
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eb6:	4b83      	ldr	r3, [pc, #524]	@ (80060c4 <HAL_RCC_ClockConfig+0x240>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 030f 	and.w	r3, r3, #15
 8005ebe:	683a      	ldr	r2, [r7, #0]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d001      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e184      	b.n	80061d2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0304 	and.w	r3, r3, #4
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d010      	beq.n	8005ef6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	691a      	ldr	r2, [r3, #16]
 8005ed8:	4b7b      	ldr	r3, [pc, #492]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005eda:	699b      	ldr	r3, [r3, #24]
 8005edc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d908      	bls.n	8005ef6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005ee4:	4b78      	ldr	r3, [pc, #480]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	4975      	ldr	r1, [pc, #468]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0308 	and.w	r3, r3, #8
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d010      	beq.n	8005f24 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	695a      	ldr	r2, [r3, #20]
 8005f06:	4b70      	ldr	r3, [pc, #448]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f08:	69db      	ldr	r3, [r3, #28]
 8005f0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d908      	bls.n	8005f24 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005f12:	4b6d      	ldr	r3, [pc, #436]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f14:	69db      	ldr	r3, [r3, #28]
 8005f16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	496a      	ldr	r1, [pc, #424]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f20:	4313      	orrs	r3, r2
 8005f22:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0310 	and.w	r3, r3, #16
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d010      	beq.n	8005f52 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	699a      	ldr	r2, [r3, #24]
 8005f34:	4b64      	ldr	r3, [pc, #400]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f36:	69db      	ldr	r3, [r3, #28]
 8005f38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d908      	bls.n	8005f52 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005f40:	4b61      	ldr	r3, [pc, #388]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	495e      	ldr	r1, [pc, #376]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0320 	and.w	r3, r3, #32
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d010      	beq.n	8005f80 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	69da      	ldr	r2, [r3, #28]
 8005f62:	4b59      	ldr	r3, [pc, #356]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f64:	6a1b      	ldr	r3, [r3, #32]
 8005f66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d908      	bls.n	8005f80 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005f6e:	4b56      	ldr	r3, [pc, #344]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	69db      	ldr	r3, [r3, #28]
 8005f7a:	4953      	ldr	r1, [pc, #332]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0302 	and.w	r3, r3, #2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d010      	beq.n	8005fae <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	68da      	ldr	r2, [r3, #12]
 8005f90:	4b4d      	ldr	r3, [pc, #308]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f92:	699b      	ldr	r3, [r3, #24]
 8005f94:	f003 030f 	and.w	r3, r3, #15
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d908      	bls.n	8005fae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f9c:	4b4a      	ldr	r3, [pc, #296]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005f9e:	699b      	ldr	r3, [r3, #24]
 8005fa0:	f023 020f 	bic.w	r2, r3, #15
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	4947      	ldr	r1, [pc, #284]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005faa:	4313      	orrs	r3, r2
 8005fac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0301 	and.w	r3, r3, #1
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d055      	beq.n	8006066 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005fba:	4b43      	ldr	r3, [pc, #268]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	4940      	ldr	r1, [pc, #256]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d107      	bne.n	8005fe4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005fd4:	4b3c      	ldr	r3, [pc, #240]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d121      	bne.n	8006024 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e0f6      	b.n	80061d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d107      	bne.n	8005ffc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005fec:	4b36      	ldr	r3, [pc, #216]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d115      	bne.n	8006024 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e0ea      	b.n	80061d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d107      	bne.n	8006014 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006004:	4b30      	ldr	r3, [pc, #192]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800600c:	2b00      	cmp	r3, #0
 800600e:	d109      	bne.n	8006024 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e0de      	b.n	80061d2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006014:	4b2c      	ldr	r3, [pc, #176]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 0304 	and.w	r3, r3, #4
 800601c:	2b00      	cmp	r3, #0
 800601e:	d101      	bne.n	8006024 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e0d6      	b.n	80061d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006024:	4b28      	ldr	r3, [pc, #160]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	f023 0207 	bic.w	r2, r3, #7
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	4925      	ldr	r1, [pc, #148]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8006032:	4313      	orrs	r3, r2
 8006034:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006036:	f7fc f8ad 	bl	8002194 <HAL_GetTick>
 800603a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800603c:	e00a      	b.n	8006054 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800603e:	f7fc f8a9 	bl	8002194 <HAL_GetTick>
 8006042:	4602      	mov	r2, r0
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	f241 3288 	movw	r2, #5000	@ 0x1388
 800604c:	4293      	cmp	r3, r2
 800604e:	d901      	bls.n	8006054 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006050:	2303      	movs	r3, #3
 8006052:	e0be      	b.n	80061d2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006054:	4b1c      	ldr	r3, [pc, #112]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	00db      	lsls	r3, r3, #3
 8006062:	429a      	cmp	r2, r3
 8006064:	d1eb      	bne.n	800603e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	2b00      	cmp	r3, #0
 8006070:	d010      	beq.n	8006094 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	68da      	ldr	r2, [r3, #12]
 8006076:	4b14      	ldr	r3, [pc, #80]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	f003 030f 	and.w	r3, r3, #15
 800607e:	429a      	cmp	r2, r3
 8006080:	d208      	bcs.n	8006094 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006082:	4b11      	ldr	r3, [pc, #68]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	f023 020f 	bic.w	r2, r3, #15
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	490e      	ldr	r1, [pc, #56]	@ (80060c8 <HAL_RCC_ClockConfig+0x244>)
 8006090:	4313      	orrs	r3, r2
 8006092:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006094:	4b0b      	ldr	r3, [pc, #44]	@ (80060c4 <HAL_RCC_ClockConfig+0x240>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 030f 	and.w	r3, r3, #15
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d214      	bcs.n	80060cc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060a2:	4b08      	ldr	r3, [pc, #32]	@ (80060c4 <HAL_RCC_ClockConfig+0x240>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f023 020f 	bic.w	r2, r3, #15
 80060aa:	4906      	ldr	r1, [pc, #24]	@ (80060c4 <HAL_RCC_ClockConfig+0x240>)
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060b2:	4b04      	ldr	r3, [pc, #16]	@ (80060c4 <HAL_RCC_ClockConfig+0x240>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 030f 	and.w	r3, r3, #15
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d005      	beq.n	80060cc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e086      	b.n	80061d2 <HAL_RCC_ClockConfig+0x34e>
 80060c4:	52002000 	.word	0x52002000
 80060c8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0304 	and.w	r3, r3, #4
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d010      	beq.n	80060fa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	691a      	ldr	r2, [r3, #16]
 80060dc:	4b3f      	ldr	r3, [pc, #252]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d208      	bcs.n	80060fa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80060e8:	4b3c      	ldr	r3, [pc, #240]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	4939      	ldr	r1, [pc, #228]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0308 	and.w	r3, r3, #8
 8006102:	2b00      	cmp	r3, #0
 8006104:	d010      	beq.n	8006128 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	695a      	ldr	r2, [r3, #20]
 800610a:	4b34      	ldr	r3, [pc, #208]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 800610c:	69db      	ldr	r3, [r3, #28]
 800610e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006112:	429a      	cmp	r2, r3
 8006114:	d208      	bcs.n	8006128 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006116:	4b31      	ldr	r3, [pc, #196]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 8006118:	69db      	ldr	r3, [r3, #28]
 800611a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	492e      	ldr	r1, [pc, #184]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 8006124:	4313      	orrs	r3, r2
 8006126:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0310 	and.w	r3, r3, #16
 8006130:	2b00      	cmp	r3, #0
 8006132:	d010      	beq.n	8006156 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	699a      	ldr	r2, [r3, #24]
 8006138:	4b28      	ldr	r3, [pc, #160]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 800613a:	69db      	ldr	r3, [r3, #28]
 800613c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006140:	429a      	cmp	r2, r3
 8006142:	d208      	bcs.n	8006156 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006144:	4b25      	ldr	r3, [pc, #148]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	4922      	ldr	r1, [pc, #136]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 8006152:	4313      	orrs	r3, r2
 8006154:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0320 	and.w	r3, r3, #32
 800615e:	2b00      	cmp	r3, #0
 8006160:	d010      	beq.n	8006184 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69da      	ldr	r2, [r3, #28]
 8006166:	4b1d      	ldr	r3, [pc, #116]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 8006168:	6a1b      	ldr	r3, [r3, #32]
 800616a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800616e:	429a      	cmp	r2, r3
 8006170:	d208      	bcs.n	8006184 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006172:	4b1a      	ldr	r3, [pc, #104]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	69db      	ldr	r3, [r3, #28]
 800617e:	4917      	ldr	r1, [pc, #92]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 8006180:	4313      	orrs	r3, r2
 8006182:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006184:	f000 f834 	bl	80061f0 <HAL_RCC_GetSysClockFreq>
 8006188:	4602      	mov	r2, r0
 800618a:	4b14      	ldr	r3, [pc, #80]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	0a1b      	lsrs	r3, r3, #8
 8006190:	f003 030f 	and.w	r3, r3, #15
 8006194:	4912      	ldr	r1, [pc, #72]	@ (80061e0 <HAL_RCC_ClockConfig+0x35c>)
 8006196:	5ccb      	ldrb	r3, [r1, r3]
 8006198:	f003 031f 	and.w	r3, r3, #31
 800619c:	fa22 f303 	lsr.w	r3, r2, r3
 80061a0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80061a2:	4b0e      	ldr	r3, [pc, #56]	@ (80061dc <HAL_RCC_ClockConfig+0x358>)
 80061a4:	699b      	ldr	r3, [r3, #24]
 80061a6:	f003 030f 	and.w	r3, r3, #15
 80061aa:	4a0d      	ldr	r2, [pc, #52]	@ (80061e0 <HAL_RCC_ClockConfig+0x35c>)
 80061ac:	5cd3      	ldrb	r3, [r2, r3]
 80061ae:	f003 031f 	and.w	r3, r3, #31
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	fa22 f303 	lsr.w	r3, r2, r3
 80061b8:	4a0a      	ldr	r2, [pc, #40]	@ (80061e4 <HAL_RCC_ClockConfig+0x360>)
 80061ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80061bc:	4a0a      	ldr	r2, [pc, #40]	@ (80061e8 <HAL_RCC_ClockConfig+0x364>)
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80061c2:	4b0a      	ldr	r3, [pc, #40]	@ (80061ec <HAL_RCC_ClockConfig+0x368>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7fb ff9a 	bl	8002100 <HAL_InitTick>
 80061cc:	4603      	mov	r3, r0
 80061ce:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80061d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3718      	adds	r7, #24
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	58024400 	.word	0x58024400
 80061e0:	0800f198 	.word	0x0800f198
 80061e4:	24000034 	.word	0x24000034
 80061e8:	24000030 	.word	0x24000030
 80061ec:	24000038 	.word	0x24000038

080061f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b089      	sub	sp, #36	@ 0x24
 80061f4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061f6:	4bb3      	ldr	r3, [pc, #716]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061fe:	2b18      	cmp	r3, #24
 8006200:	f200 8155 	bhi.w	80064ae <HAL_RCC_GetSysClockFreq+0x2be>
 8006204:	a201      	add	r2, pc, #4	@ (adr r2, 800620c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620a:	bf00      	nop
 800620c:	08006271 	.word	0x08006271
 8006210:	080064af 	.word	0x080064af
 8006214:	080064af 	.word	0x080064af
 8006218:	080064af 	.word	0x080064af
 800621c:	080064af 	.word	0x080064af
 8006220:	080064af 	.word	0x080064af
 8006224:	080064af 	.word	0x080064af
 8006228:	080064af 	.word	0x080064af
 800622c:	08006297 	.word	0x08006297
 8006230:	080064af 	.word	0x080064af
 8006234:	080064af 	.word	0x080064af
 8006238:	080064af 	.word	0x080064af
 800623c:	080064af 	.word	0x080064af
 8006240:	080064af 	.word	0x080064af
 8006244:	080064af 	.word	0x080064af
 8006248:	080064af 	.word	0x080064af
 800624c:	0800629d 	.word	0x0800629d
 8006250:	080064af 	.word	0x080064af
 8006254:	080064af 	.word	0x080064af
 8006258:	080064af 	.word	0x080064af
 800625c:	080064af 	.word	0x080064af
 8006260:	080064af 	.word	0x080064af
 8006264:	080064af 	.word	0x080064af
 8006268:	080064af 	.word	0x080064af
 800626c:	080062a3 	.word	0x080062a3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006270:	4b94      	ldr	r3, [pc, #592]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f003 0320 	and.w	r3, r3, #32
 8006278:	2b00      	cmp	r3, #0
 800627a:	d009      	beq.n	8006290 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800627c:	4b91      	ldr	r3, [pc, #580]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	08db      	lsrs	r3, r3, #3
 8006282:	f003 0303 	and.w	r3, r3, #3
 8006286:	4a90      	ldr	r2, [pc, #576]	@ (80064c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006288:	fa22 f303 	lsr.w	r3, r2, r3
 800628c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800628e:	e111      	b.n	80064b4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006290:	4b8d      	ldr	r3, [pc, #564]	@ (80064c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006292:	61bb      	str	r3, [r7, #24]
      break;
 8006294:	e10e      	b.n	80064b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006296:	4b8d      	ldr	r3, [pc, #564]	@ (80064cc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006298:	61bb      	str	r3, [r7, #24]
      break;
 800629a:	e10b      	b.n	80064b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800629c:	4b8c      	ldr	r3, [pc, #560]	@ (80064d0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800629e:	61bb      	str	r3, [r7, #24]
      break;
 80062a0:	e108      	b.n	80064b4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062a2:	4b88      	ldr	r3, [pc, #544]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a6:	f003 0303 	and.w	r3, r3, #3
 80062aa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80062ac:	4b85      	ldr	r3, [pc, #532]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b0:	091b      	lsrs	r3, r3, #4
 80062b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062b6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80062b8:	4b82      	ldr	r3, [pc, #520]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80062c2:	4b80      	ldr	r3, [pc, #512]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c6:	08db      	lsrs	r3, r3, #3
 80062c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	fb02 f303 	mul.w	r3, r2, r3
 80062d2:	ee07 3a90 	vmov	s15, r3
 80062d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062da:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 80e1 	beq.w	80064a8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	f000 8083 	beq.w	80063f4 <HAL_RCC_GetSysClockFreq+0x204>
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	f200 80a1 	bhi.w	8006438 <HAL_RCC_GetSysClockFreq+0x248>
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d003      	beq.n	8006304 <HAL_RCC_GetSysClockFreq+0x114>
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d056      	beq.n	80063b0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006302:	e099      	b.n	8006438 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006304:	4b6f      	ldr	r3, [pc, #444]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0320 	and.w	r3, r3, #32
 800630c:	2b00      	cmp	r3, #0
 800630e:	d02d      	beq.n	800636c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006310:	4b6c      	ldr	r3, [pc, #432]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	08db      	lsrs	r3, r3, #3
 8006316:	f003 0303 	and.w	r3, r3, #3
 800631a:	4a6b      	ldr	r2, [pc, #428]	@ (80064c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800631c:	fa22 f303 	lsr.w	r3, r2, r3
 8006320:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	ee07 3a90 	vmov	s15, r3
 8006328:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	ee07 3a90 	vmov	s15, r3
 8006332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006336:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800633a:	4b62      	ldr	r3, [pc, #392]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800633c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800633e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006342:	ee07 3a90 	vmov	s15, r3
 8006346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800634a:	ed97 6a02 	vldr	s12, [r7, #8]
 800634e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80064d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006352:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800635a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800635e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006366:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800636a:	e087      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	ee07 3a90 	vmov	s15, r3
 8006372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006376:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80064d8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800637a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800637e:	4b51      	ldr	r3, [pc, #324]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006386:	ee07 3a90 	vmov	s15, r3
 800638a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800638e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006392:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80064d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006396:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800639a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800639e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80063ae:	e065      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	ee07 3a90 	vmov	s15, r3
 80063b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80064dc <HAL_RCC_GetSysClockFreq+0x2ec>
 80063be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063c2:	4b40      	ldr	r3, [pc, #256]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ca:	ee07 3a90 	vmov	s15, r3
 80063ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80063d6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80064d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80063da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80063f2:	e043      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	ee07 3a90 	vmov	s15, r3
 80063fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063fe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80064e0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006406:	4b2f      	ldr	r3, [pc, #188]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800640a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800640e:	ee07 3a90 	vmov	s15, r3
 8006412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006416:	ed97 6a02 	vldr	s12, [r7, #8]
 800641a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80064d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800641e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006426:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800642a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800642e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006432:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006436:	e021      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	ee07 3a90 	vmov	s15, r3
 800643e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006442:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80064dc <HAL_RCC_GetSysClockFreq+0x2ec>
 8006446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800644a:	4b1e      	ldr	r3, [pc, #120]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800644c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800644e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006452:	ee07 3a90 	vmov	s15, r3
 8006456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800645a:	ed97 6a02 	vldr	s12, [r7, #8]
 800645e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80064d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006462:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006466:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800646a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800646e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006476:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800647a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800647c:	4b11      	ldr	r3, [pc, #68]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800647e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006480:	0a5b      	lsrs	r3, r3, #9
 8006482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006486:	3301      	adds	r3, #1
 8006488:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	ee07 3a90 	vmov	s15, r3
 8006490:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006494:	edd7 6a07 	vldr	s13, [r7, #28]
 8006498:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800649c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064a0:	ee17 3a90 	vmov	r3, s15
 80064a4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80064a6:	e005      	b.n	80064b4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	61bb      	str	r3, [r7, #24]
      break;
 80064ac:	e002      	b.n	80064b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80064ae:	4b07      	ldr	r3, [pc, #28]	@ (80064cc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80064b0:	61bb      	str	r3, [r7, #24]
      break;
 80064b2:	bf00      	nop
  }

  return sysclockfreq;
 80064b4:	69bb      	ldr	r3, [r7, #24]
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3724      	adds	r7, #36	@ 0x24
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	58024400 	.word	0x58024400
 80064c8:	03d09000 	.word	0x03d09000
 80064cc:	003d0900 	.word	0x003d0900
 80064d0:	017d7840 	.word	0x017d7840
 80064d4:	46000000 	.word	0x46000000
 80064d8:	4c742400 	.word	0x4c742400
 80064dc:	4a742400 	.word	0x4a742400
 80064e0:	4bbebc20 	.word	0x4bbebc20

080064e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b082      	sub	sp, #8
 80064e8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80064ea:	f7ff fe81 	bl	80061f0 <HAL_RCC_GetSysClockFreq>
 80064ee:	4602      	mov	r2, r0
 80064f0:	4b10      	ldr	r3, [pc, #64]	@ (8006534 <HAL_RCC_GetHCLKFreq+0x50>)
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	0a1b      	lsrs	r3, r3, #8
 80064f6:	f003 030f 	and.w	r3, r3, #15
 80064fa:	490f      	ldr	r1, [pc, #60]	@ (8006538 <HAL_RCC_GetHCLKFreq+0x54>)
 80064fc:	5ccb      	ldrb	r3, [r1, r3]
 80064fe:	f003 031f 	and.w	r3, r3, #31
 8006502:	fa22 f303 	lsr.w	r3, r2, r3
 8006506:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006508:	4b0a      	ldr	r3, [pc, #40]	@ (8006534 <HAL_RCC_GetHCLKFreq+0x50>)
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	f003 030f 	and.w	r3, r3, #15
 8006510:	4a09      	ldr	r2, [pc, #36]	@ (8006538 <HAL_RCC_GetHCLKFreq+0x54>)
 8006512:	5cd3      	ldrb	r3, [r2, r3]
 8006514:	f003 031f 	and.w	r3, r3, #31
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	fa22 f303 	lsr.w	r3, r2, r3
 800651e:	4a07      	ldr	r2, [pc, #28]	@ (800653c <HAL_RCC_GetHCLKFreq+0x58>)
 8006520:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006522:	4a07      	ldr	r2, [pc, #28]	@ (8006540 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006528:	4b04      	ldr	r3, [pc, #16]	@ (800653c <HAL_RCC_GetHCLKFreq+0x58>)
 800652a:	681b      	ldr	r3, [r3, #0]
}
 800652c:	4618      	mov	r0, r3
 800652e:	3708      	adds	r7, #8
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	58024400 	.word	0x58024400
 8006538:	0800f198 	.word	0x0800f198
 800653c:	24000034 	.word	0x24000034
 8006540:	24000030 	.word	0x24000030

08006544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006548:	f7ff ffcc 	bl	80064e4 <HAL_RCC_GetHCLKFreq>
 800654c:	4602      	mov	r2, r0
 800654e:	4b06      	ldr	r3, [pc, #24]	@ (8006568 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006550:	69db      	ldr	r3, [r3, #28]
 8006552:	091b      	lsrs	r3, r3, #4
 8006554:	f003 0307 	and.w	r3, r3, #7
 8006558:	4904      	ldr	r1, [pc, #16]	@ (800656c <HAL_RCC_GetPCLK1Freq+0x28>)
 800655a:	5ccb      	ldrb	r3, [r1, r3]
 800655c:	f003 031f 	and.w	r3, r3, #31
 8006560:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006564:	4618      	mov	r0, r3
 8006566:	bd80      	pop	{r7, pc}
 8006568:	58024400 	.word	0x58024400
 800656c:	0800f198 	.word	0x0800f198

08006570 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006574:	f7ff ffb6 	bl	80064e4 <HAL_RCC_GetHCLKFreq>
 8006578:	4602      	mov	r2, r0
 800657a:	4b06      	ldr	r3, [pc, #24]	@ (8006594 <HAL_RCC_GetPCLK2Freq+0x24>)
 800657c:	69db      	ldr	r3, [r3, #28]
 800657e:	0a1b      	lsrs	r3, r3, #8
 8006580:	f003 0307 	and.w	r3, r3, #7
 8006584:	4904      	ldr	r1, [pc, #16]	@ (8006598 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006586:	5ccb      	ldrb	r3, [r1, r3]
 8006588:	f003 031f 	and.w	r3, r3, #31
 800658c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006590:	4618      	mov	r0, r3
 8006592:	bd80      	pop	{r7, pc}
 8006594:	58024400 	.word	0x58024400
 8006598:	0800f198 	.word	0x0800f198

0800659c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800659c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065a0:	b0ca      	sub	sp, #296	@ 0x128
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80065a8:	2300      	movs	r3, #0
 80065aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80065ae:	2300      	movs	r3, #0
 80065b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80065b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065bc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80065c0:	2500      	movs	r5, #0
 80065c2:	ea54 0305 	orrs.w	r3, r4, r5
 80065c6:	d049      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80065c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80065d2:	d02f      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80065d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80065d8:	d828      	bhi.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80065da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80065de:	d01a      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80065e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80065e4:	d822      	bhi.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d003      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80065ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065ee:	d007      	beq.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80065f0:	e01c      	b.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065f2:	4bb8      	ldr	r3, [pc, #736]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f6:	4ab7      	ldr	r2, [pc, #732]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80065fe:	e01a      	b.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006604:	3308      	adds	r3, #8
 8006606:	2102      	movs	r1, #2
 8006608:	4618      	mov	r0, r3
 800660a:	f001 fc8f 	bl	8007f2c <RCCEx_PLL2_Config>
 800660e:	4603      	mov	r3, r0
 8006610:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006614:	e00f      	b.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800661a:	3328      	adds	r3, #40	@ 0x28
 800661c:	2102      	movs	r1, #2
 800661e:	4618      	mov	r0, r3
 8006620:	f001 fd36 	bl	8008090 <RCCEx_PLL3_Config>
 8006624:	4603      	mov	r3, r0
 8006626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800662a:	e004      	b.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006632:	e000      	b.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006634:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006636:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10a      	bne.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800663e:	4ba5      	ldr	r3, [pc, #660]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006642:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800664a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800664c:	4aa1      	ldr	r2, [pc, #644]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800664e:	430b      	orrs	r3, r1
 8006650:	6513      	str	r3, [r2, #80]	@ 0x50
 8006652:	e003      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006658:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800665c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006664:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006668:	f04f 0900 	mov.w	r9, #0
 800666c:	ea58 0309 	orrs.w	r3, r8, r9
 8006670:	d047      	beq.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006678:	2b04      	cmp	r3, #4
 800667a:	d82a      	bhi.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800667c:	a201      	add	r2, pc, #4	@ (adr r2, 8006684 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800667e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006682:	bf00      	nop
 8006684:	08006699 	.word	0x08006699
 8006688:	080066a7 	.word	0x080066a7
 800668c:	080066bd 	.word	0x080066bd
 8006690:	080066db 	.word	0x080066db
 8006694:	080066db 	.word	0x080066db
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006698:	4b8e      	ldr	r3, [pc, #568]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800669a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669c:	4a8d      	ldr	r2, [pc, #564]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800669e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80066a4:	e01a      	b.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80066a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066aa:	3308      	adds	r3, #8
 80066ac:	2100      	movs	r1, #0
 80066ae:	4618      	mov	r0, r3
 80066b0:	f001 fc3c 	bl	8007f2c <RCCEx_PLL2_Config>
 80066b4:	4603      	mov	r3, r0
 80066b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80066ba:	e00f      	b.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80066bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066c0:	3328      	adds	r3, #40	@ 0x28
 80066c2:	2100      	movs	r1, #0
 80066c4:	4618      	mov	r0, r3
 80066c6:	f001 fce3 	bl	8008090 <RCCEx_PLL3_Config>
 80066ca:	4603      	mov	r3, r0
 80066cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80066d0:	e004      	b.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066d8:	e000      	b.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80066da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d10a      	bne.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80066e4:	4b7b      	ldr	r3, [pc, #492]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066e8:	f023 0107 	bic.w	r1, r3, #7
 80066ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066f2:	4a78      	ldr	r2, [pc, #480]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066f4:	430b      	orrs	r3, r1
 80066f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80066f8:	e003      	b.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800670e:	f04f 0b00 	mov.w	fp, #0
 8006712:	ea5a 030b 	orrs.w	r3, sl, fp
 8006716:	d04c      	beq.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800671c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800671e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006722:	d030      	beq.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006728:	d829      	bhi.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800672a:	2bc0      	cmp	r3, #192	@ 0xc0
 800672c:	d02d      	beq.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800672e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006730:	d825      	bhi.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006732:	2b80      	cmp	r3, #128	@ 0x80
 8006734:	d018      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006736:	2b80      	cmp	r3, #128	@ 0x80
 8006738:	d821      	bhi.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800673a:	2b00      	cmp	r3, #0
 800673c:	d002      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800673e:	2b40      	cmp	r3, #64	@ 0x40
 8006740:	d007      	beq.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006742:	e01c      	b.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006744:	4b63      	ldr	r3, [pc, #396]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006748:	4a62      	ldr	r2, [pc, #392]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800674a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800674e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006750:	e01c      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006756:	3308      	adds	r3, #8
 8006758:	2100      	movs	r1, #0
 800675a:	4618      	mov	r0, r3
 800675c:	f001 fbe6 	bl	8007f2c <RCCEx_PLL2_Config>
 8006760:	4603      	mov	r3, r0
 8006762:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006766:	e011      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800676c:	3328      	adds	r3, #40	@ 0x28
 800676e:	2100      	movs	r1, #0
 8006770:	4618      	mov	r0, r3
 8006772:	f001 fc8d 	bl	8008090 <RCCEx_PLL3_Config>
 8006776:	4603      	mov	r3, r0
 8006778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800677c:	e006      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006784:	e002      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006786:	bf00      	nop
 8006788:	e000      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800678a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800678c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10a      	bne.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006794:	4b4f      	ldr	r3, [pc, #316]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006798:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800679c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067a2:	4a4c      	ldr	r2, [pc, #304]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067a4:	430b      	orrs	r3, r1
 80067a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80067a8:	e003      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80067b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ba:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80067be:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80067c2:	2300      	movs	r3, #0
 80067c4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80067c8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80067cc:	460b      	mov	r3, r1
 80067ce:	4313      	orrs	r3, r2
 80067d0:	d053      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80067d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80067da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80067de:	d035      	beq.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80067e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80067e4:	d82e      	bhi.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80067e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80067ea:	d031      	beq.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80067ec:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80067f0:	d828      	bhi.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80067f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067f6:	d01a      	beq.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80067f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067fc:	d822      	bhi.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d003      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006802:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006806:	d007      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006808:	e01c      	b.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800680a:	4b32      	ldr	r3, [pc, #200]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800680c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680e:	4a31      	ldr	r2, [pc, #196]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006810:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006814:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006816:	e01c      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800681c:	3308      	adds	r3, #8
 800681e:	2100      	movs	r1, #0
 8006820:	4618      	mov	r0, r3
 8006822:	f001 fb83 	bl	8007f2c <RCCEx_PLL2_Config>
 8006826:	4603      	mov	r3, r0
 8006828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800682c:	e011      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800682e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006832:	3328      	adds	r3, #40	@ 0x28
 8006834:	2100      	movs	r1, #0
 8006836:	4618      	mov	r0, r3
 8006838:	f001 fc2a 	bl	8008090 <RCCEx_PLL3_Config>
 800683c:	4603      	mov	r3, r0
 800683e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006842:	e006      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800684a:	e002      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800684c:	bf00      	nop
 800684e:	e000      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006850:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006852:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006856:	2b00      	cmp	r3, #0
 8006858:	d10b      	bne.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800685a:	4b1e      	ldr	r3, [pc, #120]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800685c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800685e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006866:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800686a:	4a1a      	ldr	r2, [pc, #104]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800686c:	430b      	orrs	r3, r1
 800686e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006870:	e003      	b.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006872:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006876:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800687a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800687e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006882:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006886:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800688a:	2300      	movs	r3, #0
 800688c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006890:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006894:	460b      	mov	r3, r1
 8006896:	4313      	orrs	r3, r2
 8006898:	d056      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800689a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800689e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80068a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068a6:	d038      	beq.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80068a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068ac:	d831      	bhi.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80068ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068b2:	d034      	beq.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80068b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068b8:	d82b      	bhi.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80068ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068be:	d01d      	beq.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x360>
 80068c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068c4:	d825      	bhi.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d006      	beq.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80068ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068ce:	d00a      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80068d0:	e01f      	b.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80068d2:	bf00      	nop
 80068d4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068d8:	4ba2      	ldr	r3, [pc, #648]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80068da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068dc:	4aa1      	ldr	r2, [pc, #644]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80068de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80068e4:	e01c      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ea:	3308      	adds	r3, #8
 80068ec:	2100      	movs	r1, #0
 80068ee:	4618      	mov	r0, r3
 80068f0:	f001 fb1c 	bl	8007f2c <RCCEx_PLL2_Config>
 80068f4:	4603      	mov	r3, r0
 80068f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80068fa:	e011      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80068fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006900:	3328      	adds	r3, #40	@ 0x28
 8006902:	2100      	movs	r1, #0
 8006904:	4618      	mov	r0, r3
 8006906:	f001 fbc3 	bl	8008090 <RCCEx_PLL3_Config>
 800690a:	4603      	mov	r3, r0
 800690c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006910:	e006      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006918:	e002      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800691a:	bf00      	nop
 800691c:	e000      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800691e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006920:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006924:	2b00      	cmp	r3, #0
 8006926:	d10b      	bne.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006928:	4b8e      	ldr	r3, [pc, #568]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800692a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800692c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006934:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006938:	4a8a      	ldr	r2, [pc, #552]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800693a:	430b      	orrs	r3, r1
 800693c:	6593      	str	r3, [r2, #88]	@ 0x58
 800693e:	e003      	b.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006940:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006944:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800694c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006950:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006954:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006958:	2300      	movs	r3, #0
 800695a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800695e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006962:	460b      	mov	r3, r1
 8006964:	4313      	orrs	r3, r2
 8006966:	d03a      	beq.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800696c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800696e:	2b30      	cmp	r3, #48	@ 0x30
 8006970:	d01f      	beq.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006972:	2b30      	cmp	r3, #48	@ 0x30
 8006974:	d819      	bhi.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006976:	2b20      	cmp	r3, #32
 8006978:	d00c      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800697a:	2b20      	cmp	r3, #32
 800697c:	d815      	bhi.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800697e:	2b00      	cmp	r3, #0
 8006980:	d019      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006982:	2b10      	cmp	r3, #16
 8006984:	d111      	bne.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006986:	4b77      	ldr	r3, [pc, #476]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698a:	4a76      	ldr	r2, [pc, #472]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800698c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006990:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006992:	e011      	b.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006998:	3308      	adds	r3, #8
 800699a:	2102      	movs	r1, #2
 800699c:	4618      	mov	r0, r3
 800699e:	f001 fac5 	bl	8007f2c <RCCEx_PLL2_Config>
 80069a2:	4603      	mov	r3, r0
 80069a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80069a8:	e006      	b.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069b0:	e002      	b.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80069b2:	bf00      	nop
 80069b4:	e000      	b.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80069b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10a      	bne.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80069c0:	4b68      	ldr	r3, [pc, #416]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069c4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80069c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069ce:	4a65      	ldr	r2, [pc, #404]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069d0:	430b      	orrs	r3, r1
 80069d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80069d4:	e003      	b.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80069de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80069ea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80069ee:	2300      	movs	r3, #0
 80069f0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80069f4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80069f8:	460b      	mov	r3, r1
 80069fa:	4313      	orrs	r3, r2
 80069fc:	d051      	beq.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80069fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a08:	d035      	beq.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006a0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a0e:	d82e      	bhi.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006a10:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a14:	d031      	beq.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006a16:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a1a:	d828      	bhi.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006a1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a20:	d01a      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006a22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a26:	d822      	bhi.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006a2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a30:	d007      	beq.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006a32:	e01c      	b.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a34:	4b4b      	ldr	r3, [pc, #300]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a38:	4a4a      	ldr	r2, [pc, #296]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006a40:	e01c      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a46:	3308      	adds	r3, #8
 8006a48:	2100      	movs	r1, #0
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f001 fa6e 	bl	8007f2c <RCCEx_PLL2_Config>
 8006a50:	4603      	mov	r3, r0
 8006a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006a56:	e011      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a5c:	3328      	adds	r3, #40	@ 0x28
 8006a5e:	2100      	movs	r1, #0
 8006a60:	4618      	mov	r0, r3
 8006a62:	f001 fb15 	bl	8008090 <RCCEx_PLL3_Config>
 8006a66:	4603      	mov	r3, r0
 8006a68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006a6c:	e006      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a74:	e002      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006a76:	bf00      	nop
 8006a78:	e000      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10a      	bne.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006a84:	4b37      	ldr	r3, [pc, #220]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a88:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a92:	4a34      	ldr	r2, [pc, #208]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a94:	430b      	orrs	r3, r1
 8006a96:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a98:	e003      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aaa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006aae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006ab8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006abc:	460b      	mov	r3, r1
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	d056      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ac8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006acc:	d033      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006ace:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ad2:	d82c      	bhi.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006ad4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006ad8:	d02f      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006ada:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006ade:	d826      	bhi.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006ae0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ae4:	d02b      	beq.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006ae6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006aea:	d820      	bhi.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006aec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006af0:	d012      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006af2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006af6:	d81a      	bhi.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d022      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b00:	d115      	bne.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b06:	3308      	adds	r3, #8
 8006b08:	2101      	movs	r1, #1
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f001 fa0e 	bl	8007f2c <RCCEx_PLL2_Config>
 8006b10:	4603      	mov	r3, r0
 8006b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006b16:	e015      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b1c:	3328      	adds	r3, #40	@ 0x28
 8006b1e:	2101      	movs	r1, #1
 8006b20:	4618      	mov	r0, r3
 8006b22:	f001 fab5 	bl	8008090 <RCCEx_PLL3_Config>
 8006b26:	4603      	mov	r3, r0
 8006b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006b2c:	e00a      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b34:	e006      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006b36:	bf00      	nop
 8006b38:	e004      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006b3a:	bf00      	nop
 8006b3c:	e002      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006b3e:	bf00      	nop
 8006b40:	e000      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006b42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10d      	bne.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006b4c:	4b05      	ldr	r3, [pc, #20]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b50:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b5a:	4a02      	ldr	r2, [pc, #8]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b5c:	430b      	orrs	r3, r1
 8006b5e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b60:	e006      	b.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006b62:	bf00      	nop
 8006b64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b78:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006b7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b80:	2300      	movs	r3, #0
 8006b82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006b86:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	d055      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006b90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b94:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006b98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b9c:	d033      	beq.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006b9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ba2:	d82c      	bhi.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ba8:	d02f      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006baa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bae:	d826      	bhi.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006bb0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bb4:	d02b      	beq.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006bb6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bba:	d820      	bhi.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006bbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bc0:	d012      	beq.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006bc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bc6:	d81a      	bhi.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d022      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006bcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bd0:	d115      	bne.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bd6:	3308      	adds	r3, #8
 8006bd8:	2101      	movs	r1, #1
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f001 f9a6 	bl	8007f2c <RCCEx_PLL2_Config>
 8006be0:	4603      	mov	r3, r0
 8006be2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006be6:	e015      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bec:	3328      	adds	r3, #40	@ 0x28
 8006bee:	2101      	movs	r1, #1
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f001 fa4d 	bl	8008090 <RCCEx_PLL3_Config>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006bfc:	e00a      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c04:	e006      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006c06:	bf00      	nop
 8006c08:	e004      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006c0a:	bf00      	nop
 8006c0c:	e002      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006c0e:	bf00      	nop
 8006c10:	e000      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006c12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10b      	bne.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006c1c:	4ba3      	ldr	r3, [pc, #652]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c20:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006c2c:	4a9f      	ldr	r2, [pc, #636]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c2e:	430b      	orrs	r3, r1
 8006c30:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c32:	e003      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c44:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006c48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006c52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006c56:	460b      	mov	r3, r1
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	d037      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c66:	d00e      	beq.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006c68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c6c:	d816      	bhi.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d018      	beq.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006c72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c76:	d111      	bne.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c78:	4b8c      	ldr	r3, [pc, #560]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c7c:	4a8b      	ldr	r2, [pc, #556]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006c84:	e00f      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c8a:	3308      	adds	r3, #8
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f001 f94c 	bl	8007f2c <RCCEx_PLL2_Config>
 8006c94:	4603      	mov	r3, r0
 8006c96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006c9a:	e004      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ca2:	e000      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006ca4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d10a      	bne.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006cae:	4b7f      	ldr	r3, [pc, #508]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cb2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cbc:	4a7b      	ldr	r2, [pc, #492]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006cbe:	430b      	orrs	r3, r1
 8006cc0:	6513      	str	r3, [r2, #80]	@ 0x50
 8006cc2:	e003      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006cd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006cdc:	2300      	movs	r3, #0
 8006cde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006ce2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	d039      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cf2:	2b03      	cmp	r3, #3
 8006cf4:	d81c      	bhi.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8006cfc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cfc:	08006d39 	.word	0x08006d39
 8006d00:	08006d0d 	.word	0x08006d0d
 8006d04:	08006d1b 	.word	0x08006d1b
 8006d08:	08006d39 	.word	0x08006d39
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d0c:	4b67      	ldr	r3, [pc, #412]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d10:	4a66      	ldr	r2, [pc, #408]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006d18:	e00f      	b.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d1e:	3308      	adds	r3, #8
 8006d20:	2102      	movs	r1, #2
 8006d22:	4618      	mov	r0, r3
 8006d24:	f001 f902 	bl	8007f2c <RCCEx_PLL2_Config>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006d2e:	e004      	b.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d36:	e000      	b.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006d38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d10a      	bne.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006d42:	4b5a      	ldr	r3, [pc, #360]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d46:	f023 0103 	bic.w	r1, r3, #3
 8006d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d50:	4a56      	ldr	r2, [pc, #344]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d52:	430b      	orrs	r3, r1
 8006d54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006d56:	e003      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d68:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006d6c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d70:	2300      	movs	r3, #0
 8006d72:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d76:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	f000 809f 	beq.w	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d82:	4b4b      	ldr	r3, [pc, #300]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a4a      	ldr	r2, [pc, #296]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006d88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d8c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d8e:	f7fb fa01 	bl	8002194 <HAL_GetTick>
 8006d92:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d96:	e00b      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d98:	f7fb f9fc 	bl	8002194 <HAL_GetTick>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	2b64      	cmp	r3, #100	@ 0x64
 8006da6:	d903      	bls.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006dae:	e005      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006db0:	4b3f      	ldr	r3, [pc, #252]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d0ed      	beq.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d179      	bne.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006dc4:	4b39      	ldr	r3, [pc, #228]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dc6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dcc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006dd0:	4053      	eors	r3, r2
 8006dd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d015      	beq.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006dda:	4b34      	ldr	r3, [pc, #208]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006de2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006de6:	4b31      	ldr	r3, [pc, #196]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dea:	4a30      	ldr	r2, [pc, #192]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006df0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006df2:	4b2e      	ldr	r3, [pc, #184]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006df6:	4a2d      	ldr	r2, [pc, #180]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006df8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dfc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006dfe:	4a2b      	ldr	r2, [pc, #172]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e00:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006e04:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006e0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e12:	d118      	bne.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e14:	f7fb f9be 	bl	8002194 <HAL_GetTick>
 8006e18:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006e1c:	e00d      	b.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e1e:	f7fb f9b9 	bl	8002194 <HAL_GetTick>
 8006e22:	4602      	mov	r2, r0
 8006e24:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006e28:	1ad2      	subs	r2, r2, r3
 8006e2a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d903      	bls.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006e38:	e005      	b.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e3e:	f003 0302 	and.w	r3, r3, #2
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d0eb      	beq.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d129      	bne.n	8006ea2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e52:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006e56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e5e:	d10e      	bne.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006e60:	4b12      	ldr	r3, [pc, #72]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e6c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006e70:	091a      	lsrs	r2, r3, #4
 8006e72:	4b10      	ldr	r3, [pc, #64]	@ (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006e74:	4013      	ands	r3, r2
 8006e76:	4a0d      	ldr	r2, [pc, #52]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e78:	430b      	orrs	r3, r1
 8006e7a:	6113      	str	r3, [r2, #16]
 8006e7c:	e005      	b.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	4a0a      	ldr	r2, [pc, #40]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e84:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006e88:	6113      	str	r3, [r2, #16]
 8006e8a:	4b08      	ldr	r3, [pc, #32]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e8c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006e96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e9a:	4a04      	ldr	r2, [pc, #16]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e9c:	430b      	orrs	r3, r1
 8006e9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ea0:	e00e      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ea6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006eaa:	e009      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006eac:	58024400 	.word	0x58024400
 8006eb0:	58024800 	.word	0x58024800
 8006eb4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ebc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec8:	f002 0301 	and.w	r3, r2, #1
 8006ecc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ed6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006eda:	460b      	mov	r3, r1
 8006edc:	4313      	orrs	r3, r2
 8006ede:	f000 8089 	beq.w	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ee8:	2b28      	cmp	r3, #40	@ 0x28
 8006eea:	d86b      	bhi.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006eec:	a201      	add	r2, pc, #4	@ (adr r2, 8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef2:	bf00      	nop
 8006ef4:	08006fcd 	.word	0x08006fcd
 8006ef8:	08006fc5 	.word	0x08006fc5
 8006efc:	08006fc5 	.word	0x08006fc5
 8006f00:	08006fc5 	.word	0x08006fc5
 8006f04:	08006fc5 	.word	0x08006fc5
 8006f08:	08006fc5 	.word	0x08006fc5
 8006f0c:	08006fc5 	.word	0x08006fc5
 8006f10:	08006fc5 	.word	0x08006fc5
 8006f14:	08006f99 	.word	0x08006f99
 8006f18:	08006fc5 	.word	0x08006fc5
 8006f1c:	08006fc5 	.word	0x08006fc5
 8006f20:	08006fc5 	.word	0x08006fc5
 8006f24:	08006fc5 	.word	0x08006fc5
 8006f28:	08006fc5 	.word	0x08006fc5
 8006f2c:	08006fc5 	.word	0x08006fc5
 8006f30:	08006fc5 	.word	0x08006fc5
 8006f34:	08006faf 	.word	0x08006faf
 8006f38:	08006fc5 	.word	0x08006fc5
 8006f3c:	08006fc5 	.word	0x08006fc5
 8006f40:	08006fc5 	.word	0x08006fc5
 8006f44:	08006fc5 	.word	0x08006fc5
 8006f48:	08006fc5 	.word	0x08006fc5
 8006f4c:	08006fc5 	.word	0x08006fc5
 8006f50:	08006fc5 	.word	0x08006fc5
 8006f54:	08006fcd 	.word	0x08006fcd
 8006f58:	08006fc5 	.word	0x08006fc5
 8006f5c:	08006fc5 	.word	0x08006fc5
 8006f60:	08006fc5 	.word	0x08006fc5
 8006f64:	08006fc5 	.word	0x08006fc5
 8006f68:	08006fc5 	.word	0x08006fc5
 8006f6c:	08006fc5 	.word	0x08006fc5
 8006f70:	08006fc5 	.word	0x08006fc5
 8006f74:	08006fcd 	.word	0x08006fcd
 8006f78:	08006fc5 	.word	0x08006fc5
 8006f7c:	08006fc5 	.word	0x08006fc5
 8006f80:	08006fc5 	.word	0x08006fc5
 8006f84:	08006fc5 	.word	0x08006fc5
 8006f88:	08006fc5 	.word	0x08006fc5
 8006f8c:	08006fc5 	.word	0x08006fc5
 8006f90:	08006fc5 	.word	0x08006fc5
 8006f94:	08006fcd 	.word	0x08006fcd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f9c:	3308      	adds	r3, #8
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f000 ffc3 	bl	8007f2c <RCCEx_PLL2_Config>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006fac:	e00f      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fb2:	3328      	adds	r3, #40	@ 0x28
 8006fb4:	2101      	movs	r1, #1
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f001 f86a 	bl	8008090 <RCCEx_PLL3_Config>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006fc2:	e004      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fca:	e000      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006fcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d10a      	bne.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006fd6:	4bbf      	ldr	r3, [pc, #764]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fda:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fe2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fe4:	4abb      	ldr	r2, [pc, #748]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006fe6:	430b      	orrs	r3, r1
 8006fe8:	6553      	str	r3, [r2, #84]	@ 0x54
 8006fea:	e003      	b.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ff0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffc:	f002 0302 	and.w	r3, r2, #2
 8007000:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007004:	2300      	movs	r3, #0
 8007006:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800700a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800700e:	460b      	mov	r3, r1
 8007010:	4313      	orrs	r3, r2
 8007012:	d041      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007018:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800701a:	2b05      	cmp	r3, #5
 800701c:	d824      	bhi.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800701e:	a201      	add	r2, pc, #4	@ (adr r2, 8007024 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007024:	08007071 	.word	0x08007071
 8007028:	0800703d 	.word	0x0800703d
 800702c:	08007053 	.word	0x08007053
 8007030:	08007071 	.word	0x08007071
 8007034:	08007071 	.word	0x08007071
 8007038:	08007071 	.word	0x08007071
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800703c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007040:	3308      	adds	r3, #8
 8007042:	2101      	movs	r1, #1
 8007044:	4618      	mov	r0, r3
 8007046:	f000 ff71 	bl	8007f2c <RCCEx_PLL2_Config>
 800704a:	4603      	mov	r3, r0
 800704c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007050:	e00f      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007056:	3328      	adds	r3, #40	@ 0x28
 8007058:	2101      	movs	r1, #1
 800705a:	4618      	mov	r0, r3
 800705c:	f001 f818 	bl	8008090 <RCCEx_PLL3_Config>
 8007060:	4603      	mov	r3, r0
 8007062:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007066:	e004      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800706e:	e000      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007070:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007072:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10a      	bne.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800707a:	4b96      	ldr	r3, [pc, #600]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800707c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800707e:	f023 0107 	bic.w	r1, r3, #7
 8007082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007086:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007088:	4a92      	ldr	r2, [pc, #584]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800708a:	430b      	orrs	r3, r1
 800708c:	6553      	str	r3, [r2, #84]	@ 0x54
 800708e:	e003      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007090:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007094:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800709c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a0:	f002 0304 	and.w	r3, r2, #4
 80070a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80070a8:	2300      	movs	r3, #0
 80070aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80070ae:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80070b2:	460b      	mov	r3, r1
 80070b4:	4313      	orrs	r3, r2
 80070b6:	d044      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80070b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070c0:	2b05      	cmp	r3, #5
 80070c2:	d825      	bhi.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80070c4:	a201      	add	r2, pc, #4	@ (adr r2, 80070cc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80070c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ca:	bf00      	nop
 80070cc:	08007119 	.word	0x08007119
 80070d0:	080070e5 	.word	0x080070e5
 80070d4:	080070fb 	.word	0x080070fb
 80070d8:	08007119 	.word	0x08007119
 80070dc:	08007119 	.word	0x08007119
 80070e0:	08007119 	.word	0x08007119
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80070e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e8:	3308      	adds	r3, #8
 80070ea:	2101      	movs	r1, #1
 80070ec:	4618      	mov	r0, r3
 80070ee:	f000 ff1d 	bl	8007f2c <RCCEx_PLL2_Config>
 80070f2:	4603      	mov	r3, r0
 80070f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80070f8:	e00f      	b.n	800711a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80070fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070fe:	3328      	adds	r3, #40	@ 0x28
 8007100:	2101      	movs	r1, #1
 8007102:	4618      	mov	r0, r3
 8007104:	f000 ffc4 	bl	8008090 <RCCEx_PLL3_Config>
 8007108:	4603      	mov	r3, r0
 800710a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800710e:	e004      	b.n	800711a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007116:	e000      	b.n	800711a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007118:	bf00      	nop
    }

    if (ret == HAL_OK)
 800711a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800711e:	2b00      	cmp	r3, #0
 8007120:	d10b      	bne.n	800713a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007122:	4b6c      	ldr	r3, [pc, #432]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007126:	f023 0107 	bic.w	r1, r3, #7
 800712a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007132:	4a68      	ldr	r2, [pc, #416]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007134:	430b      	orrs	r3, r1
 8007136:	6593      	str	r3, [r2, #88]	@ 0x58
 8007138:	e003      	b.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800713a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800713e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714a:	f002 0320 	and.w	r3, r2, #32
 800714e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007152:	2300      	movs	r3, #0
 8007154:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007158:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800715c:	460b      	mov	r3, r1
 800715e:	4313      	orrs	r3, r2
 8007160:	d055      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800716a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800716e:	d033      	beq.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007170:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007174:	d82c      	bhi.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800717a:	d02f      	beq.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800717c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007180:	d826      	bhi.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007182:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007186:	d02b      	beq.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007188:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800718c:	d820      	bhi.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800718e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007192:	d012      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007194:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007198:	d81a      	bhi.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800719a:	2b00      	cmp	r3, #0
 800719c:	d022      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800719e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071a2:	d115      	bne.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a8:	3308      	adds	r3, #8
 80071aa:	2100      	movs	r1, #0
 80071ac:	4618      	mov	r0, r3
 80071ae:	f000 febd 	bl	8007f2c <RCCEx_PLL2_Config>
 80071b2:	4603      	mov	r3, r0
 80071b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80071b8:	e015      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80071ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071be:	3328      	adds	r3, #40	@ 0x28
 80071c0:	2102      	movs	r1, #2
 80071c2:	4618      	mov	r0, r3
 80071c4:	f000 ff64 	bl	8008090 <RCCEx_PLL3_Config>
 80071c8:	4603      	mov	r3, r0
 80071ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80071ce:	e00a      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071d6:	e006      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80071d8:	bf00      	nop
 80071da:	e004      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80071dc:	bf00      	nop
 80071de:	e002      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80071e0:	bf00      	nop
 80071e2:	e000      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80071e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d10b      	bne.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80071ee:	4b39      	ldr	r3, [pc, #228]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80071f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071f2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80071f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071fe:	4a35      	ldr	r2, [pc, #212]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007200:	430b      	orrs	r3, r1
 8007202:	6553      	str	r3, [r2, #84]	@ 0x54
 8007204:	e003      	b.n	800720e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800720a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800720e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007216:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800721a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800721e:	2300      	movs	r3, #0
 8007220:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007224:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007228:	460b      	mov	r3, r1
 800722a:	4313      	orrs	r3, r2
 800722c:	d058      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800722e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007232:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007236:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800723a:	d033      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800723c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007240:	d82c      	bhi.n	800729c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007242:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007246:	d02f      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800724c:	d826      	bhi.n	800729c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800724e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007252:	d02b      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007254:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007258:	d820      	bhi.n	800729c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800725a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800725e:	d012      	beq.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007260:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007264:	d81a      	bhi.n	800729c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007266:	2b00      	cmp	r3, #0
 8007268:	d022      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800726a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800726e:	d115      	bne.n	800729c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007274:	3308      	adds	r3, #8
 8007276:	2100      	movs	r1, #0
 8007278:	4618      	mov	r0, r3
 800727a:	f000 fe57 	bl	8007f2c <RCCEx_PLL2_Config>
 800727e:	4603      	mov	r3, r0
 8007280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007284:	e015      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800728a:	3328      	adds	r3, #40	@ 0x28
 800728c:	2102      	movs	r1, #2
 800728e:	4618      	mov	r0, r3
 8007290:	f000 fefe 	bl	8008090 <RCCEx_PLL3_Config>
 8007294:	4603      	mov	r3, r0
 8007296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800729a:	e00a      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072a2:	e006      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80072a4:	bf00      	nop
 80072a6:	e004      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80072a8:	bf00      	nop
 80072aa:	e002      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80072ac:	bf00      	nop
 80072ae:	e000      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80072b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d10e      	bne.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80072ba:	4b06      	ldr	r3, [pc, #24]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072be:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80072c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072ca:	4a02      	ldr	r2, [pc, #8]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072cc:	430b      	orrs	r3, r1
 80072ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80072d0:	e006      	b.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80072d2:	bf00      	nop
 80072d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80072e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80072ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80072f0:	2300      	movs	r3, #0
 80072f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80072f6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80072fa:	460b      	mov	r3, r1
 80072fc:	4313      	orrs	r3, r2
 80072fe:	d055      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007304:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007308:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800730c:	d033      	beq.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800730e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007312:	d82c      	bhi.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007314:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007318:	d02f      	beq.n	800737a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800731a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800731e:	d826      	bhi.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007320:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007324:	d02b      	beq.n	800737e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007326:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800732a:	d820      	bhi.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800732c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007330:	d012      	beq.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007332:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007336:	d81a      	bhi.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007338:	2b00      	cmp	r3, #0
 800733a:	d022      	beq.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800733c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007340:	d115      	bne.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007346:	3308      	adds	r3, #8
 8007348:	2100      	movs	r1, #0
 800734a:	4618      	mov	r0, r3
 800734c:	f000 fdee 	bl	8007f2c <RCCEx_PLL2_Config>
 8007350:	4603      	mov	r3, r0
 8007352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007356:	e015      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800735c:	3328      	adds	r3, #40	@ 0x28
 800735e:	2102      	movs	r1, #2
 8007360:	4618      	mov	r0, r3
 8007362:	f000 fe95 	bl	8008090 <RCCEx_PLL3_Config>
 8007366:	4603      	mov	r3, r0
 8007368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800736c:	e00a      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007374:	e006      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007376:	bf00      	nop
 8007378:	e004      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800737a:	bf00      	nop
 800737c:	e002      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800737e:	bf00      	nop
 8007380:	e000      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007382:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007384:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007388:	2b00      	cmp	r3, #0
 800738a:	d10b      	bne.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800738c:	4ba1      	ldr	r3, [pc, #644]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800738e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007390:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007398:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800739c:	4a9d      	ldr	r2, [pc, #628]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800739e:	430b      	orrs	r3, r1
 80073a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80073a2:	e003      	b.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80073ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b4:	f002 0308 	and.w	r3, r2, #8
 80073b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80073bc:	2300      	movs	r3, #0
 80073be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80073c2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80073c6:	460b      	mov	r3, r1
 80073c8:	4313      	orrs	r3, r2
 80073ca:	d01e      	beq.n	800740a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80073cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073d8:	d10c      	bne.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80073da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073de:	3328      	adds	r3, #40	@ 0x28
 80073e0:	2102      	movs	r1, #2
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 fe54 	bl	8008090 <RCCEx_PLL3_Config>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d002      	beq.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80073f4:	4b87      	ldr	r3, [pc, #540]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80073f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073f8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80073fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007400:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007404:	4a83      	ldr	r2, [pc, #524]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007406:	430b      	orrs	r3, r1
 8007408:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800740a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800740e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007412:	f002 0310 	and.w	r3, r2, #16
 8007416:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800741a:	2300      	movs	r3, #0
 800741c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007420:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007424:	460b      	mov	r3, r1
 8007426:	4313      	orrs	r3, r2
 8007428:	d01e      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800742a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800742e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007436:	d10c      	bne.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800743c:	3328      	adds	r3, #40	@ 0x28
 800743e:	2102      	movs	r1, #2
 8007440:	4618      	mov	r0, r3
 8007442:	f000 fe25 	bl	8008090 <RCCEx_PLL3_Config>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d002      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007452:	4b70      	ldr	r3, [pc, #448]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007456:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800745a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800745e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007462:	4a6c      	ldr	r2, [pc, #432]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007464:	430b      	orrs	r3, r1
 8007466:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800746c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007470:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007474:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007478:	2300      	movs	r3, #0
 800747a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800747e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007482:	460b      	mov	r3, r1
 8007484:	4313      	orrs	r3, r2
 8007486:	d03e      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800748c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007490:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007494:	d022      	beq.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007496:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800749a:	d81b      	bhi.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800749c:	2b00      	cmp	r3, #0
 800749e:	d003      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80074a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074a4:	d00b      	beq.n	80074be <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80074a6:	e015      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ac:	3308      	adds	r3, #8
 80074ae:	2100      	movs	r1, #0
 80074b0:	4618      	mov	r0, r3
 80074b2:	f000 fd3b 	bl	8007f2c <RCCEx_PLL2_Config>
 80074b6:	4603      	mov	r3, r0
 80074b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80074bc:	e00f      	b.n	80074de <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80074be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c2:	3328      	adds	r3, #40	@ 0x28
 80074c4:	2102      	movs	r1, #2
 80074c6:	4618      	mov	r0, r3
 80074c8:	f000 fde2 	bl	8008090 <RCCEx_PLL3_Config>
 80074cc:	4603      	mov	r3, r0
 80074ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80074d2:	e004      	b.n	80074de <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074da:	e000      	b.n	80074de <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80074dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d10b      	bne.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80074e6:	4b4b      	ldr	r3, [pc, #300]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074ea:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80074ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80074f6:	4a47      	ldr	r2, [pc, #284]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074f8:	430b      	orrs	r3, r1
 80074fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80074fc:	e003      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007502:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800750a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007512:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007514:	2300      	movs	r3, #0
 8007516:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007518:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800751c:	460b      	mov	r3, r1
 800751e:	4313      	orrs	r3, r2
 8007520:	d03b      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800752a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800752e:	d01f      	beq.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007530:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007534:	d818      	bhi.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007536:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800753a:	d003      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800753c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007540:	d007      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007542:	e011      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007544:	4b33      	ldr	r3, [pc, #204]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007548:	4a32      	ldr	r2, [pc, #200]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800754a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800754e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007550:	e00f      	b.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007556:	3328      	adds	r3, #40	@ 0x28
 8007558:	2101      	movs	r1, #1
 800755a:	4618      	mov	r0, r3
 800755c:	f000 fd98 	bl	8008090 <RCCEx_PLL3_Config>
 8007560:	4603      	mov	r3, r0
 8007562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007566:	e004      	b.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007568:	2301      	movs	r3, #1
 800756a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800756e:	e000      	b.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007570:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10b      	bne.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800757a:	4b26      	ldr	r3, [pc, #152]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800757c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800757e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800758a:	4a22      	ldr	r2, [pc, #136]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800758c:	430b      	orrs	r3, r1
 800758e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007590:	e003      	b.n	800759a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007592:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007596:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800759a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800759e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80075a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80075a8:	2300      	movs	r3, #0
 80075aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80075ac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80075b0:	460b      	mov	r3, r1
 80075b2:	4313      	orrs	r3, r2
 80075b4:	d034      	beq.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80075b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d003      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80075c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075c4:	d007      	beq.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80075c6:	e011      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075c8:	4b12      	ldr	r3, [pc, #72]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075cc:	4a11      	ldr	r2, [pc, #68]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80075d4:	e00e      	b.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80075d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075da:	3308      	adds	r3, #8
 80075dc:	2102      	movs	r1, #2
 80075de:	4618      	mov	r0, r3
 80075e0:	f000 fca4 	bl	8007f2c <RCCEx_PLL2_Config>
 80075e4:	4603      	mov	r3, r0
 80075e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80075ea:	e003      	b.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10d      	bne.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80075fc:	4b05      	ldr	r3, [pc, #20]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007600:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800760a:	4a02      	ldr	r2, [pc, #8]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800760c:	430b      	orrs	r3, r1
 800760e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007610:	e006      	b.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007612:	bf00      	nop
 8007614:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007618:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800761c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007628:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800762c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800762e:	2300      	movs	r3, #0
 8007630:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007632:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007636:	460b      	mov	r3, r1
 8007638:	4313      	orrs	r3, r2
 800763a:	d00c      	beq.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800763c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007640:	3328      	adds	r3, #40	@ 0x28
 8007642:	2102      	movs	r1, #2
 8007644:	4618      	mov	r0, r3
 8007646:	f000 fd23 	bl	8008090 <RCCEx_PLL3_Config>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d002      	beq.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800765a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007662:	663b      	str	r3, [r7, #96]	@ 0x60
 8007664:	2300      	movs	r3, #0
 8007666:	667b      	str	r3, [r7, #100]	@ 0x64
 8007668:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800766c:	460b      	mov	r3, r1
 800766e:	4313      	orrs	r3, r2
 8007670:	d038      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800767a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800767e:	d018      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007680:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007684:	d811      	bhi.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007686:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800768a:	d014      	beq.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800768c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007690:	d80b      	bhi.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007692:	2b00      	cmp	r3, #0
 8007694:	d011      	beq.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007696:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800769a:	d106      	bne.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800769c:	4bc3      	ldr	r3, [pc, #780]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800769e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a0:	4ac2      	ldr	r2, [pc, #776]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80076a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80076a8:	e008      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076b0:	e004      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80076b2:	bf00      	nop
 80076b4:	e002      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80076b6:	bf00      	nop
 80076b8:	e000      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80076ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10b      	bne.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80076c4:	4bb9      	ldr	r3, [pc, #740]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80076c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076c8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80076cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076d4:	4ab5      	ldr	r2, [pc, #724]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80076d6:	430b      	orrs	r3, r1
 80076d8:	6553      	str	r3, [r2, #84]	@ 0x54
 80076da:	e003      	b.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80076e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ec:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80076f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076f2:	2300      	movs	r3, #0
 80076f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80076fa:	460b      	mov	r3, r1
 80076fc:	4313      	orrs	r3, r2
 80076fe:	d009      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007700:	4baa      	ldr	r3, [pc, #680]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007704:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800770c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800770e:	4aa7      	ldr	r2, [pc, #668]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007710:	430b      	orrs	r3, r1
 8007712:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007720:	653b      	str	r3, [r7, #80]	@ 0x50
 8007722:	2300      	movs	r3, #0
 8007724:	657b      	str	r3, [r7, #84]	@ 0x54
 8007726:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800772a:	460b      	mov	r3, r1
 800772c:	4313      	orrs	r3, r2
 800772e:	d00a      	beq.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007730:	4b9e      	ldr	r3, [pc, #632]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007732:	691b      	ldr	r3, [r3, #16]
 8007734:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800773c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007740:	4a9a      	ldr	r2, [pc, #616]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007742:	430b      	orrs	r3, r1
 8007744:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800774a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007752:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007754:	2300      	movs	r3, #0
 8007756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007758:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800775c:	460b      	mov	r3, r1
 800775e:	4313      	orrs	r3, r2
 8007760:	d009      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007762:	4b92      	ldr	r3, [pc, #584]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007766:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800776a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800776e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007770:	4a8e      	ldr	r2, [pc, #568]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007772:	430b      	orrs	r3, r1
 8007774:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800777a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007782:	643b      	str	r3, [r7, #64]	@ 0x40
 8007784:	2300      	movs	r3, #0
 8007786:	647b      	str	r3, [r7, #68]	@ 0x44
 8007788:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800778c:	460b      	mov	r3, r1
 800778e:	4313      	orrs	r3, r2
 8007790:	d00e      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007792:	4b86      	ldr	r3, [pc, #536]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007794:	691b      	ldr	r3, [r3, #16]
 8007796:	4a85      	ldr	r2, [pc, #532]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007798:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800779c:	6113      	str	r3, [r2, #16]
 800779e:	4b83      	ldr	r3, [pc, #524]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077a0:	6919      	ldr	r1, [r3, #16]
 80077a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80077aa:	4a80      	ldr	r2, [pc, #512]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077ac:	430b      	orrs	r3, r1
 80077ae:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80077b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80077bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80077be:	2300      	movs	r3, #0
 80077c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077c2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80077c6:	460b      	mov	r3, r1
 80077c8:	4313      	orrs	r3, r2
 80077ca:	d009      	beq.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80077cc:	4b77      	ldr	r3, [pc, #476]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077d0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80077d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077da:	4a74      	ldr	r2, [pc, #464]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077dc:	430b      	orrs	r3, r1
 80077de:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80077e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80077ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80077ee:	2300      	movs	r3, #0
 80077f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80077f2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80077f6:	460b      	mov	r3, r1
 80077f8:	4313      	orrs	r3, r2
 80077fa:	d00a      	beq.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80077fc:	4b6b      	ldr	r3, [pc, #428]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007800:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007808:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800780c:	4a67      	ldr	r2, [pc, #412]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800780e:	430b      	orrs	r3, r1
 8007810:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781a:	2100      	movs	r1, #0
 800781c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007824:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007828:	460b      	mov	r3, r1
 800782a:	4313      	orrs	r3, r2
 800782c:	d011      	beq.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800782e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007832:	3308      	adds	r3, #8
 8007834:	2100      	movs	r1, #0
 8007836:	4618      	mov	r0, r3
 8007838:	f000 fb78 	bl	8007f2c <RCCEx_PLL2_Config>
 800783c:	4603      	mov	r3, r0
 800783e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007846:	2b00      	cmp	r3, #0
 8007848:	d003      	beq.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800784a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800784e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785a:	2100      	movs	r1, #0
 800785c:	6239      	str	r1, [r7, #32]
 800785e:	f003 0302 	and.w	r3, r3, #2
 8007862:	627b      	str	r3, [r7, #36]	@ 0x24
 8007864:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007868:	460b      	mov	r3, r1
 800786a:	4313      	orrs	r3, r2
 800786c:	d011      	beq.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800786e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007872:	3308      	adds	r3, #8
 8007874:	2101      	movs	r1, #1
 8007876:	4618      	mov	r0, r3
 8007878:	f000 fb58 	bl	8007f2c <RCCEx_PLL2_Config>
 800787c:	4603      	mov	r3, r0
 800787e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007882:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007886:	2b00      	cmp	r3, #0
 8007888:	d003      	beq.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800788a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800788e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789a:	2100      	movs	r1, #0
 800789c:	61b9      	str	r1, [r7, #24]
 800789e:	f003 0304 	and.w	r3, r3, #4
 80078a2:	61fb      	str	r3, [r7, #28]
 80078a4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80078a8:	460b      	mov	r3, r1
 80078aa:	4313      	orrs	r3, r2
 80078ac:	d011      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80078ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078b2:	3308      	adds	r3, #8
 80078b4:	2102      	movs	r1, #2
 80078b6:	4618      	mov	r0, r3
 80078b8:	f000 fb38 	bl	8007f2c <RCCEx_PLL2_Config>
 80078bc:	4603      	mov	r3, r0
 80078be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80078c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d003      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80078d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078da:	2100      	movs	r1, #0
 80078dc:	6139      	str	r1, [r7, #16]
 80078de:	f003 0308 	and.w	r3, r3, #8
 80078e2:	617b      	str	r3, [r7, #20]
 80078e4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80078e8:	460b      	mov	r3, r1
 80078ea:	4313      	orrs	r3, r2
 80078ec:	d011      	beq.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80078ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f2:	3328      	adds	r3, #40	@ 0x28
 80078f4:	2100      	movs	r1, #0
 80078f6:	4618      	mov	r0, r3
 80078f8:	f000 fbca 	bl	8008090 <RCCEx_PLL3_Config>
 80078fc:	4603      	mov	r3, r0
 80078fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007906:	2b00      	cmp	r3, #0
 8007908:	d003      	beq.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800790a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800790e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791a:	2100      	movs	r1, #0
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	f003 0310 	and.w	r3, r3, #16
 8007922:	60fb      	str	r3, [r7, #12]
 8007924:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007928:	460b      	mov	r3, r1
 800792a:	4313      	orrs	r3, r2
 800792c:	d011      	beq.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800792e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007932:	3328      	adds	r3, #40	@ 0x28
 8007934:	2101      	movs	r1, #1
 8007936:	4618      	mov	r0, r3
 8007938:	f000 fbaa 	bl	8008090 <RCCEx_PLL3_Config>
 800793c:	4603      	mov	r3, r0
 800793e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007946:	2b00      	cmp	r3, #0
 8007948:	d003      	beq.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800794a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800794e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795a:	2100      	movs	r1, #0
 800795c:	6039      	str	r1, [r7, #0]
 800795e:	f003 0320 	and.w	r3, r3, #32
 8007962:	607b      	str	r3, [r7, #4]
 8007964:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007968:	460b      	mov	r3, r1
 800796a:	4313      	orrs	r3, r2
 800796c:	d011      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800796e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007972:	3328      	adds	r3, #40	@ 0x28
 8007974:	2102      	movs	r1, #2
 8007976:	4618      	mov	r0, r3
 8007978:	f000 fb8a 	bl	8008090 <RCCEx_PLL3_Config>
 800797c:	4603      	mov	r3, r0
 800797e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007986:	2b00      	cmp	r3, #0
 8007988:	d003      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800798a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800798e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007992:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007996:	2b00      	cmp	r3, #0
 8007998:	d101      	bne.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800799a:	2300      	movs	r3, #0
 800799c:	e000      	b.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80079a6:	46bd      	mov	sp, r7
 80079a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079ac:	58024400 	.word	0x58024400

080079b0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80079b4:	f7fe fd96 	bl	80064e4 <HAL_RCC_GetHCLKFreq>
 80079b8:	4602      	mov	r2, r0
 80079ba:	4b06      	ldr	r3, [pc, #24]	@ (80079d4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80079bc:	6a1b      	ldr	r3, [r3, #32]
 80079be:	091b      	lsrs	r3, r3, #4
 80079c0:	f003 0307 	and.w	r3, r3, #7
 80079c4:	4904      	ldr	r1, [pc, #16]	@ (80079d8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80079c6:	5ccb      	ldrb	r3, [r1, r3]
 80079c8:	f003 031f 	and.w	r3, r3, #31
 80079cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	bd80      	pop	{r7, pc}
 80079d4:	58024400 	.word	0x58024400
 80079d8:	0800f198 	.word	0x0800f198

080079dc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80079dc:	b480      	push	{r7}
 80079de:	b089      	sub	sp, #36	@ 0x24
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80079e4:	4ba1      	ldr	r3, [pc, #644]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e8:	f003 0303 	and.w	r3, r3, #3
 80079ec:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80079ee:	4b9f      	ldr	r3, [pc, #636]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f2:	0b1b      	lsrs	r3, r3, #12
 80079f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079f8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80079fa:	4b9c      	ldr	r3, [pc, #624]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fe:	091b      	lsrs	r3, r3, #4
 8007a00:	f003 0301 	and.w	r3, r3, #1
 8007a04:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007a06:	4b99      	ldr	r3, [pc, #612]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a0a:	08db      	lsrs	r3, r3, #3
 8007a0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007a10:	693a      	ldr	r2, [r7, #16]
 8007a12:	fb02 f303 	mul.w	r3, r2, r3
 8007a16:	ee07 3a90 	vmov	s15, r3
 8007a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a1e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	f000 8111 	beq.w	8007c4c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	2b02      	cmp	r3, #2
 8007a2e:	f000 8083 	beq.w	8007b38 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	2b02      	cmp	r3, #2
 8007a36:	f200 80a1 	bhi.w	8007b7c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d003      	beq.n	8007a48 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d056      	beq.n	8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007a46:	e099      	b.n	8007b7c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a48:	4b88      	ldr	r3, [pc, #544]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 0320 	and.w	r3, r3, #32
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d02d      	beq.n	8007ab0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a54:	4b85      	ldr	r3, [pc, #532]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	08db      	lsrs	r3, r3, #3
 8007a5a:	f003 0303 	and.w	r3, r3, #3
 8007a5e:	4a84      	ldr	r2, [pc, #528]	@ (8007c70 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007a60:	fa22 f303 	lsr.w	r3, r2, r3
 8007a64:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	ee07 3a90 	vmov	s15, r3
 8007a6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	ee07 3a90 	vmov	s15, r3
 8007a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a7e:	4b7b      	ldr	r3, [pc, #492]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a86:	ee07 3a90 	vmov	s15, r3
 8007a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a92:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007c74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aaa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007aae:	e087      	b.n	8007bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	ee07 3a90 	vmov	s15, r3
 8007ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007c78 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ac2:	4b6a      	ldr	r3, [pc, #424]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aca:	ee07 3a90 	vmov	s15, r3
 8007ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ad2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ad6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007c74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007af2:	e065      	b.n	8007bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	ee07 3a90 	vmov	s15, r3
 8007afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007afe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007c7c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007b02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b06:	4b59      	ldr	r3, [pc, #356]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b0e:	ee07 3a90 	vmov	s15, r3
 8007b12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b16:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b1a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007c74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007b1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b36:	e043      	b.n	8007bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	ee07 3a90 	vmov	s15, r3
 8007b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b42:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007c80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b4a:	4b48      	ldr	r3, [pc, #288]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b52:	ee07 3a90 	vmov	s15, r3
 8007b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b5e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007c74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b7a:	e021      	b.n	8007bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	ee07 3a90 	vmov	s15, r3
 8007b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b86:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007c7c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b8e:	4b37      	ldr	r3, [pc, #220]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b96:	ee07 3a90 	vmov	s15, r3
 8007b9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ba2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007c74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ba6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007baa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bbe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc4:	0a5b      	lsrs	r3, r3, #9
 8007bc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bca:	ee07 3a90 	vmov	s15, r3
 8007bce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007bd6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007bda:	edd7 6a07 	vldr	s13, [r7, #28]
 8007bde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007be2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007be6:	ee17 2a90 	vmov	r2, s15
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007bee:	4b1f      	ldr	r3, [pc, #124]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf2:	0c1b      	lsrs	r3, r3, #16
 8007bf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bf8:	ee07 3a90 	vmov	s15, r3
 8007bfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c00:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c04:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c08:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c14:	ee17 2a90 	vmov	r2, s15
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007c1c:	4b13      	ldr	r3, [pc, #76]	@ (8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c20:	0e1b      	lsrs	r3, r3, #24
 8007c22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c26:	ee07 3a90 	vmov	s15, r3
 8007c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c32:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c36:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c42:	ee17 2a90 	vmov	r2, s15
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007c4a:	e008      	b.n	8007c5e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	609a      	str	r2, [r3, #8]
}
 8007c5e:	bf00      	nop
 8007c60:	3724      	adds	r7, #36	@ 0x24
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr
 8007c6a:	bf00      	nop
 8007c6c:	58024400 	.word	0x58024400
 8007c70:	03d09000 	.word	0x03d09000
 8007c74:	46000000 	.word	0x46000000
 8007c78:	4c742400 	.word	0x4c742400
 8007c7c:	4a742400 	.word	0x4a742400
 8007c80:	4bbebc20 	.word	0x4bbebc20

08007c84 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b089      	sub	sp, #36	@ 0x24
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c8c:	4ba1      	ldr	r3, [pc, #644]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c90:	f003 0303 	and.w	r3, r3, #3
 8007c94:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007c96:	4b9f      	ldr	r3, [pc, #636]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c9a:	0d1b      	lsrs	r3, r3, #20
 8007c9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ca0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007ca2:	4b9c      	ldr	r3, [pc, #624]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca6:	0a1b      	lsrs	r3, r3, #8
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007cae:	4b99      	ldr	r3, [pc, #612]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cb2:	08db      	lsrs	r3, r3, #3
 8007cb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007cb8:	693a      	ldr	r2, [r7, #16]
 8007cba:	fb02 f303 	mul.w	r3, r2, r3
 8007cbe:	ee07 3a90 	vmov	s15, r3
 8007cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f000 8111 	beq.w	8007ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	2b02      	cmp	r3, #2
 8007cd6:	f000 8083 	beq.w	8007de0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	f200 80a1 	bhi.w	8007e24 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d003      	beq.n	8007cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d056      	beq.n	8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007cee:	e099      	b.n	8007e24 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007cf0:	4b88      	ldr	r3, [pc, #544]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 0320 	and.w	r3, r3, #32
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d02d      	beq.n	8007d58 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007cfc:	4b85      	ldr	r3, [pc, #532]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	08db      	lsrs	r3, r3, #3
 8007d02:	f003 0303 	and.w	r3, r3, #3
 8007d06:	4a84      	ldr	r2, [pc, #528]	@ (8007f18 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007d08:	fa22 f303 	lsr.w	r3, r2, r3
 8007d0c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	ee07 3a90 	vmov	s15, r3
 8007d14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	ee07 3a90 	vmov	s15, r3
 8007d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d26:	4b7b      	ldr	r3, [pc, #492]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d2e:	ee07 3a90 	vmov	s15, r3
 8007d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d36:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d3a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007f1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d52:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007d56:	e087      	b.n	8007e68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	ee07 3a90 	vmov	s15, r3
 8007d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d62:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007f20 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007d66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d6a:	4b6a      	ldr	r3, [pc, #424]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d72:	ee07 3a90 	vmov	s15, r3
 8007d76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d7e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007f1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d9a:	e065      	b.n	8007e68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	ee07 3a90 	vmov	s15, r3
 8007da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007f24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007daa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dae:	4b59      	ldr	r3, [pc, #356]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db6:	ee07 3a90 	vmov	s15, r3
 8007dba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dc2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007f1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007dde:	e043      	b.n	8007e68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	ee07 3a90 	vmov	s15, r3
 8007de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007f28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007df2:	4b48      	ldr	r3, [pc, #288]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dfa:	ee07 3a90 	vmov	s15, r3
 8007dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e02:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e06:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007f1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e22:	e021      	b.n	8007e68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	ee07 3a90 	vmov	s15, r3
 8007e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e2e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007f24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e36:	4b37      	ldr	r3, [pc, #220]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e3e:	ee07 3a90 	vmov	s15, r3
 8007e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e46:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e4a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007f1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e66:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007e68:	4b2a      	ldr	r3, [pc, #168]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6c:	0a5b      	lsrs	r3, r3, #9
 8007e6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e72:	ee07 3a90 	vmov	s15, r3
 8007e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e82:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e8e:	ee17 2a90 	vmov	r2, s15
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007e96:	4b1f      	ldr	r3, [pc, #124]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e9a:	0c1b      	lsrs	r3, r3, #16
 8007e9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ea0:	ee07 3a90 	vmov	s15, r3
 8007ea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007eac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007eb0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007eb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007eb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ebc:	ee17 2a90 	vmov	r2, s15
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007ec4:	4b13      	ldr	r3, [pc, #76]	@ (8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec8:	0e1b      	lsrs	r3, r3, #24
 8007eca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ece:	ee07 3a90 	vmov	s15, r3
 8007ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ed6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007eda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ede:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ee2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ee6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007eea:	ee17 2a90 	vmov	r2, s15
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007ef2:	e008      	b.n	8007f06 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	609a      	str	r2, [r3, #8]
}
 8007f06:	bf00      	nop
 8007f08:	3724      	adds	r7, #36	@ 0x24
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	58024400 	.word	0x58024400
 8007f18:	03d09000 	.word	0x03d09000
 8007f1c:	46000000 	.word	0x46000000
 8007f20:	4c742400 	.word	0x4c742400
 8007f24:	4a742400 	.word	0x4a742400
 8007f28:	4bbebc20 	.word	0x4bbebc20

08007f2c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f36:	2300      	movs	r3, #0
 8007f38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f3a:	4b53      	ldr	r3, [pc, #332]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f3e:	f003 0303 	and.w	r3, r3, #3
 8007f42:	2b03      	cmp	r3, #3
 8007f44:	d101      	bne.n	8007f4a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	e099      	b.n	800807e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007f4a:	4b4f      	ldr	r3, [pc, #316]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a4e      	ldr	r2, [pc, #312]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007f50:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f56:	f7fa f91d 	bl	8002194 <HAL_GetTick>
 8007f5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007f5c:	e008      	b.n	8007f70 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007f5e:	f7fa f919 	bl	8002194 <HAL_GetTick>
 8007f62:	4602      	mov	r2, r0
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	1ad3      	subs	r3, r2, r3
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d901      	bls.n	8007f70 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007f6c:	2303      	movs	r3, #3
 8007f6e:	e086      	b.n	800807e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007f70:	4b45      	ldr	r3, [pc, #276]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1f0      	bne.n	8007f5e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007f7c:	4b42      	ldr	r3, [pc, #264]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f80:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	031b      	lsls	r3, r3, #12
 8007f8a:	493f      	ldr	r1, [pc, #252]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	025b      	lsls	r3, r3, #9
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	431a      	orrs	r2, r3
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	3b01      	subs	r3, #1
 8007fac:	041b      	lsls	r3, r3, #16
 8007fae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007fb2:	431a      	orrs	r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	691b      	ldr	r3, [r3, #16]
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	061b      	lsls	r3, r3, #24
 8007fbc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007fc0:	4931      	ldr	r1, [pc, #196]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007fc6:	4b30      	ldr	r3, [pc, #192]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	695b      	ldr	r3, [r3, #20]
 8007fd2:	492d      	ldr	r1, [pc, #180]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007fd8:	4b2b      	ldr	r3, [pc, #172]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fdc:	f023 0220 	bic.w	r2, r3, #32
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	4928      	ldr	r1, [pc, #160]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007fea:	4b27      	ldr	r3, [pc, #156]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fee:	4a26      	ldr	r2, [pc, #152]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007ff0:	f023 0310 	bic.w	r3, r3, #16
 8007ff4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007ff6:	4b24      	ldr	r3, [pc, #144]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8007ff8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ffa:	4b24      	ldr	r3, [pc, #144]	@ (800808c <RCCEx_PLL2_Config+0x160>)
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	69d2      	ldr	r2, [r2, #28]
 8008002:	00d2      	lsls	r2, r2, #3
 8008004:	4920      	ldr	r1, [pc, #128]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8008006:	4313      	orrs	r3, r2
 8008008:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800800a:	4b1f      	ldr	r3, [pc, #124]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 800800c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800800e:	4a1e      	ldr	r2, [pc, #120]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8008010:	f043 0310 	orr.w	r3, r3, #16
 8008014:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d106      	bne.n	800802a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800801c:	4b1a      	ldr	r3, [pc, #104]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 800801e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008020:	4a19      	ldr	r2, [pc, #100]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8008022:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008026:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008028:	e00f      	b.n	800804a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d106      	bne.n	800803e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008030:	4b15      	ldr	r3, [pc, #84]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8008032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008034:	4a14      	ldr	r2, [pc, #80]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8008036:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800803a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800803c:	e005      	b.n	800804a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800803e:	4b12      	ldr	r3, [pc, #72]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8008040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008042:	4a11      	ldr	r2, [pc, #68]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8008044:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008048:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800804a:	4b0f      	ldr	r3, [pc, #60]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a0e      	ldr	r2, [pc, #56]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8008050:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008054:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008056:	f7fa f89d 	bl	8002194 <HAL_GetTick>
 800805a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800805c:	e008      	b.n	8008070 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800805e:	f7fa f899 	bl	8002194 <HAL_GetTick>
 8008062:	4602      	mov	r2, r0
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	1ad3      	subs	r3, r2, r3
 8008068:	2b02      	cmp	r3, #2
 800806a:	d901      	bls.n	8008070 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800806c:	2303      	movs	r3, #3
 800806e:	e006      	b.n	800807e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008070:	4b05      	ldr	r3, [pc, #20]	@ (8008088 <RCCEx_PLL2_Config+0x15c>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008078:	2b00      	cmp	r3, #0
 800807a:	d0f0      	beq.n	800805e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800807c:	7bfb      	ldrb	r3, [r7, #15]
}
 800807e:	4618      	mov	r0, r3
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	58024400 	.word	0x58024400
 800808c:	ffff0007 	.word	0xffff0007

08008090 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800809a:	2300      	movs	r3, #0
 800809c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800809e:	4b53      	ldr	r3, [pc, #332]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80080a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a2:	f003 0303 	and.w	r3, r3, #3
 80080a6:	2b03      	cmp	r3, #3
 80080a8:	d101      	bne.n	80080ae <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e099      	b.n	80081e2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80080ae:	4b4f      	ldr	r3, [pc, #316]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a4e      	ldr	r2, [pc, #312]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80080b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80080b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080ba:	f7fa f86b 	bl	8002194 <HAL_GetTick>
 80080be:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80080c0:	e008      	b.n	80080d4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80080c2:	f7fa f867 	bl	8002194 <HAL_GetTick>
 80080c6:	4602      	mov	r2, r0
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	1ad3      	subs	r3, r2, r3
 80080cc:	2b02      	cmp	r3, #2
 80080ce:	d901      	bls.n	80080d4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80080d0:	2303      	movs	r3, #3
 80080d2:	e086      	b.n	80081e2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80080d4:	4b45      	ldr	r3, [pc, #276]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d1f0      	bne.n	80080c2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80080e0:	4b42      	ldr	r3, [pc, #264]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80080e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	051b      	lsls	r3, r3, #20
 80080ee:	493f      	ldr	r1, [pc, #252]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80080f0:	4313      	orrs	r3, r2
 80080f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	3b01      	subs	r3, #1
 80080fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	3b01      	subs	r3, #1
 8008104:	025b      	lsls	r3, r3, #9
 8008106:	b29b      	uxth	r3, r3
 8008108:	431a      	orrs	r2, r3
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	3b01      	subs	r3, #1
 8008110:	041b      	lsls	r3, r3, #16
 8008112:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008116:	431a      	orrs	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	691b      	ldr	r3, [r3, #16]
 800811c:	3b01      	subs	r3, #1
 800811e:	061b      	lsls	r3, r3, #24
 8008120:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008124:	4931      	ldr	r1, [pc, #196]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 8008126:	4313      	orrs	r3, r2
 8008128:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800812a:	4b30      	ldr	r3, [pc, #192]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 800812c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	695b      	ldr	r3, [r3, #20]
 8008136:	492d      	ldr	r1, [pc, #180]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 8008138:	4313      	orrs	r3, r2
 800813a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800813c:	4b2b      	ldr	r3, [pc, #172]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 800813e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008140:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	699b      	ldr	r3, [r3, #24]
 8008148:	4928      	ldr	r1, [pc, #160]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 800814a:	4313      	orrs	r3, r2
 800814c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800814e:	4b27      	ldr	r3, [pc, #156]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 8008150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008152:	4a26      	ldr	r2, [pc, #152]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 8008154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008158:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800815a:	4b24      	ldr	r3, [pc, #144]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 800815c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800815e:	4b24      	ldr	r3, [pc, #144]	@ (80081f0 <RCCEx_PLL3_Config+0x160>)
 8008160:	4013      	ands	r3, r2
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	69d2      	ldr	r2, [r2, #28]
 8008166:	00d2      	lsls	r2, r2, #3
 8008168:	4920      	ldr	r1, [pc, #128]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 800816a:	4313      	orrs	r3, r2
 800816c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800816e:	4b1f      	ldr	r3, [pc, #124]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 8008170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008172:	4a1e      	ldr	r2, [pc, #120]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 8008174:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008178:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d106      	bne.n	800818e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008180:	4b1a      	ldr	r3, [pc, #104]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 8008182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008184:	4a19      	ldr	r2, [pc, #100]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 8008186:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800818a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800818c:	e00f      	b.n	80081ae <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d106      	bne.n	80081a2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008194:	4b15      	ldr	r3, [pc, #84]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 8008196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008198:	4a14      	ldr	r2, [pc, #80]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 800819a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800819e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80081a0:	e005      	b.n	80081ae <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80081a2:	4b12      	ldr	r3, [pc, #72]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80081a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a6:	4a11      	ldr	r2, [pc, #68]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80081a8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80081ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80081ae:	4b0f      	ldr	r3, [pc, #60]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a0e      	ldr	r2, [pc, #56]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80081b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081ba:	f7f9 ffeb 	bl	8002194 <HAL_GetTick>
 80081be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80081c0:	e008      	b.n	80081d4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80081c2:	f7f9 ffe7 	bl	8002194 <HAL_GetTick>
 80081c6:	4602      	mov	r2, r0
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	1ad3      	subs	r3, r2, r3
 80081cc:	2b02      	cmp	r3, #2
 80081ce:	d901      	bls.n	80081d4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80081d0:	2303      	movs	r3, #3
 80081d2:	e006      	b.n	80081e2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80081d4:	4b05      	ldr	r3, [pc, #20]	@ (80081ec <RCCEx_PLL3_Config+0x15c>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d0f0      	beq.n	80081c2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80081e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3710      	adds	r7, #16
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
 80081ea:	bf00      	nop
 80081ec:	58024400 	.word	0x58024400
 80081f0:	ffff0007 	.word	0xffff0007

080081f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b082      	sub	sp, #8
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d101      	bne.n	8008206 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e042      	b.n	800828c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800820c:	2b00      	cmp	r3, #0
 800820e:	d106      	bne.n	800821e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f7f9 fda9 	bl	8001d70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2224      	movs	r2, #36	@ 0x24
 8008222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f022 0201 	bic.w	r2, r2, #1
 8008234:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800823a:	2b00      	cmp	r3, #0
 800823c:	d002      	beq.n	8008244 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f001 fa6a 	bl	8009718 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f000 fcff 	bl	8008c48 <UART_SetConfig>
 800824a:	4603      	mov	r3, r0
 800824c:	2b01      	cmp	r3, #1
 800824e:	d101      	bne.n	8008254 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	e01b      	b.n	800828c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	685a      	ldr	r2, [r3, #4]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008262:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	689a      	ldr	r2, [r3, #8]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008272:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0201 	orr.w	r2, r2, #1
 8008282:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f001 fae9 	bl	800985c <UART_CheckIdleState>
 800828a:	4603      	mov	r3, r0
}
 800828c:	4618      	mov	r0, r3
 800828e:	3708      	adds	r7, #8
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b08a      	sub	sp, #40	@ 0x28
 8008298:	af02      	add	r7, sp, #8
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	60b9      	str	r1, [r7, #8]
 800829e:	603b      	str	r3, [r7, #0]
 80082a0:	4613      	mov	r3, r2
 80082a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082aa:	2b20      	cmp	r3, #32
 80082ac:	d17b      	bne.n	80083a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d002      	beq.n	80082ba <HAL_UART_Transmit+0x26>
 80082b4:	88fb      	ldrh	r3, [r7, #6]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d101      	bne.n	80082be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	e074      	b.n	80083a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2221      	movs	r2, #33	@ 0x21
 80082ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082ce:	f7f9 ff61 	bl	8002194 <HAL_GetTick>
 80082d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	88fa      	ldrh	r2, [r7, #6]
 80082d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	88fa      	ldrh	r2, [r7, #6]
 80082e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082ec:	d108      	bne.n	8008300 <HAL_UART_Transmit+0x6c>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	691b      	ldr	r3, [r3, #16]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d104      	bne.n	8008300 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80082f6:	2300      	movs	r3, #0
 80082f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	61bb      	str	r3, [r7, #24]
 80082fe:	e003      	b.n	8008308 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008304:	2300      	movs	r3, #0
 8008306:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008308:	e030      	b.n	800836c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	9300      	str	r3, [sp, #0]
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	2200      	movs	r2, #0
 8008312:	2180      	movs	r1, #128	@ 0x80
 8008314:	68f8      	ldr	r0, [r7, #12]
 8008316:	f001 fb4b 	bl	80099b0 <UART_WaitOnFlagUntilTimeout>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d005      	beq.n	800832c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2220      	movs	r2, #32
 8008324:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008328:	2303      	movs	r3, #3
 800832a:	e03d      	b.n	80083a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800832c:	69fb      	ldr	r3, [r7, #28]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d10b      	bne.n	800834a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	881b      	ldrh	r3, [r3, #0]
 8008336:	461a      	mov	r2, r3
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008340:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	3302      	adds	r3, #2
 8008346:	61bb      	str	r3, [r7, #24]
 8008348:	e007      	b.n	800835a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800834a:	69fb      	ldr	r3, [r7, #28]
 800834c:	781a      	ldrb	r2, [r3, #0]
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	3301      	adds	r3, #1
 8008358:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008360:	b29b      	uxth	r3, r3
 8008362:	3b01      	subs	r3, #1
 8008364:	b29a      	uxth	r2, r3
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008372:	b29b      	uxth	r3, r3
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1c8      	bne.n	800830a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	9300      	str	r3, [sp, #0]
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	2200      	movs	r2, #0
 8008380:	2140      	movs	r1, #64	@ 0x40
 8008382:	68f8      	ldr	r0, [r7, #12]
 8008384:	f001 fb14 	bl	80099b0 <UART_WaitOnFlagUntilTimeout>
 8008388:	4603      	mov	r3, r0
 800838a:	2b00      	cmp	r3, #0
 800838c:	d005      	beq.n	800839a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2220      	movs	r2, #32
 8008392:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008396:	2303      	movs	r3, #3
 8008398:	e006      	b.n	80083a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2220      	movs	r2, #32
 800839e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80083a2:	2300      	movs	r3, #0
 80083a4:	e000      	b.n	80083a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80083a6:	2302      	movs	r3, #2
  }
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3720      	adds	r7, #32
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b08a      	sub	sp, #40	@ 0x28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	4613      	mov	r3, r2
 80083bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083c4:	2b20      	cmp	r3, #32
 80083c6:	d137      	bne.n	8008438 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d002      	beq.n	80083d4 <HAL_UART_Receive_DMA+0x24>
 80083ce:	88fb      	ldrh	r3, [r7, #6]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d101      	bne.n	80083d8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80083d4:	2301      	movs	r3, #1
 80083d6:	e030      	b.n	800843a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a18      	ldr	r2, [pc, #96]	@ (8008444 <HAL_UART_Receive_DMA+0x94>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d01f      	beq.n	8008428 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d018      	beq.n	8008428 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	e853 3f00 	ldrex	r3, [r3]
 8008402:	613b      	str	r3, [r7, #16]
   return(result);
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800840a:	627b      	str	r3, [r7, #36]	@ 0x24
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	461a      	mov	r2, r3
 8008412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008414:	623b      	str	r3, [r7, #32]
 8008416:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008418:	69f9      	ldr	r1, [r7, #28]
 800841a:	6a3a      	ldr	r2, [r7, #32]
 800841c:	e841 2300 	strex	r3, r2, [r1]
 8008420:	61bb      	str	r3, [r7, #24]
   return(result);
 8008422:	69bb      	ldr	r3, [r7, #24]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d1e6      	bne.n	80083f6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008428:	88fb      	ldrh	r3, [r7, #6]
 800842a:	461a      	mov	r2, r3
 800842c:	68b9      	ldr	r1, [r7, #8]
 800842e:	68f8      	ldr	r0, [r7, #12]
 8008430:	f001 fb2c 	bl	8009a8c <UART_Start_Receive_DMA>
 8008434:	4603      	mov	r3, r0
 8008436:	e000      	b.n	800843a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008438:	2302      	movs	r3, #2
  }
}
 800843a:	4618      	mov	r0, r3
 800843c:	3728      	adds	r7, #40	@ 0x28
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}
 8008442:	bf00      	nop
 8008444:	58000c00 	.word	0x58000c00

08008448 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b0ba      	sub	sp, #232	@ 0xe8
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	69db      	ldr	r3, [r3, #28]
 8008456:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800846e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008472:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008476:	4013      	ands	r3, r2
 8008478:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800847c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008480:	2b00      	cmp	r3, #0
 8008482:	d11b      	bne.n	80084bc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008488:	f003 0320 	and.w	r3, r3, #32
 800848c:	2b00      	cmp	r3, #0
 800848e:	d015      	beq.n	80084bc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008494:	f003 0320 	and.w	r3, r3, #32
 8008498:	2b00      	cmp	r3, #0
 800849a:	d105      	bne.n	80084a8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800849c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d009      	beq.n	80084bc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	f000 8393 	beq.w	8008bd8 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	4798      	blx	r3
      }
      return;
 80084ba:	e38d      	b.n	8008bd8 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80084bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f000 8123 	beq.w	800870c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80084c6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80084ca:	4b8d      	ldr	r3, [pc, #564]	@ (8008700 <HAL_UART_IRQHandler+0x2b8>)
 80084cc:	4013      	ands	r3, r2
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d106      	bne.n	80084e0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80084d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80084d6:	4b8b      	ldr	r3, [pc, #556]	@ (8008704 <HAL_UART_IRQHandler+0x2bc>)
 80084d8:	4013      	ands	r3, r2
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f000 8116 	beq.w	800870c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80084e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084e4:	f003 0301 	and.w	r3, r3, #1
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d011      	beq.n	8008510 <HAL_UART_IRQHandler+0xc8>
 80084ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d00b      	beq.n	8008510 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	2201      	movs	r2, #1
 80084fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008506:	f043 0201 	orr.w	r2, r3, #1
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008514:	f003 0302 	and.w	r3, r3, #2
 8008518:	2b00      	cmp	r3, #0
 800851a:	d011      	beq.n	8008540 <HAL_UART_IRQHandler+0xf8>
 800851c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008520:	f003 0301 	and.w	r3, r3, #1
 8008524:	2b00      	cmp	r3, #0
 8008526:	d00b      	beq.n	8008540 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2202      	movs	r2, #2
 800852e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008536:	f043 0204 	orr.w	r2, r3, #4
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008544:	f003 0304 	and.w	r3, r3, #4
 8008548:	2b00      	cmp	r3, #0
 800854a:	d011      	beq.n	8008570 <HAL_UART_IRQHandler+0x128>
 800854c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008550:	f003 0301 	and.w	r3, r3, #1
 8008554:	2b00      	cmp	r3, #0
 8008556:	d00b      	beq.n	8008570 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2204      	movs	r2, #4
 800855e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008566:	f043 0202 	orr.w	r2, r3, #2
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008574:	f003 0308 	and.w	r3, r3, #8
 8008578:	2b00      	cmp	r3, #0
 800857a:	d017      	beq.n	80085ac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800857c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008580:	f003 0320 	and.w	r3, r3, #32
 8008584:	2b00      	cmp	r3, #0
 8008586:	d105      	bne.n	8008594 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008588:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800858c:	4b5c      	ldr	r3, [pc, #368]	@ (8008700 <HAL_UART_IRQHandler+0x2b8>)
 800858e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00b      	beq.n	80085ac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	2208      	movs	r2, #8
 800859a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085a2:	f043 0208 	orr.w	r2, r3, #8
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80085ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d012      	beq.n	80085de <HAL_UART_IRQHandler+0x196>
 80085b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00c      	beq.n	80085de <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80085cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085d4:	f043 0220 	orr.w	r2, r3, #32
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f000 82f9 	beq.w	8008bdc <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80085ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085ee:	f003 0320 	and.w	r3, r3, #32
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d013      	beq.n	800861e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80085f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085fa:	f003 0320 	and.w	r3, r3, #32
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d105      	bne.n	800860e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008606:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800860a:	2b00      	cmp	r3, #0
 800860c:	d007      	beq.n	800861e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008612:	2b00      	cmp	r3, #0
 8008614:	d003      	beq.n	800861e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008624:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008632:	2b40      	cmp	r3, #64	@ 0x40
 8008634:	d005      	beq.n	8008642 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008636:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800863a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800863e:	2b00      	cmp	r3, #0
 8008640:	d054      	beq.n	80086ec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f001 fb0a 	bl	8009c5c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008652:	2b40      	cmp	r3, #64	@ 0x40
 8008654:	d146      	bne.n	80086e4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	3308      	adds	r3, #8
 800865c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008660:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008664:	e853 3f00 	ldrex	r3, [r3]
 8008668:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800866c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008670:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008674:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	3308      	adds	r3, #8
 800867e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008682:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008686:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800868a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800868e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008692:	e841 2300 	strex	r3, r2, [r1]
 8008696:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800869a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1d9      	bne.n	8008656 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d017      	beq.n	80086dc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086b2:	4a15      	ldr	r2, [pc, #84]	@ (8008708 <HAL_UART_IRQHandler+0x2c0>)
 80086b4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086bc:	4618      	mov	r0, r3
 80086be:	f7fb f811 	bl	80036e4 <HAL_DMA_Abort_IT>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d019      	beq.n	80086fc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80086d6:	4610      	mov	r0, r2
 80086d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086da:	e00f      	b.n	80086fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 fa9d 	bl	8008c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086e2:	e00b      	b.n	80086fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 fa99 	bl	8008c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086ea:	e007      	b.n	80086fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fa95 	bl	8008c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80086fa:	e26f      	b.n	8008bdc <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086fc:	bf00      	nop
    return;
 80086fe:	e26d      	b.n	8008bdc <HAL_UART_IRQHandler+0x794>
 8008700:	10000001 	.word	0x10000001
 8008704:	04000120 	.word	0x04000120
 8008708:	08009f0f 	.word	0x08009f0f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008710:	2b01      	cmp	r3, #1
 8008712:	f040 8203 	bne.w	8008b1c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800871a:	f003 0310 	and.w	r3, r3, #16
 800871e:	2b00      	cmp	r3, #0
 8008720:	f000 81fc 	beq.w	8008b1c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008724:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008728:	f003 0310 	and.w	r3, r3, #16
 800872c:	2b00      	cmp	r3, #0
 800872e:	f000 81f5 	beq.w	8008b1c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	2210      	movs	r2, #16
 8008738:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008744:	2b40      	cmp	r3, #64	@ 0x40
 8008746:	f040 816d 	bne.w	8008a24 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4aa4      	ldr	r2, [pc, #656]	@ (80089e4 <HAL_UART_IRQHandler+0x59c>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d068      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4aa1      	ldr	r2, [pc, #644]	@ (80089e8 <HAL_UART_IRQHandler+0x5a0>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d061      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a9f      	ldr	r2, [pc, #636]	@ (80089ec <HAL_UART_IRQHandler+0x5a4>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d05a      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a9c      	ldr	r2, [pc, #624]	@ (80089f0 <HAL_UART_IRQHandler+0x5a8>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d053      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a9a      	ldr	r2, [pc, #616]	@ (80089f4 <HAL_UART_IRQHandler+0x5ac>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d04c      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a97      	ldr	r2, [pc, #604]	@ (80089f8 <HAL_UART_IRQHandler+0x5b0>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d045      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a95      	ldr	r2, [pc, #596]	@ (80089fc <HAL_UART_IRQHandler+0x5b4>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d03e      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a92      	ldr	r2, [pc, #584]	@ (8008a00 <HAL_UART_IRQHandler+0x5b8>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d037      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a90      	ldr	r2, [pc, #576]	@ (8008a04 <HAL_UART_IRQHandler+0x5bc>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d030      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a8d      	ldr	r2, [pc, #564]	@ (8008a08 <HAL_UART_IRQHandler+0x5c0>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d029      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a8b      	ldr	r2, [pc, #556]	@ (8008a0c <HAL_UART_IRQHandler+0x5c4>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d022      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a88      	ldr	r2, [pc, #544]	@ (8008a10 <HAL_UART_IRQHandler+0x5c8>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d01b      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a86      	ldr	r2, [pc, #536]	@ (8008a14 <HAL_UART_IRQHandler+0x5cc>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d014      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a83      	ldr	r2, [pc, #524]	@ (8008a18 <HAL_UART_IRQHandler+0x5d0>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d00d      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a81      	ldr	r2, [pc, #516]	@ (8008a1c <HAL_UART_IRQHandler+0x5d4>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d006      	beq.n	800882a <HAL_UART_IRQHandler+0x3e2>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a7e      	ldr	r2, [pc, #504]	@ (8008a20 <HAL_UART_IRQHandler+0x5d8>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d106      	bne.n	8008838 <HAL_UART_IRQHandler+0x3f0>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	b29b      	uxth	r3, r3
 8008836:	e005      	b.n	8008844 <HAL_UART_IRQHandler+0x3fc>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	b29b      	uxth	r3, r3
 8008844:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008848:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800884c:	2b00      	cmp	r3, #0
 800884e:	f000 80ad 	beq.w	80089ac <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008858:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800885c:	429a      	cmp	r2, r3
 800885e:	f080 80a5 	bcs.w	80089ac <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008868:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008872:	69db      	ldr	r3, [r3, #28]
 8008874:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008878:	f000 8087 	beq.w	800898a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008884:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008888:	e853 3f00 	ldrex	r3, [r3]
 800888c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008890:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008898:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	461a      	mov	r2, r3
 80088a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80088a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80088aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80088b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80088b6:	e841 2300 	strex	r3, r2, [r1]
 80088ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80088be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1da      	bne.n	800887c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	3308      	adds	r3, #8
 80088cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088d0:	e853 3f00 	ldrex	r3, [r3]
 80088d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80088d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088d8:	f023 0301 	bic.w	r3, r3, #1
 80088dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	3308      	adds	r3, #8
 80088e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80088ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80088ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80088f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80088f6:	e841 2300 	strex	r3, r2, [r1]
 80088fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80088fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d1e1      	bne.n	80088c6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	3308      	adds	r3, #8
 8008908:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800890a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800890c:	e853 3f00 	ldrex	r3, [r3]
 8008910:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008912:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008914:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008918:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	3308      	adds	r3, #8
 8008922:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008926:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008928:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800892c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800892e:	e841 2300 	strex	r3, r2, [r1]
 8008932:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008934:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008936:	2b00      	cmp	r3, #0
 8008938:	d1e3      	bne.n	8008902 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2220      	movs	r2, #32
 800893e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008950:	e853 3f00 	ldrex	r3, [r3]
 8008954:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008956:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008958:	f023 0310 	bic.w	r3, r3, #16
 800895c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	461a      	mov	r2, r3
 8008966:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800896a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800896c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008970:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008972:	e841 2300 	strex	r3, r2, [r1]
 8008976:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008978:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1e4      	bne.n	8008948 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008984:	4618      	mov	r0, r3
 8008986:	f7fa fb8f 	bl	80030a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2202      	movs	r2, #2
 800898e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800899c:	b29b      	uxth	r3, r3
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	4619      	mov	r1, r3
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 f943 	bl	8008c30 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80089aa:	e119      	b.n	8008be0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80089b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089b6:	429a      	cmp	r2, r3
 80089b8:	f040 8112 	bne.w	8008be0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c2:	69db      	ldr	r3, [r3, #28]
 80089c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089c8:	f040 810a 	bne.w	8008be0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2202      	movs	r2, #2
 80089d0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80089d8:	4619      	mov	r1, r3
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f000 f928 	bl	8008c30 <HAL_UARTEx_RxEventCallback>
      return;
 80089e0:	e0fe      	b.n	8008be0 <HAL_UART_IRQHandler+0x798>
 80089e2:	bf00      	nop
 80089e4:	40020010 	.word	0x40020010
 80089e8:	40020028 	.word	0x40020028
 80089ec:	40020040 	.word	0x40020040
 80089f0:	40020058 	.word	0x40020058
 80089f4:	40020070 	.word	0x40020070
 80089f8:	40020088 	.word	0x40020088
 80089fc:	400200a0 	.word	0x400200a0
 8008a00:	400200b8 	.word	0x400200b8
 8008a04:	40020410 	.word	0x40020410
 8008a08:	40020428 	.word	0x40020428
 8008a0c:	40020440 	.word	0x40020440
 8008a10:	40020458 	.word	0x40020458
 8008a14:	40020470 	.word	0x40020470
 8008a18:	40020488 	.word	0x40020488
 8008a1c:	400204a0 	.word	0x400204a0
 8008a20:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	1ad3      	subs	r3, r2, r3
 8008a34:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f000 80cf 	beq.w	8008be4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008a46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	f000 80ca 	beq.w	8008be4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a58:	e853 3f00 	ldrex	r3, [r3]
 8008a5c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008a72:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a74:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a7a:	e841 2300 	strex	r3, r2, [r1]
 8008a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d1e4      	bne.n	8008a50 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	3308      	adds	r3, #8
 8008a8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a90:	e853 3f00 	ldrex	r3, [r3]
 8008a94:	623b      	str	r3, [r7, #32]
   return(result);
 8008a96:	6a3a      	ldr	r2, [r7, #32]
 8008a98:	4b55      	ldr	r3, [pc, #340]	@ (8008bf0 <HAL_UART_IRQHandler+0x7a8>)
 8008a9a:	4013      	ands	r3, r2
 8008a9c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	3308      	adds	r3, #8
 8008aa6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008aaa:	633a      	str	r2, [r7, #48]	@ 0x30
 8008aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ab0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ab2:	e841 2300 	strex	r3, r2, [r1]
 8008ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1e3      	bne.n	8008a86 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	e853 3f00 	ldrex	r3, [r3]
 8008ade:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f023 0310 	bic.w	r3, r3, #16
 8008ae6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	461a      	mov	r2, r3
 8008af0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008af4:	61fb      	str	r3, [r7, #28]
 8008af6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af8:	69b9      	ldr	r1, [r7, #24]
 8008afa:	69fa      	ldr	r2, [r7, #28]
 8008afc:	e841 2300 	strex	r3, r2, [r1]
 8008b00:	617b      	str	r3, [r7, #20]
   return(result);
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d1e4      	bne.n	8008ad2 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2202      	movs	r2, #2
 8008b0c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b12:	4619      	mov	r1, r3
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f000 f88b 	bl	8008c30 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008b1a:	e063      	b.n	8008be4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d00e      	beq.n	8008b46 <HAL_UART_IRQHandler+0x6fe>
 8008b28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d008      	beq.n	8008b46 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008b3c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f001 fa22 	bl	8009f88 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b44:	e051      	b.n	8008bea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d014      	beq.n	8008b7c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d105      	bne.n	8008b6a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d008      	beq.n	8008b7c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d03a      	beq.n	8008be8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	4798      	blx	r3
    }
    return;
 8008b7a:	e035      	b.n	8008be8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008b7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d009      	beq.n	8008b9c <HAL_UART_IRQHandler+0x754>
 8008b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d003      	beq.n	8008b9c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f001 f9cc 	bl	8009f32 <UART_EndTransmit_IT>
    return;
 8008b9a:	e026      	b.n	8008bea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ba0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d009      	beq.n	8008bbc <HAL_UART_IRQHandler+0x774>
 8008ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d003      	beq.n	8008bbc <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f001 f9fb 	bl	8009fb0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bba:	e016      	b.n	8008bea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d010      	beq.n	8008bea <HAL_UART_IRQHandler+0x7a2>
 8008bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	da0c      	bge.n	8008bea <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f001 f9e3 	bl	8009f9c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bd6:	e008      	b.n	8008bea <HAL_UART_IRQHandler+0x7a2>
      return;
 8008bd8:	bf00      	nop
 8008bda:	e006      	b.n	8008bea <HAL_UART_IRQHandler+0x7a2>
    return;
 8008bdc:	bf00      	nop
 8008bde:	e004      	b.n	8008bea <HAL_UART_IRQHandler+0x7a2>
      return;
 8008be0:	bf00      	nop
 8008be2:	e002      	b.n	8008bea <HAL_UART_IRQHandler+0x7a2>
      return;
 8008be4:	bf00      	nop
 8008be6:	e000      	b.n	8008bea <HAL_UART_IRQHandler+0x7a2>
    return;
 8008be8:	bf00      	nop
  }
}
 8008bea:	37e8      	adds	r7, #232	@ 0xe8
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}
 8008bf0:	effffffe 	.word	0xeffffffe

08008bf4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b083      	sub	sp, #12
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008bfc:	bf00      	nop
 8008bfe:	370c      	adds	r7, #12
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr

08008c08 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b083      	sub	sp, #12
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008c10:	bf00      	nop
 8008c12:	370c      	adds	r7, #12
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008c24:	bf00      	nop
 8008c26:	370c      	adds	r7, #12
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b083      	sub	sp, #12
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	460b      	mov	r3, r1
 8008c3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c3c:	bf00      	nop
 8008c3e:	370c      	adds	r7, #12
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c4c:	b092      	sub	sp, #72	@ 0x48
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c52:	2300      	movs	r3, #0
 8008c54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	689a      	ldr	r2, [r3, #8]
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	691b      	ldr	r3, [r3, #16]
 8008c60:	431a      	orrs	r2, r3
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	695b      	ldr	r3, [r3, #20]
 8008c66:	431a      	orrs	r2, r3
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	69db      	ldr	r3, [r3, #28]
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c70:	697b      	ldr	r3, [r7, #20]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	4bbe      	ldr	r3, [pc, #760]	@ (8008f70 <UART_SetConfig+0x328>)
 8008c78:	4013      	ands	r3, r2
 8008c7a:	697a      	ldr	r2, [r7, #20]
 8008c7c:	6812      	ldr	r2, [r2, #0]
 8008c7e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008c80:	430b      	orrs	r3, r1
 8008c82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	685b      	ldr	r3, [r3, #4]
 8008c8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	68da      	ldr	r2, [r3, #12]
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	430a      	orrs	r2, r1
 8008c98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	699b      	ldr	r3, [r3, #24]
 8008c9e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4ab3      	ldr	r2, [pc, #716]	@ (8008f74 <UART_SetConfig+0x32c>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d004      	beq.n	8008cb4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	6a1b      	ldr	r3, [r3, #32]
 8008cae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	689a      	ldr	r2, [r3, #8]
 8008cba:	4baf      	ldr	r3, [pc, #700]	@ (8008f78 <UART_SetConfig+0x330>)
 8008cbc:	4013      	ands	r3, r2
 8008cbe:	697a      	ldr	r2, [r7, #20]
 8008cc0:	6812      	ldr	r2, [r2, #0]
 8008cc2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008cc4:	430b      	orrs	r3, r1
 8008cc6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cce:	f023 010f 	bic.w	r1, r3, #15
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	430a      	orrs	r2, r1
 8008cdc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4aa6      	ldr	r2, [pc, #664]	@ (8008f7c <UART_SetConfig+0x334>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d177      	bne.n	8008dd8 <UART_SetConfig+0x190>
 8008ce8:	4ba5      	ldr	r3, [pc, #660]	@ (8008f80 <UART_SetConfig+0x338>)
 8008cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008cf0:	2b28      	cmp	r3, #40	@ 0x28
 8008cf2:	d86d      	bhi.n	8008dd0 <UART_SetConfig+0x188>
 8008cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8008cfc <UART_SetConfig+0xb4>)
 8008cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cfa:	bf00      	nop
 8008cfc:	08008da1 	.word	0x08008da1
 8008d00:	08008dd1 	.word	0x08008dd1
 8008d04:	08008dd1 	.word	0x08008dd1
 8008d08:	08008dd1 	.word	0x08008dd1
 8008d0c:	08008dd1 	.word	0x08008dd1
 8008d10:	08008dd1 	.word	0x08008dd1
 8008d14:	08008dd1 	.word	0x08008dd1
 8008d18:	08008dd1 	.word	0x08008dd1
 8008d1c:	08008da9 	.word	0x08008da9
 8008d20:	08008dd1 	.word	0x08008dd1
 8008d24:	08008dd1 	.word	0x08008dd1
 8008d28:	08008dd1 	.word	0x08008dd1
 8008d2c:	08008dd1 	.word	0x08008dd1
 8008d30:	08008dd1 	.word	0x08008dd1
 8008d34:	08008dd1 	.word	0x08008dd1
 8008d38:	08008dd1 	.word	0x08008dd1
 8008d3c:	08008db1 	.word	0x08008db1
 8008d40:	08008dd1 	.word	0x08008dd1
 8008d44:	08008dd1 	.word	0x08008dd1
 8008d48:	08008dd1 	.word	0x08008dd1
 8008d4c:	08008dd1 	.word	0x08008dd1
 8008d50:	08008dd1 	.word	0x08008dd1
 8008d54:	08008dd1 	.word	0x08008dd1
 8008d58:	08008dd1 	.word	0x08008dd1
 8008d5c:	08008db9 	.word	0x08008db9
 8008d60:	08008dd1 	.word	0x08008dd1
 8008d64:	08008dd1 	.word	0x08008dd1
 8008d68:	08008dd1 	.word	0x08008dd1
 8008d6c:	08008dd1 	.word	0x08008dd1
 8008d70:	08008dd1 	.word	0x08008dd1
 8008d74:	08008dd1 	.word	0x08008dd1
 8008d78:	08008dd1 	.word	0x08008dd1
 8008d7c:	08008dc1 	.word	0x08008dc1
 8008d80:	08008dd1 	.word	0x08008dd1
 8008d84:	08008dd1 	.word	0x08008dd1
 8008d88:	08008dd1 	.word	0x08008dd1
 8008d8c:	08008dd1 	.word	0x08008dd1
 8008d90:	08008dd1 	.word	0x08008dd1
 8008d94:	08008dd1 	.word	0x08008dd1
 8008d98:	08008dd1 	.word	0x08008dd1
 8008d9c:	08008dc9 	.word	0x08008dc9
 8008da0:	2301      	movs	r3, #1
 8008da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008da6:	e222      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008da8:	2304      	movs	r3, #4
 8008daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dae:	e21e      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008db0:	2308      	movs	r3, #8
 8008db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008db6:	e21a      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008db8:	2310      	movs	r3, #16
 8008dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dbe:	e216      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008dc0:	2320      	movs	r3, #32
 8008dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dc6:	e212      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008dc8:	2340      	movs	r3, #64	@ 0x40
 8008dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dce:	e20e      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008dd0:	2380      	movs	r3, #128	@ 0x80
 8008dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dd6:	e20a      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a69      	ldr	r2, [pc, #420]	@ (8008f84 <UART_SetConfig+0x33c>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d130      	bne.n	8008e44 <UART_SetConfig+0x1fc>
 8008de2:	4b67      	ldr	r3, [pc, #412]	@ (8008f80 <UART_SetConfig+0x338>)
 8008de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008de6:	f003 0307 	and.w	r3, r3, #7
 8008dea:	2b05      	cmp	r3, #5
 8008dec:	d826      	bhi.n	8008e3c <UART_SetConfig+0x1f4>
 8008dee:	a201      	add	r2, pc, #4	@ (adr r2, 8008df4 <UART_SetConfig+0x1ac>)
 8008df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df4:	08008e0d 	.word	0x08008e0d
 8008df8:	08008e15 	.word	0x08008e15
 8008dfc:	08008e1d 	.word	0x08008e1d
 8008e00:	08008e25 	.word	0x08008e25
 8008e04:	08008e2d 	.word	0x08008e2d
 8008e08:	08008e35 	.word	0x08008e35
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e12:	e1ec      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e14:	2304      	movs	r3, #4
 8008e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e1a:	e1e8      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e1c:	2308      	movs	r3, #8
 8008e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e22:	e1e4      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e24:	2310      	movs	r3, #16
 8008e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e2a:	e1e0      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e2c:	2320      	movs	r3, #32
 8008e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e32:	e1dc      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e34:	2340      	movs	r3, #64	@ 0x40
 8008e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e3a:	e1d8      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e3c:	2380      	movs	r3, #128	@ 0x80
 8008e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e42:	e1d4      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a4f      	ldr	r2, [pc, #316]	@ (8008f88 <UART_SetConfig+0x340>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d130      	bne.n	8008eb0 <UART_SetConfig+0x268>
 8008e4e:	4b4c      	ldr	r3, [pc, #304]	@ (8008f80 <UART_SetConfig+0x338>)
 8008e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e52:	f003 0307 	and.w	r3, r3, #7
 8008e56:	2b05      	cmp	r3, #5
 8008e58:	d826      	bhi.n	8008ea8 <UART_SetConfig+0x260>
 8008e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e60 <UART_SetConfig+0x218>)
 8008e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e60:	08008e79 	.word	0x08008e79
 8008e64:	08008e81 	.word	0x08008e81
 8008e68:	08008e89 	.word	0x08008e89
 8008e6c:	08008e91 	.word	0x08008e91
 8008e70:	08008e99 	.word	0x08008e99
 8008e74:	08008ea1 	.word	0x08008ea1
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e7e:	e1b6      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e80:	2304      	movs	r3, #4
 8008e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e86:	e1b2      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e88:	2308      	movs	r3, #8
 8008e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e8e:	e1ae      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e90:	2310      	movs	r3, #16
 8008e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e96:	e1aa      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008e98:	2320      	movs	r3, #32
 8008e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e9e:	e1a6      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008ea0:	2340      	movs	r3, #64	@ 0x40
 8008ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ea6:	e1a2      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008ea8:	2380      	movs	r3, #128	@ 0x80
 8008eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eae:	e19e      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a35      	ldr	r2, [pc, #212]	@ (8008f8c <UART_SetConfig+0x344>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d130      	bne.n	8008f1c <UART_SetConfig+0x2d4>
 8008eba:	4b31      	ldr	r3, [pc, #196]	@ (8008f80 <UART_SetConfig+0x338>)
 8008ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ebe:	f003 0307 	and.w	r3, r3, #7
 8008ec2:	2b05      	cmp	r3, #5
 8008ec4:	d826      	bhi.n	8008f14 <UART_SetConfig+0x2cc>
 8008ec6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ecc <UART_SetConfig+0x284>)
 8008ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ecc:	08008ee5 	.word	0x08008ee5
 8008ed0:	08008eed 	.word	0x08008eed
 8008ed4:	08008ef5 	.word	0x08008ef5
 8008ed8:	08008efd 	.word	0x08008efd
 8008edc:	08008f05 	.word	0x08008f05
 8008ee0:	08008f0d 	.word	0x08008f0d
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eea:	e180      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008eec:	2304      	movs	r3, #4
 8008eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ef2:	e17c      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008ef4:	2308      	movs	r3, #8
 8008ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008efa:	e178      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008efc:	2310      	movs	r3, #16
 8008efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f02:	e174      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008f04:	2320      	movs	r3, #32
 8008f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f0a:	e170      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008f0c:	2340      	movs	r3, #64	@ 0x40
 8008f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f12:	e16c      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008f14:	2380      	movs	r3, #128	@ 0x80
 8008f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f1a:	e168      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a1b      	ldr	r2, [pc, #108]	@ (8008f90 <UART_SetConfig+0x348>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d142      	bne.n	8008fac <UART_SetConfig+0x364>
 8008f26:	4b16      	ldr	r3, [pc, #88]	@ (8008f80 <UART_SetConfig+0x338>)
 8008f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f2a:	f003 0307 	and.w	r3, r3, #7
 8008f2e:	2b05      	cmp	r3, #5
 8008f30:	d838      	bhi.n	8008fa4 <UART_SetConfig+0x35c>
 8008f32:	a201      	add	r2, pc, #4	@ (adr r2, 8008f38 <UART_SetConfig+0x2f0>)
 8008f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f38:	08008f51 	.word	0x08008f51
 8008f3c:	08008f59 	.word	0x08008f59
 8008f40:	08008f61 	.word	0x08008f61
 8008f44:	08008f69 	.word	0x08008f69
 8008f48:	08008f95 	.word	0x08008f95
 8008f4c:	08008f9d 	.word	0x08008f9d
 8008f50:	2300      	movs	r3, #0
 8008f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f56:	e14a      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008f58:	2304      	movs	r3, #4
 8008f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f5e:	e146      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008f60:	2308      	movs	r3, #8
 8008f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f66:	e142      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008f68:	2310      	movs	r3, #16
 8008f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f6e:	e13e      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008f70:	cfff69f3 	.word	0xcfff69f3
 8008f74:	58000c00 	.word	0x58000c00
 8008f78:	11fff4ff 	.word	0x11fff4ff
 8008f7c:	40011000 	.word	0x40011000
 8008f80:	58024400 	.word	0x58024400
 8008f84:	40004400 	.word	0x40004400
 8008f88:	40004800 	.word	0x40004800
 8008f8c:	40004c00 	.word	0x40004c00
 8008f90:	40005000 	.word	0x40005000
 8008f94:	2320      	movs	r3, #32
 8008f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f9a:	e128      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008f9c:	2340      	movs	r3, #64	@ 0x40
 8008f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fa2:	e124      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008fa4:	2380      	movs	r3, #128	@ 0x80
 8008fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008faa:	e120      	b.n	80091ee <UART_SetConfig+0x5a6>
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4acb      	ldr	r2, [pc, #812]	@ (80092e0 <UART_SetConfig+0x698>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d176      	bne.n	80090a4 <UART_SetConfig+0x45c>
 8008fb6:	4bcb      	ldr	r3, [pc, #812]	@ (80092e4 <UART_SetConfig+0x69c>)
 8008fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008fbe:	2b28      	cmp	r3, #40	@ 0x28
 8008fc0:	d86c      	bhi.n	800909c <UART_SetConfig+0x454>
 8008fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8008fc8 <UART_SetConfig+0x380>)
 8008fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc8:	0800906d 	.word	0x0800906d
 8008fcc:	0800909d 	.word	0x0800909d
 8008fd0:	0800909d 	.word	0x0800909d
 8008fd4:	0800909d 	.word	0x0800909d
 8008fd8:	0800909d 	.word	0x0800909d
 8008fdc:	0800909d 	.word	0x0800909d
 8008fe0:	0800909d 	.word	0x0800909d
 8008fe4:	0800909d 	.word	0x0800909d
 8008fe8:	08009075 	.word	0x08009075
 8008fec:	0800909d 	.word	0x0800909d
 8008ff0:	0800909d 	.word	0x0800909d
 8008ff4:	0800909d 	.word	0x0800909d
 8008ff8:	0800909d 	.word	0x0800909d
 8008ffc:	0800909d 	.word	0x0800909d
 8009000:	0800909d 	.word	0x0800909d
 8009004:	0800909d 	.word	0x0800909d
 8009008:	0800907d 	.word	0x0800907d
 800900c:	0800909d 	.word	0x0800909d
 8009010:	0800909d 	.word	0x0800909d
 8009014:	0800909d 	.word	0x0800909d
 8009018:	0800909d 	.word	0x0800909d
 800901c:	0800909d 	.word	0x0800909d
 8009020:	0800909d 	.word	0x0800909d
 8009024:	0800909d 	.word	0x0800909d
 8009028:	08009085 	.word	0x08009085
 800902c:	0800909d 	.word	0x0800909d
 8009030:	0800909d 	.word	0x0800909d
 8009034:	0800909d 	.word	0x0800909d
 8009038:	0800909d 	.word	0x0800909d
 800903c:	0800909d 	.word	0x0800909d
 8009040:	0800909d 	.word	0x0800909d
 8009044:	0800909d 	.word	0x0800909d
 8009048:	0800908d 	.word	0x0800908d
 800904c:	0800909d 	.word	0x0800909d
 8009050:	0800909d 	.word	0x0800909d
 8009054:	0800909d 	.word	0x0800909d
 8009058:	0800909d 	.word	0x0800909d
 800905c:	0800909d 	.word	0x0800909d
 8009060:	0800909d 	.word	0x0800909d
 8009064:	0800909d 	.word	0x0800909d
 8009068:	08009095 	.word	0x08009095
 800906c:	2301      	movs	r3, #1
 800906e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009072:	e0bc      	b.n	80091ee <UART_SetConfig+0x5a6>
 8009074:	2304      	movs	r3, #4
 8009076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800907a:	e0b8      	b.n	80091ee <UART_SetConfig+0x5a6>
 800907c:	2308      	movs	r3, #8
 800907e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009082:	e0b4      	b.n	80091ee <UART_SetConfig+0x5a6>
 8009084:	2310      	movs	r3, #16
 8009086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800908a:	e0b0      	b.n	80091ee <UART_SetConfig+0x5a6>
 800908c:	2320      	movs	r3, #32
 800908e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009092:	e0ac      	b.n	80091ee <UART_SetConfig+0x5a6>
 8009094:	2340      	movs	r3, #64	@ 0x40
 8009096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800909a:	e0a8      	b.n	80091ee <UART_SetConfig+0x5a6>
 800909c:	2380      	movs	r3, #128	@ 0x80
 800909e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090a2:	e0a4      	b.n	80091ee <UART_SetConfig+0x5a6>
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a8f      	ldr	r2, [pc, #572]	@ (80092e8 <UART_SetConfig+0x6a0>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d130      	bne.n	8009110 <UART_SetConfig+0x4c8>
 80090ae:	4b8d      	ldr	r3, [pc, #564]	@ (80092e4 <UART_SetConfig+0x69c>)
 80090b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090b2:	f003 0307 	and.w	r3, r3, #7
 80090b6:	2b05      	cmp	r3, #5
 80090b8:	d826      	bhi.n	8009108 <UART_SetConfig+0x4c0>
 80090ba:	a201      	add	r2, pc, #4	@ (adr r2, 80090c0 <UART_SetConfig+0x478>)
 80090bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090c0:	080090d9 	.word	0x080090d9
 80090c4:	080090e1 	.word	0x080090e1
 80090c8:	080090e9 	.word	0x080090e9
 80090cc:	080090f1 	.word	0x080090f1
 80090d0:	080090f9 	.word	0x080090f9
 80090d4:	08009101 	.word	0x08009101
 80090d8:	2300      	movs	r3, #0
 80090da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090de:	e086      	b.n	80091ee <UART_SetConfig+0x5a6>
 80090e0:	2304      	movs	r3, #4
 80090e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090e6:	e082      	b.n	80091ee <UART_SetConfig+0x5a6>
 80090e8:	2308      	movs	r3, #8
 80090ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ee:	e07e      	b.n	80091ee <UART_SetConfig+0x5a6>
 80090f0:	2310      	movs	r3, #16
 80090f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090f6:	e07a      	b.n	80091ee <UART_SetConfig+0x5a6>
 80090f8:	2320      	movs	r3, #32
 80090fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090fe:	e076      	b.n	80091ee <UART_SetConfig+0x5a6>
 8009100:	2340      	movs	r3, #64	@ 0x40
 8009102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009106:	e072      	b.n	80091ee <UART_SetConfig+0x5a6>
 8009108:	2380      	movs	r3, #128	@ 0x80
 800910a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800910e:	e06e      	b.n	80091ee <UART_SetConfig+0x5a6>
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a75      	ldr	r2, [pc, #468]	@ (80092ec <UART_SetConfig+0x6a4>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d130      	bne.n	800917c <UART_SetConfig+0x534>
 800911a:	4b72      	ldr	r3, [pc, #456]	@ (80092e4 <UART_SetConfig+0x69c>)
 800911c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800911e:	f003 0307 	and.w	r3, r3, #7
 8009122:	2b05      	cmp	r3, #5
 8009124:	d826      	bhi.n	8009174 <UART_SetConfig+0x52c>
 8009126:	a201      	add	r2, pc, #4	@ (adr r2, 800912c <UART_SetConfig+0x4e4>)
 8009128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800912c:	08009145 	.word	0x08009145
 8009130:	0800914d 	.word	0x0800914d
 8009134:	08009155 	.word	0x08009155
 8009138:	0800915d 	.word	0x0800915d
 800913c:	08009165 	.word	0x08009165
 8009140:	0800916d 	.word	0x0800916d
 8009144:	2300      	movs	r3, #0
 8009146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914a:	e050      	b.n	80091ee <UART_SetConfig+0x5a6>
 800914c:	2304      	movs	r3, #4
 800914e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009152:	e04c      	b.n	80091ee <UART_SetConfig+0x5a6>
 8009154:	2308      	movs	r3, #8
 8009156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800915a:	e048      	b.n	80091ee <UART_SetConfig+0x5a6>
 800915c:	2310      	movs	r3, #16
 800915e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009162:	e044      	b.n	80091ee <UART_SetConfig+0x5a6>
 8009164:	2320      	movs	r3, #32
 8009166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800916a:	e040      	b.n	80091ee <UART_SetConfig+0x5a6>
 800916c:	2340      	movs	r3, #64	@ 0x40
 800916e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009172:	e03c      	b.n	80091ee <UART_SetConfig+0x5a6>
 8009174:	2380      	movs	r3, #128	@ 0x80
 8009176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800917a:	e038      	b.n	80091ee <UART_SetConfig+0x5a6>
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a5b      	ldr	r2, [pc, #364]	@ (80092f0 <UART_SetConfig+0x6a8>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d130      	bne.n	80091e8 <UART_SetConfig+0x5a0>
 8009186:	4b57      	ldr	r3, [pc, #348]	@ (80092e4 <UART_SetConfig+0x69c>)
 8009188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800918a:	f003 0307 	and.w	r3, r3, #7
 800918e:	2b05      	cmp	r3, #5
 8009190:	d826      	bhi.n	80091e0 <UART_SetConfig+0x598>
 8009192:	a201      	add	r2, pc, #4	@ (adr r2, 8009198 <UART_SetConfig+0x550>)
 8009194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009198:	080091b1 	.word	0x080091b1
 800919c:	080091b9 	.word	0x080091b9
 80091a0:	080091c1 	.word	0x080091c1
 80091a4:	080091c9 	.word	0x080091c9
 80091a8:	080091d1 	.word	0x080091d1
 80091ac:	080091d9 	.word	0x080091d9
 80091b0:	2302      	movs	r3, #2
 80091b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b6:	e01a      	b.n	80091ee <UART_SetConfig+0x5a6>
 80091b8:	2304      	movs	r3, #4
 80091ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091be:	e016      	b.n	80091ee <UART_SetConfig+0x5a6>
 80091c0:	2308      	movs	r3, #8
 80091c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091c6:	e012      	b.n	80091ee <UART_SetConfig+0x5a6>
 80091c8:	2310      	movs	r3, #16
 80091ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ce:	e00e      	b.n	80091ee <UART_SetConfig+0x5a6>
 80091d0:	2320      	movs	r3, #32
 80091d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091d6:	e00a      	b.n	80091ee <UART_SetConfig+0x5a6>
 80091d8:	2340      	movs	r3, #64	@ 0x40
 80091da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091de:	e006      	b.n	80091ee <UART_SetConfig+0x5a6>
 80091e0:	2380      	movs	r3, #128	@ 0x80
 80091e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091e6:	e002      	b.n	80091ee <UART_SetConfig+0x5a6>
 80091e8:	2380      	movs	r3, #128	@ 0x80
 80091ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4a3f      	ldr	r2, [pc, #252]	@ (80092f0 <UART_SetConfig+0x6a8>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	f040 80f8 	bne.w	80093ea <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80091fa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80091fe:	2b20      	cmp	r3, #32
 8009200:	dc46      	bgt.n	8009290 <UART_SetConfig+0x648>
 8009202:	2b02      	cmp	r3, #2
 8009204:	f2c0 8082 	blt.w	800930c <UART_SetConfig+0x6c4>
 8009208:	3b02      	subs	r3, #2
 800920a:	2b1e      	cmp	r3, #30
 800920c:	d87e      	bhi.n	800930c <UART_SetConfig+0x6c4>
 800920e:	a201      	add	r2, pc, #4	@ (adr r2, 8009214 <UART_SetConfig+0x5cc>)
 8009210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009214:	08009297 	.word	0x08009297
 8009218:	0800930d 	.word	0x0800930d
 800921c:	0800929f 	.word	0x0800929f
 8009220:	0800930d 	.word	0x0800930d
 8009224:	0800930d 	.word	0x0800930d
 8009228:	0800930d 	.word	0x0800930d
 800922c:	080092af 	.word	0x080092af
 8009230:	0800930d 	.word	0x0800930d
 8009234:	0800930d 	.word	0x0800930d
 8009238:	0800930d 	.word	0x0800930d
 800923c:	0800930d 	.word	0x0800930d
 8009240:	0800930d 	.word	0x0800930d
 8009244:	0800930d 	.word	0x0800930d
 8009248:	0800930d 	.word	0x0800930d
 800924c:	080092bf 	.word	0x080092bf
 8009250:	0800930d 	.word	0x0800930d
 8009254:	0800930d 	.word	0x0800930d
 8009258:	0800930d 	.word	0x0800930d
 800925c:	0800930d 	.word	0x0800930d
 8009260:	0800930d 	.word	0x0800930d
 8009264:	0800930d 	.word	0x0800930d
 8009268:	0800930d 	.word	0x0800930d
 800926c:	0800930d 	.word	0x0800930d
 8009270:	0800930d 	.word	0x0800930d
 8009274:	0800930d 	.word	0x0800930d
 8009278:	0800930d 	.word	0x0800930d
 800927c:	0800930d 	.word	0x0800930d
 8009280:	0800930d 	.word	0x0800930d
 8009284:	0800930d 	.word	0x0800930d
 8009288:	0800930d 	.word	0x0800930d
 800928c:	080092ff 	.word	0x080092ff
 8009290:	2b40      	cmp	r3, #64	@ 0x40
 8009292:	d037      	beq.n	8009304 <UART_SetConfig+0x6bc>
 8009294:	e03a      	b.n	800930c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009296:	f7fe fb8b 	bl	80079b0 <HAL_RCCEx_GetD3PCLK1Freq>
 800929a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800929c:	e03c      	b.n	8009318 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800929e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7fe fb9a 	bl	80079dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80092a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092ac:	e034      	b.n	8009318 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092ae:	f107 0318 	add.w	r3, r7, #24
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7fe fce6 	bl	8007c84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092bc:	e02c      	b.n	8009318 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80092be:	4b09      	ldr	r3, [pc, #36]	@ (80092e4 <UART_SetConfig+0x69c>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f003 0320 	and.w	r3, r3, #32
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d016      	beq.n	80092f8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80092ca:	4b06      	ldr	r3, [pc, #24]	@ (80092e4 <UART_SetConfig+0x69c>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	08db      	lsrs	r3, r3, #3
 80092d0:	f003 0303 	and.w	r3, r3, #3
 80092d4:	4a07      	ldr	r2, [pc, #28]	@ (80092f4 <UART_SetConfig+0x6ac>)
 80092d6:	fa22 f303 	lsr.w	r3, r2, r3
 80092da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80092dc:	e01c      	b.n	8009318 <UART_SetConfig+0x6d0>
 80092de:	bf00      	nop
 80092e0:	40011400 	.word	0x40011400
 80092e4:	58024400 	.word	0x58024400
 80092e8:	40007800 	.word	0x40007800
 80092ec:	40007c00 	.word	0x40007c00
 80092f0:	58000c00 	.word	0x58000c00
 80092f4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80092f8:	4b9d      	ldr	r3, [pc, #628]	@ (8009570 <UART_SetConfig+0x928>)
 80092fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092fc:	e00c      	b.n	8009318 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80092fe:	4b9d      	ldr	r3, [pc, #628]	@ (8009574 <UART_SetConfig+0x92c>)
 8009300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009302:	e009      	b.n	8009318 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009304:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009308:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800930a:	e005      	b.n	8009318 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800930c:	2300      	movs	r3, #0
 800930e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009310:	2301      	movs	r3, #1
 8009312:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009316:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800931a:	2b00      	cmp	r3, #0
 800931c:	f000 81de 	beq.w	80096dc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009324:	4a94      	ldr	r2, [pc, #592]	@ (8009578 <UART_SetConfig+0x930>)
 8009326:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800932a:	461a      	mov	r2, r3
 800932c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800932e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009332:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	685a      	ldr	r2, [r3, #4]
 8009338:	4613      	mov	r3, r2
 800933a:	005b      	lsls	r3, r3, #1
 800933c:	4413      	add	r3, r2
 800933e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009340:	429a      	cmp	r2, r3
 8009342:	d305      	bcc.n	8009350 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800934a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800934c:	429a      	cmp	r2, r3
 800934e:	d903      	bls.n	8009358 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009350:	2301      	movs	r3, #1
 8009352:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009356:	e1c1      	b.n	80096dc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800935a:	2200      	movs	r2, #0
 800935c:	60bb      	str	r3, [r7, #8]
 800935e:	60fa      	str	r2, [r7, #12]
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009364:	4a84      	ldr	r2, [pc, #528]	@ (8009578 <UART_SetConfig+0x930>)
 8009366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800936a:	b29b      	uxth	r3, r3
 800936c:	2200      	movs	r2, #0
 800936e:	603b      	str	r3, [r7, #0]
 8009370:	607a      	str	r2, [r7, #4]
 8009372:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009376:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800937a:	f7f7 f9c5 	bl	8000708 <__aeabi_uldivmod>
 800937e:	4602      	mov	r2, r0
 8009380:	460b      	mov	r3, r1
 8009382:	4610      	mov	r0, r2
 8009384:	4619      	mov	r1, r3
 8009386:	f04f 0200 	mov.w	r2, #0
 800938a:	f04f 0300 	mov.w	r3, #0
 800938e:	020b      	lsls	r3, r1, #8
 8009390:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009394:	0202      	lsls	r2, r0, #8
 8009396:	6979      	ldr	r1, [r7, #20]
 8009398:	6849      	ldr	r1, [r1, #4]
 800939a:	0849      	lsrs	r1, r1, #1
 800939c:	2000      	movs	r0, #0
 800939e:	460c      	mov	r4, r1
 80093a0:	4605      	mov	r5, r0
 80093a2:	eb12 0804 	adds.w	r8, r2, r4
 80093a6:	eb43 0905 	adc.w	r9, r3, r5
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	2200      	movs	r2, #0
 80093b0:	469a      	mov	sl, r3
 80093b2:	4693      	mov	fp, r2
 80093b4:	4652      	mov	r2, sl
 80093b6:	465b      	mov	r3, fp
 80093b8:	4640      	mov	r0, r8
 80093ba:	4649      	mov	r1, r9
 80093bc:	f7f7 f9a4 	bl	8000708 <__aeabi_uldivmod>
 80093c0:	4602      	mov	r2, r0
 80093c2:	460b      	mov	r3, r1
 80093c4:	4613      	mov	r3, r2
 80093c6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80093c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093ce:	d308      	bcc.n	80093e2 <UART_SetConfig+0x79a>
 80093d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093d6:	d204      	bcs.n	80093e2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093de:	60da      	str	r2, [r3, #12]
 80093e0:	e17c      	b.n	80096dc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80093e2:	2301      	movs	r3, #1
 80093e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80093e8:	e178      	b.n	80096dc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	69db      	ldr	r3, [r3, #28]
 80093ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093f2:	f040 80c5 	bne.w	8009580 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80093f6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80093fa:	2b20      	cmp	r3, #32
 80093fc:	dc48      	bgt.n	8009490 <UART_SetConfig+0x848>
 80093fe:	2b00      	cmp	r3, #0
 8009400:	db7b      	blt.n	80094fa <UART_SetConfig+0x8b2>
 8009402:	2b20      	cmp	r3, #32
 8009404:	d879      	bhi.n	80094fa <UART_SetConfig+0x8b2>
 8009406:	a201      	add	r2, pc, #4	@ (adr r2, 800940c <UART_SetConfig+0x7c4>)
 8009408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800940c:	08009497 	.word	0x08009497
 8009410:	0800949f 	.word	0x0800949f
 8009414:	080094fb 	.word	0x080094fb
 8009418:	080094fb 	.word	0x080094fb
 800941c:	080094a7 	.word	0x080094a7
 8009420:	080094fb 	.word	0x080094fb
 8009424:	080094fb 	.word	0x080094fb
 8009428:	080094fb 	.word	0x080094fb
 800942c:	080094b7 	.word	0x080094b7
 8009430:	080094fb 	.word	0x080094fb
 8009434:	080094fb 	.word	0x080094fb
 8009438:	080094fb 	.word	0x080094fb
 800943c:	080094fb 	.word	0x080094fb
 8009440:	080094fb 	.word	0x080094fb
 8009444:	080094fb 	.word	0x080094fb
 8009448:	080094fb 	.word	0x080094fb
 800944c:	080094c7 	.word	0x080094c7
 8009450:	080094fb 	.word	0x080094fb
 8009454:	080094fb 	.word	0x080094fb
 8009458:	080094fb 	.word	0x080094fb
 800945c:	080094fb 	.word	0x080094fb
 8009460:	080094fb 	.word	0x080094fb
 8009464:	080094fb 	.word	0x080094fb
 8009468:	080094fb 	.word	0x080094fb
 800946c:	080094fb 	.word	0x080094fb
 8009470:	080094fb 	.word	0x080094fb
 8009474:	080094fb 	.word	0x080094fb
 8009478:	080094fb 	.word	0x080094fb
 800947c:	080094fb 	.word	0x080094fb
 8009480:	080094fb 	.word	0x080094fb
 8009484:	080094fb 	.word	0x080094fb
 8009488:	080094fb 	.word	0x080094fb
 800948c:	080094ed 	.word	0x080094ed
 8009490:	2b40      	cmp	r3, #64	@ 0x40
 8009492:	d02e      	beq.n	80094f2 <UART_SetConfig+0x8aa>
 8009494:	e031      	b.n	80094fa <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009496:	f7fd f855 	bl	8006544 <HAL_RCC_GetPCLK1Freq>
 800949a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800949c:	e033      	b.n	8009506 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800949e:	f7fd f867 	bl	8006570 <HAL_RCC_GetPCLK2Freq>
 80094a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80094a4:	e02f      	b.n	8009506 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094aa:	4618      	mov	r0, r3
 80094ac:	f7fe fa96 	bl	80079dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80094b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094b4:	e027      	b.n	8009506 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094b6:	f107 0318 	add.w	r3, r7, #24
 80094ba:	4618      	mov	r0, r3
 80094bc:	f7fe fbe2 	bl	8007c84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094c4:	e01f      	b.n	8009506 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094c6:	4b2d      	ldr	r3, [pc, #180]	@ (800957c <UART_SetConfig+0x934>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 0320 	and.w	r3, r3, #32
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d009      	beq.n	80094e6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80094d2:	4b2a      	ldr	r3, [pc, #168]	@ (800957c <UART_SetConfig+0x934>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	08db      	lsrs	r3, r3, #3
 80094d8:	f003 0303 	and.w	r3, r3, #3
 80094dc:	4a24      	ldr	r2, [pc, #144]	@ (8009570 <UART_SetConfig+0x928>)
 80094de:	fa22 f303 	lsr.w	r3, r2, r3
 80094e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80094e4:	e00f      	b.n	8009506 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80094e6:	4b22      	ldr	r3, [pc, #136]	@ (8009570 <UART_SetConfig+0x928>)
 80094e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094ea:	e00c      	b.n	8009506 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80094ec:	4b21      	ldr	r3, [pc, #132]	@ (8009574 <UART_SetConfig+0x92c>)
 80094ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094f0:	e009      	b.n	8009506 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094f8:	e005      	b.n	8009506 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80094fa:	2300      	movs	r3, #0
 80094fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80094fe:	2301      	movs	r3, #1
 8009500:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009504:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009508:	2b00      	cmp	r3, #0
 800950a:	f000 80e7 	beq.w	80096dc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009512:	4a19      	ldr	r2, [pc, #100]	@ (8009578 <UART_SetConfig+0x930>)
 8009514:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009518:	461a      	mov	r2, r3
 800951a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800951c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009520:	005a      	lsls	r2, r3, #1
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	085b      	lsrs	r3, r3, #1
 8009528:	441a      	add	r2, r3
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009532:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009536:	2b0f      	cmp	r3, #15
 8009538:	d916      	bls.n	8009568 <UART_SetConfig+0x920>
 800953a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800953c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009540:	d212      	bcs.n	8009568 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009544:	b29b      	uxth	r3, r3
 8009546:	f023 030f 	bic.w	r3, r3, #15
 800954a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800954c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800954e:	085b      	lsrs	r3, r3, #1
 8009550:	b29b      	uxth	r3, r3
 8009552:	f003 0307 	and.w	r3, r3, #7
 8009556:	b29a      	uxth	r2, r3
 8009558:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800955a:	4313      	orrs	r3, r2
 800955c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009564:	60da      	str	r2, [r3, #12]
 8009566:	e0b9      	b.n	80096dc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009568:	2301      	movs	r3, #1
 800956a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800956e:	e0b5      	b.n	80096dc <UART_SetConfig+0xa94>
 8009570:	03d09000 	.word	0x03d09000
 8009574:	003d0900 	.word	0x003d0900
 8009578:	0800f1b0 	.word	0x0800f1b0
 800957c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009580:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009584:	2b20      	cmp	r3, #32
 8009586:	dc49      	bgt.n	800961c <UART_SetConfig+0x9d4>
 8009588:	2b00      	cmp	r3, #0
 800958a:	db7c      	blt.n	8009686 <UART_SetConfig+0xa3e>
 800958c:	2b20      	cmp	r3, #32
 800958e:	d87a      	bhi.n	8009686 <UART_SetConfig+0xa3e>
 8009590:	a201      	add	r2, pc, #4	@ (adr r2, 8009598 <UART_SetConfig+0x950>)
 8009592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009596:	bf00      	nop
 8009598:	08009623 	.word	0x08009623
 800959c:	0800962b 	.word	0x0800962b
 80095a0:	08009687 	.word	0x08009687
 80095a4:	08009687 	.word	0x08009687
 80095a8:	08009633 	.word	0x08009633
 80095ac:	08009687 	.word	0x08009687
 80095b0:	08009687 	.word	0x08009687
 80095b4:	08009687 	.word	0x08009687
 80095b8:	08009643 	.word	0x08009643
 80095bc:	08009687 	.word	0x08009687
 80095c0:	08009687 	.word	0x08009687
 80095c4:	08009687 	.word	0x08009687
 80095c8:	08009687 	.word	0x08009687
 80095cc:	08009687 	.word	0x08009687
 80095d0:	08009687 	.word	0x08009687
 80095d4:	08009687 	.word	0x08009687
 80095d8:	08009653 	.word	0x08009653
 80095dc:	08009687 	.word	0x08009687
 80095e0:	08009687 	.word	0x08009687
 80095e4:	08009687 	.word	0x08009687
 80095e8:	08009687 	.word	0x08009687
 80095ec:	08009687 	.word	0x08009687
 80095f0:	08009687 	.word	0x08009687
 80095f4:	08009687 	.word	0x08009687
 80095f8:	08009687 	.word	0x08009687
 80095fc:	08009687 	.word	0x08009687
 8009600:	08009687 	.word	0x08009687
 8009604:	08009687 	.word	0x08009687
 8009608:	08009687 	.word	0x08009687
 800960c:	08009687 	.word	0x08009687
 8009610:	08009687 	.word	0x08009687
 8009614:	08009687 	.word	0x08009687
 8009618:	08009679 	.word	0x08009679
 800961c:	2b40      	cmp	r3, #64	@ 0x40
 800961e:	d02e      	beq.n	800967e <UART_SetConfig+0xa36>
 8009620:	e031      	b.n	8009686 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009622:	f7fc ff8f 	bl	8006544 <HAL_RCC_GetPCLK1Freq>
 8009626:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009628:	e033      	b.n	8009692 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800962a:	f7fc ffa1 	bl	8006570 <HAL_RCC_GetPCLK2Freq>
 800962e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009630:	e02f      	b.n	8009692 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009636:	4618      	mov	r0, r3
 8009638:	f7fe f9d0 	bl	80079dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800963c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800963e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009640:	e027      	b.n	8009692 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009642:	f107 0318 	add.w	r3, r7, #24
 8009646:	4618      	mov	r0, r3
 8009648:	f7fe fb1c 	bl	8007c84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800964c:	69fb      	ldr	r3, [r7, #28]
 800964e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009650:	e01f      	b.n	8009692 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009652:	4b2d      	ldr	r3, [pc, #180]	@ (8009708 <UART_SetConfig+0xac0>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f003 0320 	and.w	r3, r3, #32
 800965a:	2b00      	cmp	r3, #0
 800965c:	d009      	beq.n	8009672 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800965e:	4b2a      	ldr	r3, [pc, #168]	@ (8009708 <UART_SetConfig+0xac0>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	08db      	lsrs	r3, r3, #3
 8009664:	f003 0303 	and.w	r3, r3, #3
 8009668:	4a28      	ldr	r2, [pc, #160]	@ (800970c <UART_SetConfig+0xac4>)
 800966a:	fa22 f303 	lsr.w	r3, r2, r3
 800966e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009670:	e00f      	b.n	8009692 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009672:	4b26      	ldr	r3, [pc, #152]	@ (800970c <UART_SetConfig+0xac4>)
 8009674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009676:	e00c      	b.n	8009692 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009678:	4b25      	ldr	r3, [pc, #148]	@ (8009710 <UART_SetConfig+0xac8>)
 800967a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800967c:	e009      	b.n	8009692 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800967e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009682:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009684:	e005      	b.n	8009692 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009686:	2300      	movs	r3, #0
 8009688:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009690:	bf00      	nop
    }

    if (pclk != 0U)
 8009692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009694:	2b00      	cmp	r3, #0
 8009696:	d021      	beq.n	80096dc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009698:	697b      	ldr	r3, [r7, #20]
 800969a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800969c:	4a1d      	ldr	r2, [pc, #116]	@ (8009714 <UART_SetConfig+0xacc>)
 800969e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096a2:	461a      	mov	r2, r3
 80096a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	685b      	ldr	r3, [r3, #4]
 80096ae:	085b      	lsrs	r3, r3, #1
 80096b0:	441a      	add	r2, r3
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80096ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096be:	2b0f      	cmp	r3, #15
 80096c0:	d909      	bls.n	80096d6 <UART_SetConfig+0xa8e>
 80096c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096c8:	d205      	bcs.n	80096d6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80096ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096cc:	b29a      	uxth	r2, r3
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	60da      	str	r2, [r3, #12]
 80096d4:	e002      	b.n	80096dc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	2201      	movs	r2, #1
 80096e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	2201      	movs	r2, #1
 80096e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	2200      	movs	r2, #0
 80096f0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	2200      	movs	r2, #0
 80096f6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80096f8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3748      	adds	r7, #72	@ 0x48
 8009700:	46bd      	mov	sp, r7
 8009702:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009706:	bf00      	nop
 8009708:	58024400 	.word	0x58024400
 800970c:	03d09000 	.word	0x03d09000
 8009710:	003d0900 	.word	0x003d0900
 8009714:	0800f1b0 	.word	0x0800f1b0

08009718 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009724:	f003 0308 	and.w	r3, r3, #8
 8009728:	2b00      	cmp	r3, #0
 800972a:	d00a      	beq.n	8009742 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	430a      	orrs	r2, r1
 8009740:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009746:	f003 0301 	and.w	r3, r3, #1
 800974a:	2b00      	cmp	r3, #0
 800974c:	d00a      	beq.n	8009764 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	430a      	orrs	r2, r1
 8009762:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009768:	f003 0302 	and.w	r3, r3, #2
 800976c:	2b00      	cmp	r3, #0
 800976e:	d00a      	beq.n	8009786 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	430a      	orrs	r2, r1
 8009784:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800978a:	f003 0304 	and.w	r3, r3, #4
 800978e:	2b00      	cmp	r3, #0
 8009790:	d00a      	beq.n	80097a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	430a      	orrs	r2, r1
 80097a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ac:	f003 0310 	and.w	r3, r3, #16
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d00a      	beq.n	80097ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	430a      	orrs	r2, r1
 80097c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ce:	f003 0320 	and.w	r3, r3, #32
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d00a      	beq.n	80097ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	689b      	ldr	r3, [r3, #8]
 80097dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	430a      	orrs	r2, r1
 80097ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d01a      	beq.n	800982e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	430a      	orrs	r2, r1
 800980c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009812:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009816:	d10a      	bne.n	800982e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	430a      	orrs	r2, r1
 800982c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00a      	beq.n	8009850 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	685b      	ldr	r3, [r3, #4]
 8009840:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	430a      	orrs	r2, r1
 800984e:	605a      	str	r2, [r3, #4]
  }
}
 8009850:	bf00      	nop
 8009852:	370c      	adds	r7, #12
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr

0800985c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b098      	sub	sp, #96	@ 0x60
 8009860:	af02      	add	r7, sp, #8
 8009862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800986c:	f7f8 fc92 	bl	8002194 <HAL_GetTick>
 8009870:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f003 0308 	and.w	r3, r3, #8
 800987c:	2b08      	cmp	r3, #8
 800987e:	d12f      	bne.n	80098e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009880:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009884:	9300      	str	r3, [sp, #0]
 8009886:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009888:	2200      	movs	r2, #0
 800988a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 f88e 	bl	80099b0 <UART_WaitOnFlagUntilTimeout>
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d022      	beq.n	80098e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098a2:	e853 3f00 	ldrex	r3, [r3]
 80098a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80098a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	461a      	mov	r2, r3
 80098b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80098b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80098ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80098be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80098c0:	e841 2300 	strex	r3, r2, [r1]
 80098c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80098c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d1e6      	bne.n	800989a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2220      	movs	r2, #32
 80098d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098dc:	2303      	movs	r3, #3
 80098de:	e063      	b.n	80099a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f003 0304 	and.w	r3, r3, #4
 80098ea:	2b04      	cmp	r3, #4
 80098ec:	d149      	bne.n	8009982 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098f2:	9300      	str	r3, [sp, #0]
 80098f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098f6:	2200      	movs	r2, #0
 80098f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 f857 	bl	80099b0 <UART_WaitOnFlagUntilTimeout>
 8009902:	4603      	mov	r3, r0
 8009904:	2b00      	cmp	r3, #0
 8009906:	d03c      	beq.n	8009982 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800990e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009910:	e853 3f00 	ldrex	r3, [r3]
 8009914:	623b      	str	r3, [r7, #32]
   return(result);
 8009916:	6a3b      	ldr	r3, [r7, #32]
 8009918:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800991c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	461a      	mov	r2, r3
 8009924:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009926:	633b      	str	r3, [r7, #48]	@ 0x30
 8009928:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800992c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800992e:	e841 2300 	strex	r3, r2, [r1]
 8009932:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009936:	2b00      	cmp	r3, #0
 8009938:	d1e6      	bne.n	8009908 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	3308      	adds	r3, #8
 8009940:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	e853 3f00 	ldrex	r3, [r3]
 8009948:	60fb      	str	r3, [r7, #12]
   return(result);
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	f023 0301 	bic.w	r3, r3, #1
 8009950:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	3308      	adds	r3, #8
 8009958:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800995a:	61fa      	str	r2, [r7, #28]
 800995c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800995e:	69b9      	ldr	r1, [r7, #24]
 8009960:	69fa      	ldr	r2, [r7, #28]
 8009962:	e841 2300 	strex	r3, r2, [r1]
 8009966:	617b      	str	r3, [r7, #20]
   return(result);
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d1e5      	bne.n	800993a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2220      	movs	r2, #32
 8009972:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2200      	movs	r2, #0
 800997a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800997e:	2303      	movs	r3, #3
 8009980:	e012      	b.n	80099a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2220      	movs	r2, #32
 8009986:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2220      	movs	r2, #32
 800998e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2200      	movs	r2, #0
 8009996:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2200      	movs	r2, #0
 800999c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2200      	movs	r2, #0
 80099a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3758      	adds	r7, #88	@ 0x58
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	60b9      	str	r1, [r7, #8]
 80099ba:	603b      	str	r3, [r7, #0]
 80099bc:	4613      	mov	r3, r2
 80099be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099c0:	e04f      	b.n	8009a62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099c2:	69bb      	ldr	r3, [r7, #24]
 80099c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099c8:	d04b      	beq.n	8009a62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099ca:	f7f8 fbe3 	bl	8002194 <HAL_GetTick>
 80099ce:	4602      	mov	r2, r0
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	69ba      	ldr	r2, [r7, #24]
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d302      	bcc.n	80099e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d101      	bne.n	80099e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80099e0:	2303      	movs	r3, #3
 80099e2:	e04e      	b.n	8009a82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f003 0304 	and.w	r3, r3, #4
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d037      	beq.n	8009a62 <UART_WaitOnFlagUntilTimeout+0xb2>
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	2b80      	cmp	r3, #128	@ 0x80
 80099f6:	d034      	beq.n	8009a62 <UART_WaitOnFlagUntilTimeout+0xb2>
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	2b40      	cmp	r3, #64	@ 0x40
 80099fc:	d031      	beq.n	8009a62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	69db      	ldr	r3, [r3, #28]
 8009a04:	f003 0308 	and.w	r3, r3, #8
 8009a08:	2b08      	cmp	r3, #8
 8009a0a:	d110      	bne.n	8009a2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	2208      	movs	r2, #8
 8009a12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a14:	68f8      	ldr	r0, [r7, #12]
 8009a16:	f000 f921 	bl	8009c5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2208      	movs	r2, #8
 8009a1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	2200      	movs	r2, #0
 8009a26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e029      	b.n	8009a82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	69db      	ldr	r3, [r3, #28]
 8009a34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a3c:	d111      	bne.n	8009a62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009a46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f000 f907 	bl	8009c5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2220      	movs	r2, #32
 8009a52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009a5e:	2303      	movs	r3, #3
 8009a60:	e00f      	b.n	8009a82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	69da      	ldr	r2, [r3, #28]
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	4013      	ands	r3, r2
 8009a6c:	68ba      	ldr	r2, [r7, #8]
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	bf0c      	ite	eq
 8009a72:	2301      	moveq	r3, #1
 8009a74:	2300      	movne	r3, #0
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	461a      	mov	r2, r3
 8009a7a:	79fb      	ldrb	r3, [r7, #7]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d0a0      	beq.n	80099c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3710      	adds	r7, #16
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
	...

08009a8c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b096      	sub	sp, #88	@ 0x58
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	60f8      	str	r0, [r7, #12]
 8009a94:	60b9      	str	r1, [r7, #8]
 8009a96:	4613      	mov	r3, r2
 8009a98:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	68ba      	ldr	r2, [r7, #8]
 8009a9e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	88fa      	ldrh	r2, [r7, #6]
 8009aa4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2222      	movs	r2, #34	@ 0x22
 8009ab4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d02d      	beq.n	8009b1e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ac8:	4a40      	ldr	r2, [pc, #256]	@ (8009bcc <UART_Start_Receive_DMA+0x140>)
 8009aca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ad2:	4a3f      	ldr	r2, [pc, #252]	@ (8009bd0 <UART_Start_Receive_DMA+0x144>)
 8009ad4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009adc:	4a3d      	ldr	r2, [pc, #244]	@ (8009bd4 <UART_Start_Receive_DMA+0x148>)
 8009ade:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	3324      	adds	r3, #36	@ 0x24
 8009af6:	4619      	mov	r1, r3
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009afc:	461a      	mov	r2, r3
 8009afe:	88fb      	ldrh	r3, [r7, #6]
 8009b00:	f7f9 f868 	bl	8002bd4 <HAL_DMA_Start_IT>
 8009b04:	4603      	mov	r3, r0
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d009      	beq.n	8009b1e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2210      	movs	r2, #16
 8009b0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2220      	movs	r2, #32
 8009b16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	e051      	b.n	8009bc2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	691b      	ldr	r3, [r3, #16]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d018      	beq.n	8009b58 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b2e:	e853 3f00 	ldrex	r3, [r3]
 8009b32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	461a      	mov	r2, r3
 8009b42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b46:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b48:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b4c:	e841 2300 	strex	r3, r2, [r1]
 8009b50:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009b52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d1e6      	bne.n	8009b26 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	3308      	adds	r3, #8
 8009b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b62:	e853 3f00 	ldrex	r3, [r3]
 8009b66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6a:	f043 0301 	orr.w	r3, r3, #1
 8009b6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	3308      	adds	r3, #8
 8009b76:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009b78:	637a      	str	r2, [r7, #52]	@ 0x34
 8009b7a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b7c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b80:	e841 2300 	strex	r3, r2, [r1]
 8009b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1e5      	bne.n	8009b58 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	3308      	adds	r3, #8
 8009b92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	e853 3f00 	ldrex	r3, [r3]
 8009b9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009b9c:	693b      	ldr	r3, [r7, #16]
 8009b9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	3308      	adds	r3, #8
 8009baa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009bac:	623a      	str	r2, [r7, #32]
 8009bae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb0:	69f9      	ldr	r1, [r7, #28]
 8009bb2:	6a3a      	ldr	r2, [r7, #32]
 8009bb4:	e841 2300 	strex	r3, r2, [r1]
 8009bb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8009bba:	69bb      	ldr	r3, [r7, #24]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d1e5      	bne.n	8009b8c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009bc0:	2300      	movs	r3, #0
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3758      	adds	r7, #88	@ 0x58
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	08009d29 	.word	0x08009d29
 8009bd0:	08009e51 	.word	0x08009e51
 8009bd4:	08009e8f 	.word	0x08009e8f

08009bd8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b08f      	sub	sp, #60	@ 0x3c
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be6:	6a3b      	ldr	r3, [r7, #32]
 8009be8:	e853 3f00 	ldrex	r3, [r3]
 8009bec:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bee:	69fb      	ldr	r3, [r7, #28]
 8009bf0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009bf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c00:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c06:	e841 2300 	strex	r3, r2, [r1]
 8009c0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d1e6      	bne.n	8009be0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	3308      	adds	r3, #8
 8009c18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	e853 3f00 	ldrex	r3, [r3]
 8009c20:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009c28:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	3308      	adds	r3, #8
 8009c30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c32:	61ba      	str	r2, [r7, #24]
 8009c34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c36:	6979      	ldr	r1, [r7, #20]
 8009c38:	69ba      	ldr	r2, [r7, #24]
 8009c3a:	e841 2300 	strex	r3, r2, [r1]
 8009c3e:	613b      	str	r3, [r7, #16]
   return(result);
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d1e5      	bne.n	8009c12 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2220      	movs	r2, #32
 8009c4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009c4e:	bf00      	nop
 8009c50:	373c      	adds	r7, #60	@ 0x3c
 8009c52:	46bd      	mov	sp, r7
 8009c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c58:	4770      	bx	lr
	...

08009c5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b095      	sub	sp, #84	@ 0x54
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c6c:	e853 3f00 	ldrex	r3, [r3]
 8009c70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	461a      	mov	r2, r3
 8009c80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c82:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c84:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c8a:	e841 2300 	strex	r3, r2, [r1]
 8009c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d1e6      	bne.n	8009c64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	3308      	adds	r3, #8
 8009c9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9e:	6a3b      	ldr	r3, [r7, #32]
 8009ca0:	e853 3f00 	ldrex	r3, [r3]
 8009ca4:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ca6:	69fa      	ldr	r2, [r7, #28]
 8009ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8009d24 <UART_EndRxTransfer+0xc8>)
 8009caa:	4013      	ands	r3, r2
 8009cac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	3308      	adds	r3, #8
 8009cb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009cb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009cbe:	e841 2300 	strex	r3, r2, [r1]
 8009cc2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d1e5      	bne.n	8009c96 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cce:	2b01      	cmp	r3, #1
 8009cd0:	d118      	bne.n	8009d04 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	e853 3f00 	ldrex	r3, [r3]
 8009cde:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	f023 0310 	bic.w	r3, r3, #16
 8009ce6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	461a      	mov	r2, r3
 8009cee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cf0:	61bb      	str	r3, [r7, #24]
 8009cf2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf4:	6979      	ldr	r1, [r7, #20]
 8009cf6:	69ba      	ldr	r2, [r7, #24]
 8009cf8:	e841 2300 	strex	r3, r2, [r1]
 8009cfc:	613b      	str	r3, [r7, #16]
   return(result);
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d1e6      	bne.n	8009cd2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2220      	movs	r2, #32
 8009d08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2200      	movs	r2, #0
 8009d16:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009d18:	bf00      	nop
 8009d1a:	3754      	adds	r7, #84	@ 0x54
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d22:	4770      	bx	lr
 8009d24:	effffffe 	.word	0xeffffffe

08009d28 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b09c      	sub	sp, #112	@ 0x70
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d34:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	69db      	ldr	r3, [r3, #28]
 8009d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d3e:	d071      	beq.n	8009e24 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009d40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d42:	2200      	movs	r2, #0
 8009d44:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d50:	e853 3f00 	ldrex	r3, [r3]
 8009d54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	461a      	mov	r2, r3
 8009d64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d66:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d68:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d6e:	e841 2300 	strex	r3, r2, [r1]
 8009d72:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d1e6      	bne.n	8009d48 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	3308      	adds	r3, #8
 8009d80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d84:	e853 3f00 	ldrex	r3, [r3]
 8009d88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d8c:	f023 0301 	bic.w	r3, r3, #1
 8009d90:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	3308      	adds	r3, #8
 8009d98:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009d9a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009d9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009da0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009da2:	e841 2300 	strex	r3, r2, [r1]
 8009da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009da8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d1e5      	bne.n	8009d7a <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	3308      	adds	r3, #8
 8009db4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db8:	e853 3f00 	ldrex	r3, [r3]
 8009dbc:	623b      	str	r3, [r7, #32]
   return(result);
 8009dbe:	6a3b      	ldr	r3, [r7, #32]
 8009dc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dc4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009dc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	3308      	adds	r3, #8
 8009dcc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009dce:	633a      	str	r2, [r7, #48]	@ 0x30
 8009dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009dd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dd6:	e841 2300 	strex	r3, r2, [r1]
 8009dda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d1e5      	bne.n	8009dae <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009de4:	2220      	movs	r2, #32
 8009de6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dee:	2b01      	cmp	r3, #1
 8009df0:	d118      	bne.n	8009e24 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	e853 3f00 	ldrex	r3, [r3]
 8009dfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f023 0310 	bic.w	r3, r3, #16
 8009e06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e10:	61fb      	str	r3, [r7, #28]
 8009e12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e14:	69b9      	ldr	r1, [r7, #24]
 8009e16:	69fa      	ldr	r2, [r7, #28]
 8009e18:	e841 2300 	strex	r3, r2, [r1]
 8009e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d1e6      	bne.n	8009df2 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e26:	2200      	movs	r2, #0
 8009e28:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d107      	bne.n	8009e42 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e38:	4619      	mov	r1, r3
 8009e3a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e3c:	f7fe fef8 	bl	8008c30 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e40:	e002      	b.n	8009e48 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009e42:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e44:	f7fe fed6 	bl	8008bf4 <HAL_UART_RxCpltCallback>
}
 8009e48:	bf00      	nop
 8009e4a:	3770      	adds	r7, #112	@ 0x70
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}

08009e50 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b084      	sub	sp, #16
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e5c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2201      	movs	r2, #1
 8009e62:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	d109      	bne.n	8009e80 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e72:	085b      	lsrs	r3, r3, #1
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	4619      	mov	r1, r3
 8009e78:	68f8      	ldr	r0, [r7, #12]
 8009e7a:	f7fe fed9 	bl	8008c30 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e7e:	e002      	b.n	8009e86 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f7fe fec1 	bl	8008c08 <HAL_UART_RxHalfCpltCallback>
}
 8009e86:	bf00      	nop
 8009e88:	3710      	adds	r7, #16
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}

08009e8e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e8e:	b580      	push	{r7, lr}
 8009e90:	b086      	sub	sp, #24
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e9a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ea2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009eaa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eb6:	2b80      	cmp	r3, #128	@ 0x80
 8009eb8:	d109      	bne.n	8009ece <UART_DMAError+0x40>
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	2b21      	cmp	r3, #33	@ 0x21
 8009ebe:	d106      	bne.n	8009ece <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009ec8:	6978      	ldr	r0, [r7, #20]
 8009eca:	f7ff fe85 	bl	8009bd8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	689b      	ldr	r3, [r3, #8]
 8009ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ed8:	2b40      	cmp	r3, #64	@ 0x40
 8009eda:	d109      	bne.n	8009ef0 <UART_DMAError+0x62>
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	2b22      	cmp	r3, #34	@ 0x22
 8009ee0:	d106      	bne.n	8009ef0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009eea:	6978      	ldr	r0, [r7, #20]
 8009eec:	f7ff feb6 	bl	8009c5c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ef6:	f043 0210 	orr.w	r2, r3, #16
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f00:	6978      	ldr	r0, [r7, #20]
 8009f02:	f7fe fe8b 	bl	8008c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f06:	bf00      	nop
 8009f08:	3718      	adds	r7, #24
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}

08009f0e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f0e:	b580      	push	{r7, lr}
 8009f10:	b084      	sub	sp, #16
 8009f12:	af00      	add	r7, sp, #0
 8009f14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f1a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f24:	68f8      	ldr	r0, [r7, #12]
 8009f26:	f7fe fe79 	bl	8008c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f2a:	bf00      	nop
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f32:	b580      	push	{r7, lr}
 8009f34:	b088      	sub	sp, #32
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	e853 3f00 	ldrex	r3, [r3]
 8009f46:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f4e:	61fb      	str	r3, [r7, #28]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	461a      	mov	r2, r3
 8009f56:	69fb      	ldr	r3, [r7, #28]
 8009f58:	61bb      	str	r3, [r7, #24]
 8009f5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f5c:	6979      	ldr	r1, [r7, #20]
 8009f5e:	69ba      	ldr	r2, [r7, #24]
 8009f60:	e841 2300 	strex	r3, r2, [r1]
 8009f64:	613b      	str	r3, [r7, #16]
   return(result);
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d1e6      	bne.n	8009f3a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2220      	movs	r2, #32
 8009f70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2200      	movs	r2, #0
 8009f78:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f7f7 fa53 	bl	8001426 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f80:	bf00      	nop
 8009f82:	3720      	adds	r7, #32
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b083      	sub	sp, #12
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b083      	sub	sp, #12
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009fa4:	bf00      	nop
 8009fa6:	370c      	adds	r7, #12
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr

08009fb0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009fb8:	bf00      	nop
 8009fba:	370c      	adds	r7, #12
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr

08009fc4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b085      	sub	sp, #20
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d101      	bne.n	8009fda <HAL_UARTEx_DisableFifoMode+0x16>
 8009fd6:	2302      	movs	r3, #2
 8009fd8:	e027      	b.n	800a02a <HAL_UARTEx_DisableFifoMode+0x66>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2224      	movs	r2, #36	@ 0x24
 8009fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f022 0201 	bic.w	r2, r2, #1
 800a000:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a008:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	68fa      	ldr	r2, [r7, #12]
 800a016:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2220      	movs	r2, #32
 800a01c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2200      	movs	r2, #0
 800a024:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3714      	adds	r7, #20
 800a02e:	46bd      	mov	sp, r7
 800a030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a034:	4770      	bx	lr

0800a036 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a036:	b580      	push	{r7, lr}
 800a038:	b084      	sub	sp, #16
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	6078      	str	r0, [r7, #4]
 800a03e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a046:	2b01      	cmp	r3, #1
 800a048:	d101      	bne.n	800a04e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a04a:	2302      	movs	r3, #2
 800a04c:	e02d      	b.n	800a0aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2201      	movs	r2, #1
 800a052:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2224      	movs	r2, #36	@ 0x24
 800a05a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f022 0201 	bic.w	r2, r2, #1
 800a074:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	689b      	ldr	r3, [r3, #8]
 800a07c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	683a      	ldr	r2, [r7, #0]
 800a086:	430a      	orrs	r2, r1
 800a088:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 f850 	bl	800a130 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	68fa      	ldr	r2, [r7, #12]
 800a096:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2220      	movs	r2, #32
 800a09c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3710      	adds	r7, #16
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}

0800a0b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0b2:	b580      	push	{r7, lr}
 800a0b4:	b084      	sub	sp, #16
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
 800a0ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d101      	bne.n	800a0ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0c6:	2302      	movs	r3, #2
 800a0c8:	e02d      	b.n	800a126 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2224      	movs	r2, #36	@ 0x24
 800a0d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	681a      	ldr	r2, [r3, #0]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f022 0201 	bic.w	r2, r2, #1
 800a0f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	683a      	ldr	r2, [r7, #0]
 800a102:	430a      	orrs	r2, r1
 800a104:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 f812 	bl	800a130 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	68fa      	ldr	r2, [r7, #12]
 800a112:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2220      	movs	r2, #32
 800a118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2200      	movs	r2, #0
 800a120:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a124:	2300      	movs	r3, #0
}
 800a126:	4618      	mov	r0, r3
 800a128:	3710      	adds	r7, #16
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
	...

0800a130 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a130:	b480      	push	{r7}
 800a132:	b085      	sub	sp, #20
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d108      	bne.n	800a152 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2201      	movs	r2, #1
 800a144:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2201      	movs	r2, #1
 800a14c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a150:	e031      	b.n	800a1b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a152:	2310      	movs	r3, #16
 800a154:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a156:	2310      	movs	r3, #16
 800a158:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	689b      	ldr	r3, [r3, #8]
 800a160:	0e5b      	lsrs	r3, r3, #25
 800a162:	b2db      	uxtb	r3, r3
 800a164:	f003 0307 	and.w	r3, r3, #7
 800a168:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	689b      	ldr	r3, [r3, #8]
 800a170:	0f5b      	lsrs	r3, r3, #29
 800a172:	b2db      	uxtb	r3, r3
 800a174:	f003 0307 	and.w	r3, r3, #7
 800a178:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a17a:	7bbb      	ldrb	r3, [r7, #14]
 800a17c:	7b3a      	ldrb	r2, [r7, #12]
 800a17e:	4911      	ldr	r1, [pc, #68]	@ (800a1c4 <UARTEx_SetNbDataToProcess+0x94>)
 800a180:	5c8a      	ldrb	r2, [r1, r2]
 800a182:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a186:	7b3a      	ldrb	r2, [r7, #12]
 800a188:	490f      	ldr	r1, [pc, #60]	@ (800a1c8 <UARTEx_SetNbDataToProcess+0x98>)
 800a18a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a18c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a190:	b29a      	uxth	r2, r3
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a198:	7bfb      	ldrb	r3, [r7, #15]
 800a19a:	7b7a      	ldrb	r2, [r7, #13]
 800a19c:	4909      	ldr	r1, [pc, #36]	@ (800a1c4 <UARTEx_SetNbDataToProcess+0x94>)
 800a19e:	5c8a      	ldrb	r2, [r1, r2]
 800a1a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1a4:	7b7a      	ldrb	r2, [r7, #13]
 800a1a6:	4908      	ldr	r1, [pc, #32]	@ (800a1c8 <UARTEx_SetNbDataToProcess+0x98>)
 800a1a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1aa:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1ae:	b29a      	uxth	r2, r3
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1b6:	bf00      	nop
 800a1b8:	3714      	adds	r7, #20
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c0:	4770      	bx	lr
 800a1c2:	bf00      	nop
 800a1c4:	0800f1c8 	.word	0x0800f1c8
 800a1c8:	0800f1d0 	.word	0x0800f1d0

0800a1cc <__cvt>:
 800a1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1ce:	ed2d 8b02 	vpush	{d8}
 800a1d2:	eeb0 8b40 	vmov.f64	d8, d0
 800a1d6:	b085      	sub	sp, #20
 800a1d8:	4617      	mov	r7, r2
 800a1da:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800a1dc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1de:	ee18 2a90 	vmov	r2, s17
 800a1e2:	f025 0520 	bic.w	r5, r5, #32
 800a1e6:	2a00      	cmp	r2, #0
 800a1e8:	bfb6      	itet	lt
 800a1ea:	222d      	movlt	r2, #45	@ 0x2d
 800a1ec:	2200      	movge	r2, #0
 800a1ee:	eeb1 8b40 	vneglt.f64	d8, d0
 800a1f2:	2d46      	cmp	r5, #70	@ 0x46
 800a1f4:	460c      	mov	r4, r1
 800a1f6:	701a      	strb	r2, [r3, #0]
 800a1f8:	d004      	beq.n	800a204 <__cvt+0x38>
 800a1fa:	2d45      	cmp	r5, #69	@ 0x45
 800a1fc:	d100      	bne.n	800a200 <__cvt+0x34>
 800a1fe:	3401      	adds	r4, #1
 800a200:	2102      	movs	r1, #2
 800a202:	e000      	b.n	800a206 <__cvt+0x3a>
 800a204:	2103      	movs	r1, #3
 800a206:	ab03      	add	r3, sp, #12
 800a208:	9301      	str	r3, [sp, #4]
 800a20a:	ab02      	add	r3, sp, #8
 800a20c:	9300      	str	r3, [sp, #0]
 800a20e:	4622      	mov	r2, r4
 800a210:	4633      	mov	r3, r6
 800a212:	eeb0 0b48 	vmov.f64	d0, d8
 800a216:	f001 f89b 	bl	800b350 <_dtoa_r>
 800a21a:	2d47      	cmp	r5, #71	@ 0x47
 800a21c:	d114      	bne.n	800a248 <__cvt+0x7c>
 800a21e:	07fb      	lsls	r3, r7, #31
 800a220:	d50a      	bpl.n	800a238 <__cvt+0x6c>
 800a222:	1902      	adds	r2, r0, r4
 800a224:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a22c:	bf08      	it	eq
 800a22e:	9203      	streq	r2, [sp, #12]
 800a230:	2130      	movs	r1, #48	@ 0x30
 800a232:	9b03      	ldr	r3, [sp, #12]
 800a234:	4293      	cmp	r3, r2
 800a236:	d319      	bcc.n	800a26c <__cvt+0xa0>
 800a238:	9b03      	ldr	r3, [sp, #12]
 800a23a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a23c:	1a1b      	subs	r3, r3, r0
 800a23e:	6013      	str	r3, [r2, #0]
 800a240:	b005      	add	sp, #20
 800a242:	ecbd 8b02 	vpop	{d8}
 800a246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a248:	2d46      	cmp	r5, #70	@ 0x46
 800a24a:	eb00 0204 	add.w	r2, r0, r4
 800a24e:	d1e9      	bne.n	800a224 <__cvt+0x58>
 800a250:	7803      	ldrb	r3, [r0, #0]
 800a252:	2b30      	cmp	r3, #48	@ 0x30
 800a254:	d107      	bne.n	800a266 <__cvt+0x9a>
 800a256:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a25a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a25e:	bf1c      	itt	ne
 800a260:	f1c4 0401 	rsbne	r4, r4, #1
 800a264:	6034      	strne	r4, [r6, #0]
 800a266:	6833      	ldr	r3, [r6, #0]
 800a268:	441a      	add	r2, r3
 800a26a:	e7db      	b.n	800a224 <__cvt+0x58>
 800a26c:	1c5c      	adds	r4, r3, #1
 800a26e:	9403      	str	r4, [sp, #12]
 800a270:	7019      	strb	r1, [r3, #0]
 800a272:	e7de      	b.n	800a232 <__cvt+0x66>

0800a274 <__exponent>:
 800a274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a276:	2900      	cmp	r1, #0
 800a278:	bfba      	itte	lt
 800a27a:	4249      	neglt	r1, r1
 800a27c:	232d      	movlt	r3, #45	@ 0x2d
 800a27e:	232b      	movge	r3, #43	@ 0x2b
 800a280:	2909      	cmp	r1, #9
 800a282:	7002      	strb	r2, [r0, #0]
 800a284:	7043      	strb	r3, [r0, #1]
 800a286:	dd29      	ble.n	800a2dc <__exponent+0x68>
 800a288:	f10d 0307 	add.w	r3, sp, #7
 800a28c:	461d      	mov	r5, r3
 800a28e:	270a      	movs	r7, #10
 800a290:	461a      	mov	r2, r3
 800a292:	fbb1 f6f7 	udiv	r6, r1, r7
 800a296:	fb07 1416 	mls	r4, r7, r6, r1
 800a29a:	3430      	adds	r4, #48	@ 0x30
 800a29c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a2a0:	460c      	mov	r4, r1
 800a2a2:	2c63      	cmp	r4, #99	@ 0x63
 800a2a4:	f103 33ff 	add.w	r3, r3, #4294967295
 800a2a8:	4631      	mov	r1, r6
 800a2aa:	dcf1      	bgt.n	800a290 <__exponent+0x1c>
 800a2ac:	3130      	adds	r1, #48	@ 0x30
 800a2ae:	1e94      	subs	r4, r2, #2
 800a2b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a2b4:	1c41      	adds	r1, r0, #1
 800a2b6:	4623      	mov	r3, r4
 800a2b8:	42ab      	cmp	r3, r5
 800a2ba:	d30a      	bcc.n	800a2d2 <__exponent+0x5e>
 800a2bc:	f10d 0309 	add.w	r3, sp, #9
 800a2c0:	1a9b      	subs	r3, r3, r2
 800a2c2:	42ac      	cmp	r4, r5
 800a2c4:	bf88      	it	hi
 800a2c6:	2300      	movhi	r3, #0
 800a2c8:	3302      	adds	r3, #2
 800a2ca:	4403      	add	r3, r0
 800a2cc:	1a18      	subs	r0, r3, r0
 800a2ce:	b003      	add	sp, #12
 800a2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2d2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a2d6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a2da:	e7ed      	b.n	800a2b8 <__exponent+0x44>
 800a2dc:	2330      	movs	r3, #48	@ 0x30
 800a2de:	3130      	adds	r1, #48	@ 0x30
 800a2e0:	7083      	strb	r3, [r0, #2]
 800a2e2:	70c1      	strb	r1, [r0, #3]
 800a2e4:	1d03      	adds	r3, r0, #4
 800a2e6:	e7f1      	b.n	800a2cc <__exponent+0x58>

0800a2e8 <_printf_float>:
 800a2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ec:	b08d      	sub	sp, #52	@ 0x34
 800a2ee:	460c      	mov	r4, r1
 800a2f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a2f4:	4616      	mov	r6, r2
 800a2f6:	461f      	mov	r7, r3
 800a2f8:	4605      	mov	r5, r0
 800a2fa:	f000 ff15 	bl	800b128 <_localeconv_r>
 800a2fe:	f8d0 b000 	ldr.w	fp, [r0]
 800a302:	4658      	mov	r0, fp
 800a304:	f7f6 f83c 	bl	8000380 <strlen>
 800a308:	2300      	movs	r3, #0
 800a30a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a30c:	f8d8 3000 	ldr.w	r3, [r8]
 800a310:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a314:	6822      	ldr	r2, [r4, #0]
 800a316:	9005      	str	r0, [sp, #20]
 800a318:	3307      	adds	r3, #7
 800a31a:	f023 0307 	bic.w	r3, r3, #7
 800a31e:	f103 0108 	add.w	r1, r3, #8
 800a322:	f8c8 1000 	str.w	r1, [r8]
 800a326:	ed93 0b00 	vldr	d0, [r3]
 800a32a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800a588 <_printf_float+0x2a0>
 800a32e:	eeb0 7bc0 	vabs.f64	d7, d0
 800a332:	eeb4 7b46 	vcmp.f64	d7, d6
 800a336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a33a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800a33e:	dd24      	ble.n	800a38a <_printf_float+0xa2>
 800a340:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a348:	d502      	bpl.n	800a350 <_printf_float+0x68>
 800a34a:	232d      	movs	r3, #45	@ 0x2d
 800a34c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a350:	498f      	ldr	r1, [pc, #572]	@ (800a590 <_printf_float+0x2a8>)
 800a352:	4b90      	ldr	r3, [pc, #576]	@ (800a594 <_printf_float+0x2ac>)
 800a354:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800a358:	bf8c      	ite	hi
 800a35a:	4688      	movhi	r8, r1
 800a35c:	4698      	movls	r8, r3
 800a35e:	f022 0204 	bic.w	r2, r2, #4
 800a362:	2303      	movs	r3, #3
 800a364:	6123      	str	r3, [r4, #16]
 800a366:	6022      	str	r2, [r4, #0]
 800a368:	f04f 0a00 	mov.w	sl, #0
 800a36c:	9700      	str	r7, [sp, #0]
 800a36e:	4633      	mov	r3, r6
 800a370:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a372:	4621      	mov	r1, r4
 800a374:	4628      	mov	r0, r5
 800a376:	f000 f9d1 	bl	800a71c <_printf_common>
 800a37a:	3001      	adds	r0, #1
 800a37c:	f040 8089 	bne.w	800a492 <_printf_float+0x1aa>
 800a380:	f04f 30ff 	mov.w	r0, #4294967295
 800a384:	b00d      	add	sp, #52	@ 0x34
 800a386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a38a:	eeb4 0b40 	vcmp.f64	d0, d0
 800a38e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a392:	d709      	bvc.n	800a3a8 <_printf_float+0xc0>
 800a394:	ee10 3a90 	vmov	r3, s1
 800a398:	2b00      	cmp	r3, #0
 800a39a:	bfbc      	itt	lt
 800a39c:	232d      	movlt	r3, #45	@ 0x2d
 800a39e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a3a2:	497d      	ldr	r1, [pc, #500]	@ (800a598 <_printf_float+0x2b0>)
 800a3a4:	4b7d      	ldr	r3, [pc, #500]	@ (800a59c <_printf_float+0x2b4>)
 800a3a6:	e7d5      	b.n	800a354 <_printf_float+0x6c>
 800a3a8:	6863      	ldr	r3, [r4, #4]
 800a3aa:	1c59      	adds	r1, r3, #1
 800a3ac:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800a3b0:	d139      	bne.n	800a426 <_printf_float+0x13e>
 800a3b2:	2306      	movs	r3, #6
 800a3b4:	6063      	str	r3, [r4, #4]
 800a3b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	6022      	str	r2, [r4, #0]
 800a3be:	9303      	str	r3, [sp, #12]
 800a3c0:	ab0a      	add	r3, sp, #40	@ 0x28
 800a3c2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a3c6:	ab09      	add	r3, sp, #36	@ 0x24
 800a3c8:	9300      	str	r3, [sp, #0]
 800a3ca:	6861      	ldr	r1, [r4, #4]
 800a3cc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a3d0:	4628      	mov	r0, r5
 800a3d2:	f7ff fefb 	bl	800a1cc <__cvt>
 800a3d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a3da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a3dc:	4680      	mov	r8, r0
 800a3de:	d129      	bne.n	800a434 <_printf_float+0x14c>
 800a3e0:	1cc8      	adds	r0, r1, #3
 800a3e2:	db02      	blt.n	800a3ea <_printf_float+0x102>
 800a3e4:	6863      	ldr	r3, [r4, #4]
 800a3e6:	4299      	cmp	r1, r3
 800a3e8:	dd41      	ble.n	800a46e <_printf_float+0x186>
 800a3ea:	f1a9 0902 	sub.w	r9, r9, #2
 800a3ee:	fa5f f989 	uxtb.w	r9, r9
 800a3f2:	3901      	subs	r1, #1
 800a3f4:	464a      	mov	r2, r9
 800a3f6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a3fa:	9109      	str	r1, [sp, #36]	@ 0x24
 800a3fc:	f7ff ff3a 	bl	800a274 <__exponent>
 800a400:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a402:	1813      	adds	r3, r2, r0
 800a404:	2a01      	cmp	r2, #1
 800a406:	4682      	mov	sl, r0
 800a408:	6123      	str	r3, [r4, #16]
 800a40a:	dc02      	bgt.n	800a412 <_printf_float+0x12a>
 800a40c:	6822      	ldr	r2, [r4, #0]
 800a40e:	07d2      	lsls	r2, r2, #31
 800a410:	d501      	bpl.n	800a416 <_printf_float+0x12e>
 800a412:	3301      	adds	r3, #1
 800a414:	6123      	str	r3, [r4, #16]
 800a416:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d0a6      	beq.n	800a36c <_printf_float+0x84>
 800a41e:	232d      	movs	r3, #45	@ 0x2d
 800a420:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a424:	e7a2      	b.n	800a36c <_printf_float+0x84>
 800a426:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a42a:	d1c4      	bne.n	800a3b6 <_printf_float+0xce>
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d1c2      	bne.n	800a3b6 <_printf_float+0xce>
 800a430:	2301      	movs	r3, #1
 800a432:	e7bf      	b.n	800a3b4 <_printf_float+0xcc>
 800a434:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a438:	d9db      	bls.n	800a3f2 <_printf_float+0x10a>
 800a43a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800a43e:	d118      	bne.n	800a472 <_printf_float+0x18a>
 800a440:	2900      	cmp	r1, #0
 800a442:	6863      	ldr	r3, [r4, #4]
 800a444:	dd0b      	ble.n	800a45e <_printf_float+0x176>
 800a446:	6121      	str	r1, [r4, #16]
 800a448:	b913      	cbnz	r3, 800a450 <_printf_float+0x168>
 800a44a:	6822      	ldr	r2, [r4, #0]
 800a44c:	07d0      	lsls	r0, r2, #31
 800a44e:	d502      	bpl.n	800a456 <_printf_float+0x16e>
 800a450:	3301      	adds	r3, #1
 800a452:	440b      	add	r3, r1
 800a454:	6123      	str	r3, [r4, #16]
 800a456:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a458:	f04f 0a00 	mov.w	sl, #0
 800a45c:	e7db      	b.n	800a416 <_printf_float+0x12e>
 800a45e:	b913      	cbnz	r3, 800a466 <_printf_float+0x17e>
 800a460:	6822      	ldr	r2, [r4, #0]
 800a462:	07d2      	lsls	r2, r2, #31
 800a464:	d501      	bpl.n	800a46a <_printf_float+0x182>
 800a466:	3302      	adds	r3, #2
 800a468:	e7f4      	b.n	800a454 <_printf_float+0x16c>
 800a46a:	2301      	movs	r3, #1
 800a46c:	e7f2      	b.n	800a454 <_printf_float+0x16c>
 800a46e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800a472:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a474:	4299      	cmp	r1, r3
 800a476:	db05      	blt.n	800a484 <_printf_float+0x19c>
 800a478:	6823      	ldr	r3, [r4, #0]
 800a47a:	6121      	str	r1, [r4, #16]
 800a47c:	07d8      	lsls	r0, r3, #31
 800a47e:	d5ea      	bpl.n	800a456 <_printf_float+0x16e>
 800a480:	1c4b      	adds	r3, r1, #1
 800a482:	e7e7      	b.n	800a454 <_printf_float+0x16c>
 800a484:	2900      	cmp	r1, #0
 800a486:	bfd4      	ite	le
 800a488:	f1c1 0202 	rsble	r2, r1, #2
 800a48c:	2201      	movgt	r2, #1
 800a48e:	4413      	add	r3, r2
 800a490:	e7e0      	b.n	800a454 <_printf_float+0x16c>
 800a492:	6823      	ldr	r3, [r4, #0]
 800a494:	055a      	lsls	r2, r3, #21
 800a496:	d407      	bmi.n	800a4a8 <_printf_float+0x1c0>
 800a498:	6923      	ldr	r3, [r4, #16]
 800a49a:	4642      	mov	r2, r8
 800a49c:	4631      	mov	r1, r6
 800a49e:	4628      	mov	r0, r5
 800a4a0:	47b8      	blx	r7
 800a4a2:	3001      	adds	r0, #1
 800a4a4:	d12a      	bne.n	800a4fc <_printf_float+0x214>
 800a4a6:	e76b      	b.n	800a380 <_printf_float+0x98>
 800a4a8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a4ac:	f240 80e0 	bls.w	800a670 <_printf_float+0x388>
 800a4b0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a4b4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a4b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4bc:	d133      	bne.n	800a526 <_printf_float+0x23e>
 800a4be:	4a38      	ldr	r2, [pc, #224]	@ (800a5a0 <_printf_float+0x2b8>)
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	4631      	mov	r1, r6
 800a4c4:	4628      	mov	r0, r5
 800a4c6:	47b8      	blx	r7
 800a4c8:	3001      	adds	r0, #1
 800a4ca:	f43f af59 	beq.w	800a380 <_printf_float+0x98>
 800a4ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a4d2:	4543      	cmp	r3, r8
 800a4d4:	db02      	blt.n	800a4dc <_printf_float+0x1f4>
 800a4d6:	6823      	ldr	r3, [r4, #0]
 800a4d8:	07d8      	lsls	r0, r3, #31
 800a4da:	d50f      	bpl.n	800a4fc <_printf_float+0x214>
 800a4dc:	9b05      	ldr	r3, [sp, #20]
 800a4de:	465a      	mov	r2, fp
 800a4e0:	4631      	mov	r1, r6
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	47b8      	blx	r7
 800a4e6:	3001      	adds	r0, #1
 800a4e8:	f43f af4a 	beq.w	800a380 <_printf_float+0x98>
 800a4ec:	f04f 0900 	mov.w	r9, #0
 800a4f0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a4f4:	f104 0a1a 	add.w	sl, r4, #26
 800a4f8:	45c8      	cmp	r8, r9
 800a4fa:	dc09      	bgt.n	800a510 <_printf_float+0x228>
 800a4fc:	6823      	ldr	r3, [r4, #0]
 800a4fe:	079b      	lsls	r3, r3, #30
 800a500:	f100 8107 	bmi.w	800a712 <_printf_float+0x42a>
 800a504:	68e0      	ldr	r0, [r4, #12]
 800a506:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a508:	4298      	cmp	r0, r3
 800a50a:	bfb8      	it	lt
 800a50c:	4618      	movlt	r0, r3
 800a50e:	e739      	b.n	800a384 <_printf_float+0x9c>
 800a510:	2301      	movs	r3, #1
 800a512:	4652      	mov	r2, sl
 800a514:	4631      	mov	r1, r6
 800a516:	4628      	mov	r0, r5
 800a518:	47b8      	blx	r7
 800a51a:	3001      	adds	r0, #1
 800a51c:	f43f af30 	beq.w	800a380 <_printf_float+0x98>
 800a520:	f109 0901 	add.w	r9, r9, #1
 800a524:	e7e8      	b.n	800a4f8 <_printf_float+0x210>
 800a526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a528:	2b00      	cmp	r3, #0
 800a52a:	dc3b      	bgt.n	800a5a4 <_printf_float+0x2bc>
 800a52c:	4a1c      	ldr	r2, [pc, #112]	@ (800a5a0 <_printf_float+0x2b8>)
 800a52e:	2301      	movs	r3, #1
 800a530:	4631      	mov	r1, r6
 800a532:	4628      	mov	r0, r5
 800a534:	47b8      	blx	r7
 800a536:	3001      	adds	r0, #1
 800a538:	f43f af22 	beq.w	800a380 <_printf_float+0x98>
 800a53c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a540:	ea59 0303 	orrs.w	r3, r9, r3
 800a544:	d102      	bne.n	800a54c <_printf_float+0x264>
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	07d9      	lsls	r1, r3, #31
 800a54a:	d5d7      	bpl.n	800a4fc <_printf_float+0x214>
 800a54c:	9b05      	ldr	r3, [sp, #20]
 800a54e:	465a      	mov	r2, fp
 800a550:	4631      	mov	r1, r6
 800a552:	4628      	mov	r0, r5
 800a554:	47b8      	blx	r7
 800a556:	3001      	adds	r0, #1
 800a558:	f43f af12 	beq.w	800a380 <_printf_float+0x98>
 800a55c:	f04f 0a00 	mov.w	sl, #0
 800a560:	f104 0b1a 	add.w	fp, r4, #26
 800a564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a566:	425b      	negs	r3, r3
 800a568:	4553      	cmp	r3, sl
 800a56a:	dc01      	bgt.n	800a570 <_printf_float+0x288>
 800a56c:	464b      	mov	r3, r9
 800a56e:	e794      	b.n	800a49a <_printf_float+0x1b2>
 800a570:	2301      	movs	r3, #1
 800a572:	465a      	mov	r2, fp
 800a574:	4631      	mov	r1, r6
 800a576:	4628      	mov	r0, r5
 800a578:	47b8      	blx	r7
 800a57a:	3001      	adds	r0, #1
 800a57c:	f43f af00 	beq.w	800a380 <_printf_float+0x98>
 800a580:	f10a 0a01 	add.w	sl, sl, #1
 800a584:	e7ee      	b.n	800a564 <_printf_float+0x27c>
 800a586:	bf00      	nop
 800a588:	ffffffff 	.word	0xffffffff
 800a58c:	7fefffff 	.word	0x7fefffff
 800a590:	0800f1dc 	.word	0x0800f1dc
 800a594:	0800f1d8 	.word	0x0800f1d8
 800a598:	0800f1e4 	.word	0x0800f1e4
 800a59c:	0800f1e0 	.word	0x0800f1e0
 800a5a0:	0800f31e 	.word	0x0800f31e
 800a5a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a5a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a5aa:	4553      	cmp	r3, sl
 800a5ac:	bfa8      	it	ge
 800a5ae:	4653      	movge	r3, sl
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	4699      	mov	r9, r3
 800a5b4:	dc37      	bgt.n	800a626 <_printf_float+0x33e>
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	9307      	str	r3, [sp, #28]
 800a5ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5be:	f104 021a 	add.w	r2, r4, #26
 800a5c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a5c4:	9907      	ldr	r1, [sp, #28]
 800a5c6:	9306      	str	r3, [sp, #24]
 800a5c8:	eba3 0309 	sub.w	r3, r3, r9
 800a5cc:	428b      	cmp	r3, r1
 800a5ce:	dc31      	bgt.n	800a634 <_printf_float+0x34c>
 800a5d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5d2:	459a      	cmp	sl, r3
 800a5d4:	dc3b      	bgt.n	800a64e <_printf_float+0x366>
 800a5d6:	6823      	ldr	r3, [r4, #0]
 800a5d8:	07da      	lsls	r2, r3, #31
 800a5da:	d438      	bmi.n	800a64e <_printf_float+0x366>
 800a5dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5de:	ebaa 0903 	sub.w	r9, sl, r3
 800a5e2:	9b06      	ldr	r3, [sp, #24]
 800a5e4:	ebaa 0303 	sub.w	r3, sl, r3
 800a5e8:	4599      	cmp	r9, r3
 800a5ea:	bfa8      	it	ge
 800a5ec:	4699      	movge	r9, r3
 800a5ee:	f1b9 0f00 	cmp.w	r9, #0
 800a5f2:	dc34      	bgt.n	800a65e <_printf_float+0x376>
 800a5f4:	f04f 0800 	mov.w	r8, #0
 800a5f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5fc:	f104 0b1a 	add.w	fp, r4, #26
 800a600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a602:	ebaa 0303 	sub.w	r3, sl, r3
 800a606:	eba3 0309 	sub.w	r3, r3, r9
 800a60a:	4543      	cmp	r3, r8
 800a60c:	f77f af76 	ble.w	800a4fc <_printf_float+0x214>
 800a610:	2301      	movs	r3, #1
 800a612:	465a      	mov	r2, fp
 800a614:	4631      	mov	r1, r6
 800a616:	4628      	mov	r0, r5
 800a618:	47b8      	blx	r7
 800a61a:	3001      	adds	r0, #1
 800a61c:	f43f aeb0 	beq.w	800a380 <_printf_float+0x98>
 800a620:	f108 0801 	add.w	r8, r8, #1
 800a624:	e7ec      	b.n	800a600 <_printf_float+0x318>
 800a626:	4642      	mov	r2, r8
 800a628:	4631      	mov	r1, r6
 800a62a:	4628      	mov	r0, r5
 800a62c:	47b8      	blx	r7
 800a62e:	3001      	adds	r0, #1
 800a630:	d1c1      	bne.n	800a5b6 <_printf_float+0x2ce>
 800a632:	e6a5      	b.n	800a380 <_printf_float+0x98>
 800a634:	2301      	movs	r3, #1
 800a636:	4631      	mov	r1, r6
 800a638:	4628      	mov	r0, r5
 800a63a:	9206      	str	r2, [sp, #24]
 800a63c:	47b8      	blx	r7
 800a63e:	3001      	adds	r0, #1
 800a640:	f43f ae9e 	beq.w	800a380 <_printf_float+0x98>
 800a644:	9b07      	ldr	r3, [sp, #28]
 800a646:	9a06      	ldr	r2, [sp, #24]
 800a648:	3301      	adds	r3, #1
 800a64a:	9307      	str	r3, [sp, #28]
 800a64c:	e7b9      	b.n	800a5c2 <_printf_float+0x2da>
 800a64e:	9b05      	ldr	r3, [sp, #20]
 800a650:	465a      	mov	r2, fp
 800a652:	4631      	mov	r1, r6
 800a654:	4628      	mov	r0, r5
 800a656:	47b8      	blx	r7
 800a658:	3001      	adds	r0, #1
 800a65a:	d1bf      	bne.n	800a5dc <_printf_float+0x2f4>
 800a65c:	e690      	b.n	800a380 <_printf_float+0x98>
 800a65e:	9a06      	ldr	r2, [sp, #24]
 800a660:	464b      	mov	r3, r9
 800a662:	4442      	add	r2, r8
 800a664:	4631      	mov	r1, r6
 800a666:	4628      	mov	r0, r5
 800a668:	47b8      	blx	r7
 800a66a:	3001      	adds	r0, #1
 800a66c:	d1c2      	bne.n	800a5f4 <_printf_float+0x30c>
 800a66e:	e687      	b.n	800a380 <_printf_float+0x98>
 800a670:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800a674:	f1b9 0f01 	cmp.w	r9, #1
 800a678:	dc01      	bgt.n	800a67e <_printf_float+0x396>
 800a67a:	07db      	lsls	r3, r3, #31
 800a67c:	d536      	bpl.n	800a6ec <_printf_float+0x404>
 800a67e:	2301      	movs	r3, #1
 800a680:	4642      	mov	r2, r8
 800a682:	4631      	mov	r1, r6
 800a684:	4628      	mov	r0, r5
 800a686:	47b8      	blx	r7
 800a688:	3001      	adds	r0, #1
 800a68a:	f43f ae79 	beq.w	800a380 <_printf_float+0x98>
 800a68e:	9b05      	ldr	r3, [sp, #20]
 800a690:	465a      	mov	r2, fp
 800a692:	4631      	mov	r1, r6
 800a694:	4628      	mov	r0, r5
 800a696:	47b8      	blx	r7
 800a698:	3001      	adds	r0, #1
 800a69a:	f43f ae71 	beq.w	800a380 <_printf_float+0x98>
 800a69e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a6a2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6aa:	f109 39ff 	add.w	r9, r9, #4294967295
 800a6ae:	d018      	beq.n	800a6e2 <_printf_float+0x3fa>
 800a6b0:	464b      	mov	r3, r9
 800a6b2:	f108 0201 	add.w	r2, r8, #1
 800a6b6:	4631      	mov	r1, r6
 800a6b8:	4628      	mov	r0, r5
 800a6ba:	47b8      	blx	r7
 800a6bc:	3001      	adds	r0, #1
 800a6be:	d10c      	bne.n	800a6da <_printf_float+0x3f2>
 800a6c0:	e65e      	b.n	800a380 <_printf_float+0x98>
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	465a      	mov	r2, fp
 800a6c6:	4631      	mov	r1, r6
 800a6c8:	4628      	mov	r0, r5
 800a6ca:	47b8      	blx	r7
 800a6cc:	3001      	adds	r0, #1
 800a6ce:	f43f ae57 	beq.w	800a380 <_printf_float+0x98>
 800a6d2:	f108 0801 	add.w	r8, r8, #1
 800a6d6:	45c8      	cmp	r8, r9
 800a6d8:	dbf3      	blt.n	800a6c2 <_printf_float+0x3da>
 800a6da:	4653      	mov	r3, sl
 800a6dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a6e0:	e6dc      	b.n	800a49c <_printf_float+0x1b4>
 800a6e2:	f04f 0800 	mov.w	r8, #0
 800a6e6:	f104 0b1a 	add.w	fp, r4, #26
 800a6ea:	e7f4      	b.n	800a6d6 <_printf_float+0x3ee>
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	4642      	mov	r2, r8
 800a6f0:	e7e1      	b.n	800a6b6 <_printf_float+0x3ce>
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	464a      	mov	r2, r9
 800a6f6:	4631      	mov	r1, r6
 800a6f8:	4628      	mov	r0, r5
 800a6fa:	47b8      	blx	r7
 800a6fc:	3001      	adds	r0, #1
 800a6fe:	f43f ae3f 	beq.w	800a380 <_printf_float+0x98>
 800a702:	f108 0801 	add.w	r8, r8, #1
 800a706:	68e3      	ldr	r3, [r4, #12]
 800a708:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a70a:	1a5b      	subs	r3, r3, r1
 800a70c:	4543      	cmp	r3, r8
 800a70e:	dcf0      	bgt.n	800a6f2 <_printf_float+0x40a>
 800a710:	e6f8      	b.n	800a504 <_printf_float+0x21c>
 800a712:	f04f 0800 	mov.w	r8, #0
 800a716:	f104 0919 	add.w	r9, r4, #25
 800a71a:	e7f4      	b.n	800a706 <_printf_float+0x41e>

0800a71c <_printf_common>:
 800a71c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a720:	4616      	mov	r6, r2
 800a722:	4698      	mov	r8, r3
 800a724:	688a      	ldr	r2, [r1, #8]
 800a726:	690b      	ldr	r3, [r1, #16]
 800a728:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a72c:	4293      	cmp	r3, r2
 800a72e:	bfb8      	it	lt
 800a730:	4613      	movlt	r3, r2
 800a732:	6033      	str	r3, [r6, #0]
 800a734:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a738:	4607      	mov	r7, r0
 800a73a:	460c      	mov	r4, r1
 800a73c:	b10a      	cbz	r2, 800a742 <_printf_common+0x26>
 800a73e:	3301      	adds	r3, #1
 800a740:	6033      	str	r3, [r6, #0]
 800a742:	6823      	ldr	r3, [r4, #0]
 800a744:	0699      	lsls	r1, r3, #26
 800a746:	bf42      	ittt	mi
 800a748:	6833      	ldrmi	r3, [r6, #0]
 800a74a:	3302      	addmi	r3, #2
 800a74c:	6033      	strmi	r3, [r6, #0]
 800a74e:	6825      	ldr	r5, [r4, #0]
 800a750:	f015 0506 	ands.w	r5, r5, #6
 800a754:	d106      	bne.n	800a764 <_printf_common+0x48>
 800a756:	f104 0a19 	add.w	sl, r4, #25
 800a75a:	68e3      	ldr	r3, [r4, #12]
 800a75c:	6832      	ldr	r2, [r6, #0]
 800a75e:	1a9b      	subs	r3, r3, r2
 800a760:	42ab      	cmp	r3, r5
 800a762:	dc26      	bgt.n	800a7b2 <_printf_common+0x96>
 800a764:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a768:	6822      	ldr	r2, [r4, #0]
 800a76a:	3b00      	subs	r3, #0
 800a76c:	bf18      	it	ne
 800a76e:	2301      	movne	r3, #1
 800a770:	0692      	lsls	r2, r2, #26
 800a772:	d42b      	bmi.n	800a7cc <_printf_common+0xb0>
 800a774:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a778:	4641      	mov	r1, r8
 800a77a:	4638      	mov	r0, r7
 800a77c:	47c8      	blx	r9
 800a77e:	3001      	adds	r0, #1
 800a780:	d01e      	beq.n	800a7c0 <_printf_common+0xa4>
 800a782:	6823      	ldr	r3, [r4, #0]
 800a784:	6922      	ldr	r2, [r4, #16]
 800a786:	f003 0306 	and.w	r3, r3, #6
 800a78a:	2b04      	cmp	r3, #4
 800a78c:	bf02      	ittt	eq
 800a78e:	68e5      	ldreq	r5, [r4, #12]
 800a790:	6833      	ldreq	r3, [r6, #0]
 800a792:	1aed      	subeq	r5, r5, r3
 800a794:	68a3      	ldr	r3, [r4, #8]
 800a796:	bf0c      	ite	eq
 800a798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a79c:	2500      	movne	r5, #0
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	bfc4      	itt	gt
 800a7a2:	1a9b      	subgt	r3, r3, r2
 800a7a4:	18ed      	addgt	r5, r5, r3
 800a7a6:	2600      	movs	r6, #0
 800a7a8:	341a      	adds	r4, #26
 800a7aa:	42b5      	cmp	r5, r6
 800a7ac:	d11a      	bne.n	800a7e4 <_printf_common+0xc8>
 800a7ae:	2000      	movs	r0, #0
 800a7b0:	e008      	b.n	800a7c4 <_printf_common+0xa8>
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	4652      	mov	r2, sl
 800a7b6:	4641      	mov	r1, r8
 800a7b8:	4638      	mov	r0, r7
 800a7ba:	47c8      	blx	r9
 800a7bc:	3001      	adds	r0, #1
 800a7be:	d103      	bne.n	800a7c8 <_printf_common+0xac>
 800a7c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7c8:	3501      	adds	r5, #1
 800a7ca:	e7c6      	b.n	800a75a <_printf_common+0x3e>
 800a7cc:	18e1      	adds	r1, r4, r3
 800a7ce:	1c5a      	adds	r2, r3, #1
 800a7d0:	2030      	movs	r0, #48	@ 0x30
 800a7d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a7d6:	4422      	add	r2, r4
 800a7d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a7dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a7e0:	3302      	adds	r3, #2
 800a7e2:	e7c7      	b.n	800a774 <_printf_common+0x58>
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	4622      	mov	r2, r4
 800a7e8:	4641      	mov	r1, r8
 800a7ea:	4638      	mov	r0, r7
 800a7ec:	47c8      	blx	r9
 800a7ee:	3001      	adds	r0, #1
 800a7f0:	d0e6      	beq.n	800a7c0 <_printf_common+0xa4>
 800a7f2:	3601      	adds	r6, #1
 800a7f4:	e7d9      	b.n	800a7aa <_printf_common+0x8e>
	...

0800a7f8 <_printf_i>:
 800a7f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7fc:	7e0f      	ldrb	r7, [r1, #24]
 800a7fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a800:	2f78      	cmp	r7, #120	@ 0x78
 800a802:	4691      	mov	r9, r2
 800a804:	4680      	mov	r8, r0
 800a806:	460c      	mov	r4, r1
 800a808:	469a      	mov	sl, r3
 800a80a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a80e:	d807      	bhi.n	800a820 <_printf_i+0x28>
 800a810:	2f62      	cmp	r7, #98	@ 0x62
 800a812:	d80a      	bhi.n	800a82a <_printf_i+0x32>
 800a814:	2f00      	cmp	r7, #0
 800a816:	f000 80d1 	beq.w	800a9bc <_printf_i+0x1c4>
 800a81a:	2f58      	cmp	r7, #88	@ 0x58
 800a81c:	f000 80b8 	beq.w	800a990 <_printf_i+0x198>
 800a820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a824:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a828:	e03a      	b.n	800a8a0 <_printf_i+0xa8>
 800a82a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a82e:	2b15      	cmp	r3, #21
 800a830:	d8f6      	bhi.n	800a820 <_printf_i+0x28>
 800a832:	a101      	add	r1, pc, #4	@ (adr r1, 800a838 <_printf_i+0x40>)
 800a834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a838:	0800a891 	.word	0x0800a891
 800a83c:	0800a8a5 	.word	0x0800a8a5
 800a840:	0800a821 	.word	0x0800a821
 800a844:	0800a821 	.word	0x0800a821
 800a848:	0800a821 	.word	0x0800a821
 800a84c:	0800a821 	.word	0x0800a821
 800a850:	0800a8a5 	.word	0x0800a8a5
 800a854:	0800a821 	.word	0x0800a821
 800a858:	0800a821 	.word	0x0800a821
 800a85c:	0800a821 	.word	0x0800a821
 800a860:	0800a821 	.word	0x0800a821
 800a864:	0800a9a3 	.word	0x0800a9a3
 800a868:	0800a8cf 	.word	0x0800a8cf
 800a86c:	0800a95d 	.word	0x0800a95d
 800a870:	0800a821 	.word	0x0800a821
 800a874:	0800a821 	.word	0x0800a821
 800a878:	0800a9c5 	.word	0x0800a9c5
 800a87c:	0800a821 	.word	0x0800a821
 800a880:	0800a8cf 	.word	0x0800a8cf
 800a884:	0800a821 	.word	0x0800a821
 800a888:	0800a821 	.word	0x0800a821
 800a88c:	0800a965 	.word	0x0800a965
 800a890:	6833      	ldr	r3, [r6, #0]
 800a892:	1d1a      	adds	r2, r3, #4
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	6032      	str	r2, [r6, #0]
 800a898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a89c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	e09c      	b.n	800a9de <_printf_i+0x1e6>
 800a8a4:	6833      	ldr	r3, [r6, #0]
 800a8a6:	6820      	ldr	r0, [r4, #0]
 800a8a8:	1d19      	adds	r1, r3, #4
 800a8aa:	6031      	str	r1, [r6, #0]
 800a8ac:	0606      	lsls	r6, r0, #24
 800a8ae:	d501      	bpl.n	800a8b4 <_printf_i+0xbc>
 800a8b0:	681d      	ldr	r5, [r3, #0]
 800a8b2:	e003      	b.n	800a8bc <_printf_i+0xc4>
 800a8b4:	0645      	lsls	r5, r0, #25
 800a8b6:	d5fb      	bpl.n	800a8b0 <_printf_i+0xb8>
 800a8b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a8bc:	2d00      	cmp	r5, #0
 800a8be:	da03      	bge.n	800a8c8 <_printf_i+0xd0>
 800a8c0:	232d      	movs	r3, #45	@ 0x2d
 800a8c2:	426d      	negs	r5, r5
 800a8c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8c8:	4858      	ldr	r0, [pc, #352]	@ (800aa2c <_printf_i+0x234>)
 800a8ca:	230a      	movs	r3, #10
 800a8cc:	e011      	b.n	800a8f2 <_printf_i+0xfa>
 800a8ce:	6821      	ldr	r1, [r4, #0]
 800a8d0:	6833      	ldr	r3, [r6, #0]
 800a8d2:	0608      	lsls	r0, r1, #24
 800a8d4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a8d8:	d402      	bmi.n	800a8e0 <_printf_i+0xe8>
 800a8da:	0649      	lsls	r1, r1, #25
 800a8dc:	bf48      	it	mi
 800a8de:	b2ad      	uxthmi	r5, r5
 800a8e0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a8e2:	4852      	ldr	r0, [pc, #328]	@ (800aa2c <_printf_i+0x234>)
 800a8e4:	6033      	str	r3, [r6, #0]
 800a8e6:	bf14      	ite	ne
 800a8e8:	230a      	movne	r3, #10
 800a8ea:	2308      	moveq	r3, #8
 800a8ec:	2100      	movs	r1, #0
 800a8ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a8f2:	6866      	ldr	r6, [r4, #4]
 800a8f4:	60a6      	str	r6, [r4, #8]
 800a8f6:	2e00      	cmp	r6, #0
 800a8f8:	db05      	blt.n	800a906 <_printf_i+0x10e>
 800a8fa:	6821      	ldr	r1, [r4, #0]
 800a8fc:	432e      	orrs	r6, r5
 800a8fe:	f021 0104 	bic.w	r1, r1, #4
 800a902:	6021      	str	r1, [r4, #0]
 800a904:	d04b      	beq.n	800a99e <_printf_i+0x1a6>
 800a906:	4616      	mov	r6, r2
 800a908:	fbb5 f1f3 	udiv	r1, r5, r3
 800a90c:	fb03 5711 	mls	r7, r3, r1, r5
 800a910:	5dc7      	ldrb	r7, [r0, r7]
 800a912:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a916:	462f      	mov	r7, r5
 800a918:	42bb      	cmp	r3, r7
 800a91a:	460d      	mov	r5, r1
 800a91c:	d9f4      	bls.n	800a908 <_printf_i+0x110>
 800a91e:	2b08      	cmp	r3, #8
 800a920:	d10b      	bne.n	800a93a <_printf_i+0x142>
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	07df      	lsls	r7, r3, #31
 800a926:	d508      	bpl.n	800a93a <_printf_i+0x142>
 800a928:	6923      	ldr	r3, [r4, #16]
 800a92a:	6861      	ldr	r1, [r4, #4]
 800a92c:	4299      	cmp	r1, r3
 800a92e:	bfde      	ittt	le
 800a930:	2330      	movle	r3, #48	@ 0x30
 800a932:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a936:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a93a:	1b92      	subs	r2, r2, r6
 800a93c:	6122      	str	r2, [r4, #16]
 800a93e:	f8cd a000 	str.w	sl, [sp]
 800a942:	464b      	mov	r3, r9
 800a944:	aa03      	add	r2, sp, #12
 800a946:	4621      	mov	r1, r4
 800a948:	4640      	mov	r0, r8
 800a94a:	f7ff fee7 	bl	800a71c <_printf_common>
 800a94e:	3001      	adds	r0, #1
 800a950:	d14a      	bne.n	800a9e8 <_printf_i+0x1f0>
 800a952:	f04f 30ff 	mov.w	r0, #4294967295
 800a956:	b004      	add	sp, #16
 800a958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a95c:	6823      	ldr	r3, [r4, #0]
 800a95e:	f043 0320 	orr.w	r3, r3, #32
 800a962:	6023      	str	r3, [r4, #0]
 800a964:	4832      	ldr	r0, [pc, #200]	@ (800aa30 <_printf_i+0x238>)
 800a966:	2778      	movs	r7, #120	@ 0x78
 800a968:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a96c:	6823      	ldr	r3, [r4, #0]
 800a96e:	6831      	ldr	r1, [r6, #0]
 800a970:	061f      	lsls	r7, r3, #24
 800a972:	f851 5b04 	ldr.w	r5, [r1], #4
 800a976:	d402      	bmi.n	800a97e <_printf_i+0x186>
 800a978:	065f      	lsls	r7, r3, #25
 800a97a:	bf48      	it	mi
 800a97c:	b2ad      	uxthmi	r5, r5
 800a97e:	6031      	str	r1, [r6, #0]
 800a980:	07d9      	lsls	r1, r3, #31
 800a982:	bf44      	itt	mi
 800a984:	f043 0320 	orrmi.w	r3, r3, #32
 800a988:	6023      	strmi	r3, [r4, #0]
 800a98a:	b11d      	cbz	r5, 800a994 <_printf_i+0x19c>
 800a98c:	2310      	movs	r3, #16
 800a98e:	e7ad      	b.n	800a8ec <_printf_i+0xf4>
 800a990:	4826      	ldr	r0, [pc, #152]	@ (800aa2c <_printf_i+0x234>)
 800a992:	e7e9      	b.n	800a968 <_printf_i+0x170>
 800a994:	6823      	ldr	r3, [r4, #0]
 800a996:	f023 0320 	bic.w	r3, r3, #32
 800a99a:	6023      	str	r3, [r4, #0]
 800a99c:	e7f6      	b.n	800a98c <_printf_i+0x194>
 800a99e:	4616      	mov	r6, r2
 800a9a0:	e7bd      	b.n	800a91e <_printf_i+0x126>
 800a9a2:	6833      	ldr	r3, [r6, #0]
 800a9a4:	6825      	ldr	r5, [r4, #0]
 800a9a6:	6961      	ldr	r1, [r4, #20]
 800a9a8:	1d18      	adds	r0, r3, #4
 800a9aa:	6030      	str	r0, [r6, #0]
 800a9ac:	062e      	lsls	r6, r5, #24
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	d501      	bpl.n	800a9b6 <_printf_i+0x1be>
 800a9b2:	6019      	str	r1, [r3, #0]
 800a9b4:	e002      	b.n	800a9bc <_printf_i+0x1c4>
 800a9b6:	0668      	lsls	r0, r5, #25
 800a9b8:	d5fb      	bpl.n	800a9b2 <_printf_i+0x1ba>
 800a9ba:	8019      	strh	r1, [r3, #0]
 800a9bc:	2300      	movs	r3, #0
 800a9be:	6123      	str	r3, [r4, #16]
 800a9c0:	4616      	mov	r6, r2
 800a9c2:	e7bc      	b.n	800a93e <_printf_i+0x146>
 800a9c4:	6833      	ldr	r3, [r6, #0]
 800a9c6:	1d1a      	adds	r2, r3, #4
 800a9c8:	6032      	str	r2, [r6, #0]
 800a9ca:	681e      	ldr	r6, [r3, #0]
 800a9cc:	6862      	ldr	r2, [r4, #4]
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7f5 fc85 	bl	80002e0 <memchr>
 800a9d6:	b108      	cbz	r0, 800a9dc <_printf_i+0x1e4>
 800a9d8:	1b80      	subs	r0, r0, r6
 800a9da:	6060      	str	r0, [r4, #4]
 800a9dc:	6863      	ldr	r3, [r4, #4]
 800a9de:	6123      	str	r3, [r4, #16]
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9e6:	e7aa      	b.n	800a93e <_printf_i+0x146>
 800a9e8:	6923      	ldr	r3, [r4, #16]
 800a9ea:	4632      	mov	r2, r6
 800a9ec:	4649      	mov	r1, r9
 800a9ee:	4640      	mov	r0, r8
 800a9f0:	47d0      	blx	sl
 800a9f2:	3001      	adds	r0, #1
 800a9f4:	d0ad      	beq.n	800a952 <_printf_i+0x15a>
 800a9f6:	6823      	ldr	r3, [r4, #0]
 800a9f8:	079b      	lsls	r3, r3, #30
 800a9fa:	d413      	bmi.n	800aa24 <_printf_i+0x22c>
 800a9fc:	68e0      	ldr	r0, [r4, #12]
 800a9fe:	9b03      	ldr	r3, [sp, #12]
 800aa00:	4298      	cmp	r0, r3
 800aa02:	bfb8      	it	lt
 800aa04:	4618      	movlt	r0, r3
 800aa06:	e7a6      	b.n	800a956 <_printf_i+0x15e>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	4632      	mov	r2, r6
 800aa0c:	4649      	mov	r1, r9
 800aa0e:	4640      	mov	r0, r8
 800aa10:	47d0      	blx	sl
 800aa12:	3001      	adds	r0, #1
 800aa14:	d09d      	beq.n	800a952 <_printf_i+0x15a>
 800aa16:	3501      	adds	r5, #1
 800aa18:	68e3      	ldr	r3, [r4, #12]
 800aa1a:	9903      	ldr	r1, [sp, #12]
 800aa1c:	1a5b      	subs	r3, r3, r1
 800aa1e:	42ab      	cmp	r3, r5
 800aa20:	dcf2      	bgt.n	800aa08 <_printf_i+0x210>
 800aa22:	e7eb      	b.n	800a9fc <_printf_i+0x204>
 800aa24:	2500      	movs	r5, #0
 800aa26:	f104 0619 	add.w	r6, r4, #25
 800aa2a:	e7f5      	b.n	800aa18 <_printf_i+0x220>
 800aa2c:	0800f1e8 	.word	0x0800f1e8
 800aa30:	0800f1f9 	.word	0x0800f1f9

0800aa34 <_scanf_float>:
 800aa34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa38:	b087      	sub	sp, #28
 800aa3a:	4691      	mov	r9, r2
 800aa3c:	9303      	str	r3, [sp, #12]
 800aa3e:	688b      	ldr	r3, [r1, #8]
 800aa40:	1e5a      	subs	r2, r3, #1
 800aa42:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800aa46:	bf81      	itttt	hi
 800aa48:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800aa4c:	eb03 0b05 	addhi.w	fp, r3, r5
 800aa50:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800aa54:	608b      	strhi	r3, [r1, #8]
 800aa56:	680b      	ldr	r3, [r1, #0]
 800aa58:	460a      	mov	r2, r1
 800aa5a:	f04f 0500 	mov.w	r5, #0
 800aa5e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800aa62:	f842 3b1c 	str.w	r3, [r2], #28
 800aa66:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800aa6a:	4680      	mov	r8, r0
 800aa6c:	460c      	mov	r4, r1
 800aa6e:	bf98      	it	ls
 800aa70:	f04f 0b00 	movls.w	fp, #0
 800aa74:	9201      	str	r2, [sp, #4]
 800aa76:	4616      	mov	r6, r2
 800aa78:	46aa      	mov	sl, r5
 800aa7a:	462f      	mov	r7, r5
 800aa7c:	9502      	str	r5, [sp, #8]
 800aa7e:	68a2      	ldr	r2, [r4, #8]
 800aa80:	b15a      	cbz	r2, 800aa9a <_scanf_float+0x66>
 800aa82:	f8d9 3000 	ldr.w	r3, [r9]
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	2b4e      	cmp	r3, #78	@ 0x4e
 800aa8a:	d863      	bhi.n	800ab54 <_scanf_float+0x120>
 800aa8c:	2b40      	cmp	r3, #64	@ 0x40
 800aa8e:	d83b      	bhi.n	800ab08 <_scanf_float+0xd4>
 800aa90:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800aa94:	b2c8      	uxtb	r0, r1
 800aa96:	280e      	cmp	r0, #14
 800aa98:	d939      	bls.n	800ab0e <_scanf_float+0xda>
 800aa9a:	b11f      	cbz	r7, 800aaa4 <_scanf_float+0x70>
 800aa9c:	6823      	ldr	r3, [r4, #0]
 800aa9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aaa2:	6023      	str	r3, [r4, #0]
 800aaa4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aaa8:	f1ba 0f01 	cmp.w	sl, #1
 800aaac:	f200 8114 	bhi.w	800acd8 <_scanf_float+0x2a4>
 800aab0:	9b01      	ldr	r3, [sp, #4]
 800aab2:	429e      	cmp	r6, r3
 800aab4:	f200 8105 	bhi.w	800acc2 <_scanf_float+0x28e>
 800aab8:	2001      	movs	r0, #1
 800aaba:	b007      	add	sp, #28
 800aabc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800aac4:	2a0d      	cmp	r2, #13
 800aac6:	d8e8      	bhi.n	800aa9a <_scanf_float+0x66>
 800aac8:	a101      	add	r1, pc, #4	@ (adr r1, 800aad0 <_scanf_float+0x9c>)
 800aaca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800aace:	bf00      	nop
 800aad0:	0800ac19 	.word	0x0800ac19
 800aad4:	0800aa9b 	.word	0x0800aa9b
 800aad8:	0800aa9b 	.word	0x0800aa9b
 800aadc:	0800aa9b 	.word	0x0800aa9b
 800aae0:	0800ac75 	.word	0x0800ac75
 800aae4:	0800ac4f 	.word	0x0800ac4f
 800aae8:	0800aa9b 	.word	0x0800aa9b
 800aaec:	0800aa9b 	.word	0x0800aa9b
 800aaf0:	0800ac27 	.word	0x0800ac27
 800aaf4:	0800aa9b 	.word	0x0800aa9b
 800aaf8:	0800aa9b 	.word	0x0800aa9b
 800aafc:	0800aa9b 	.word	0x0800aa9b
 800ab00:	0800aa9b 	.word	0x0800aa9b
 800ab04:	0800abe3 	.word	0x0800abe3
 800ab08:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ab0c:	e7da      	b.n	800aac4 <_scanf_float+0x90>
 800ab0e:	290e      	cmp	r1, #14
 800ab10:	d8c3      	bhi.n	800aa9a <_scanf_float+0x66>
 800ab12:	a001      	add	r0, pc, #4	@ (adr r0, 800ab18 <_scanf_float+0xe4>)
 800ab14:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ab18:	0800abd3 	.word	0x0800abd3
 800ab1c:	0800aa9b 	.word	0x0800aa9b
 800ab20:	0800abd3 	.word	0x0800abd3
 800ab24:	0800ac63 	.word	0x0800ac63
 800ab28:	0800aa9b 	.word	0x0800aa9b
 800ab2c:	0800ab75 	.word	0x0800ab75
 800ab30:	0800abb9 	.word	0x0800abb9
 800ab34:	0800abb9 	.word	0x0800abb9
 800ab38:	0800abb9 	.word	0x0800abb9
 800ab3c:	0800abb9 	.word	0x0800abb9
 800ab40:	0800abb9 	.word	0x0800abb9
 800ab44:	0800abb9 	.word	0x0800abb9
 800ab48:	0800abb9 	.word	0x0800abb9
 800ab4c:	0800abb9 	.word	0x0800abb9
 800ab50:	0800abb9 	.word	0x0800abb9
 800ab54:	2b6e      	cmp	r3, #110	@ 0x6e
 800ab56:	d809      	bhi.n	800ab6c <_scanf_float+0x138>
 800ab58:	2b60      	cmp	r3, #96	@ 0x60
 800ab5a:	d8b1      	bhi.n	800aac0 <_scanf_float+0x8c>
 800ab5c:	2b54      	cmp	r3, #84	@ 0x54
 800ab5e:	d07b      	beq.n	800ac58 <_scanf_float+0x224>
 800ab60:	2b59      	cmp	r3, #89	@ 0x59
 800ab62:	d19a      	bne.n	800aa9a <_scanf_float+0x66>
 800ab64:	2d07      	cmp	r5, #7
 800ab66:	d198      	bne.n	800aa9a <_scanf_float+0x66>
 800ab68:	2508      	movs	r5, #8
 800ab6a:	e02f      	b.n	800abcc <_scanf_float+0x198>
 800ab6c:	2b74      	cmp	r3, #116	@ 0x74
 800ab6e:	d073      	beq.n	800ac58 <_scanf_float+0x224>
 800ab70:	2b79      	cmp	r3, #121	@ 0x79
 800ab72:	e7f6      	b.n	800ab62 <_scanf_float+0x12e>
 800ab74:	6821      	ldr	r1, [r4, #0]
 800ab76:	05c8      	lsls	r0, r1, #23
 800ab78:	d51e      	bpl.n	800abb8 <_scanf_float+0x184>
 800ab7a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ab7e:	6021      	str	r1, [r4, #0]
 800ab80:	3701      	adds	r7, #1
 800ab82:	f1bb 0f00 	cmp.w	fp, #0
 800ab86:	d003      	beq.n	800ab90 <_scanf_float+0x15c>
 800ab88:	3201      	adds	r2, #1
 800ab8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ab8e:	60a2      	str	r2, [r4, #8]
 800ab90:	68a3      	ldr	r3, [r4, #8]
 800ab92:	3b01      	subs	r3, #1
 800ab94:	60a3      	str	r3, [r4, #8]
 800ab96:	6923      	ldr	r3, [r4, #16]
 800ab98:	3301      	adds	r3, #1
 800ab9a:	6123      	str	r3, [r4, #16]
 800ab9c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800aba0:	3b01      	subs	r3, #1
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	f8c9 3004 	str.w	r3, [r9, #4]
 800aba8:	f340 8082 	ble.w	800acb0 <_scanf_float+0x27c>
 800abac:	f8d9 3000 	ldr.w	r3, [r9]
 800abb0:	3301      	adds	r3, #1
 800abb2:	f8c9 3000 	str.w	r3, [r9]
 800abb6:	e762      	b.n	800aa7e <_scanf_float+0x4a>
 800abb8:	eb1a 0105 	adds.w	r1, sl, r5
 800abbc:	f47f af6d 	bne.w	800aa9a <_scanf_float+0x66>
 800abc0:	6822      	ldr	r2, [r4, #0]
 800abc2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800abc6:	6022      	str	r2, [r4, #0]
 800abc8:	460d      	mov	r5, r1
 800abca:	468a      	mov	sl, r1
 800abcc:	f806 3b01 	strb.w	r3, [r6], #1
 800abd0:	e7de      	b.n	800ab90 <_scanf_float+0x15c>
 800abd2:	6822      	ldr	r2, [r4, #0]
 800abd4:	0610      	lsls	r0, r2, #24
 800abd6:	f57f af60 	bpl.w	800aa9a <_scanf_float+0x66>
 800abda:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800abde:	6022      	str	r2, [r4, #0]
 800abe0:	e7f4      	b.n	800abcc <_scanf_float+0x198>
 800abe2:	f1ba 0f00 	cmp.w	sl, #0
 800abe6:	d10c      	bne.n	800ac02 <_scanf_float+0x1ce>
 800abe8:	b977      	cbnz	r7, 800ac08 <_scanf_float+0x1d4>
 800abea:	6822      	ldr	r2, [r4, #0]
 800abec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800abf0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800abf4:	d108      	bne.n	800ac08 <_scanf_float+0x1d4>
 800abf6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800abfa:	6022      	str	r2, [r4, #0]
 800abfc:	f04f 0a01 	mov.w	sl, #1
 800ac00:	e7e4      	b.n	800abcc <_scanf_float+0x198>
 800ac02:	f1ba 0f02 	cmp.w	sl, #2
 800ac06:	d050      	beq.n	800acaa <_scanf_float+0x276>
 800ac08:	2d01      	cmp	r5, #1
 800ac0a:	d002      	beq.n	800ac12 <_scanf_float+0x1de>
 800ac0c:	2d04      	cmp	r5, #4
 800ac0e:	f47f af44 	bne.w	800aa9a <_scanf_float+0x66>
 800ac12:	3501      	adds	r5, #1
 800ac14:	b2ed      	uxtb	r5, r5
 800ac16:	e7d9      	b.n	800abcc <_scanf_float+0x198>
 800ac18:	f1ba 0f01 	cmp.w	sl, #1
 800ac1c:	f47f af3d 	bne.w	800aa9a <_scanf_float+0x66>
 800ac20:	f04f 0a02 	mov.w	sl, #2
 800ac24:	e7d2      	b.n	800abcc <_scanf_float+0x198>
 800ac26:	b975      	cbnz	r5, 800ac46 <_scanf_float+0x212>
 800ac28:	2f00      	cmp	r7, #0
 800ac2a:	f47f af37 	bne.w	800aa9c <_scanf_float+0x68>
 800ac2e:	6822      	ldr	r2, [r4, #0]
 800ac30:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ac34:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ac38:	f040 80fc 	bne.w	800ae34 <_scanf_float+0x400>
 800ac3c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ac40:	6022      	str	r2, [r4, #0]
 800ac42:	2501      	movs	r5, #1
 800ac44:	e7c2      	b.n	800abcc <_scanf_float+0x198>
 800ac46:	2d03      	cmp	r5, #3
 800ac48:	d0e3      	beq.n	800ac12 <_scanf_float+0x1de>
 800ac4a:	2d05      	cmp	r5, #5
 800ac4c:	e7df      	b.n	800ac0e <_scanf_float+0x1da>
 800ac4e:	2d02      	cmp	r5, #2
 800ac50:	f47f af23 	bne.w	800aa9a <_scanf_float+0x66>
 800ac54:	2503      	movs	r5, #3
 800ac56:	e7b9      	b.n	800abcc <_scanf_float+0x198>
 800ac58:	2d06      	cmp	r5, #6
 800ac5a:	f47f af1e 	bne.w	800aa9a <_scanf_float+0x66>
 800ac5e:	2507      	movs	r5, #7
 800ac60:	e7b4      	b.n	800abcc <_scanf_float+0x198>
 800ac62:	6822      	ldr	r2, [r4, #0]
 800ac64:	0591      	lsls	r1, r2, #22
 800ac66:	f57f af18 	bpl.w	800aa9a <_scanf_float+0x66>
 800ac6a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ac6e:	6022      	str	r2, [r4, #0]
 800ac70:	9702      	str	r7, [sp, #8]
 800ac72:	e7ab      	b.n	800abcc <_scanf_float+0x198>
 800ac74:	6822      	ldr	r2, [r4, #0]
 800ac76:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ac7a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ac7e:	d005      	beq.n	800ac8c <_scanf_float+0x258>
 800ac80:	0550      	lsls	r0, r2, #21
 800ac82:	f57f af0a 	bpl.w	800aa9a <_scanf_float+0x66>
 800ac86:	2f00      	cmp	r7, #0
 800ac88:	f000 80d4 	beq.w	800ae34 <_scanf_float+0x400>
 800ac8c:	0591      	lsls	r1, r2, #22
 800ac8e:	bf58      	it	pl
 800ac90:	9902      	ldrpl	r1, [sp, #8]
 800ac92:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ac96:	bf58      	it	pl
 800ac98:	1a79      	subpl	r1, r7, r1
 800ac9a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ac9e:	bf58      	it	pl
 800aca0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800aca4:	6022      	str	r2, [r4, #0]
 800aca6:	2700      	movs	r7, #0
 800aca8:	e790      	b.n	800abcc <_scanf_float+0x198>
 800acaa:	f04f 0a03 	mov.w	sl, #3
 800acae:	e78d      	b.n	800abcc <_scanf_float+0x198>
 800acb0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800acb4:	4649      	mov	r1, r9
 800acb6:	4640      	mov	r0, r8
 800acb8:	4798      	blx	r3
 800acba:	2800      	cmp	r0, #0
 800acbc:	f43f aedf 	beq.w	800aa7e <_scanf_float+0x4a>
 800acc0:	e6eb      	b.n	800aa9a <_scanf_float+0x66>
 800acc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800acc6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800acca:	464a      	mov	r2, r9
 800accc:	4640      	mov	r0, r8
 800acce:	4798      	blx	r3
 800acd0:	6923      	ldr	r3, [r4, #16]
 800acd2:	3b01      	subs	r3, #1
 800acd4:	6123      	str	r3, [r4, #16]
 800acd6:	e6eb      	b.n	800aab0 <_scanf_float+0x7c>
 800acd8:	1e6b      	subs	r3, r5, #1
 800acda:	2b06      	cmp	r3, #6
 800acdc:	d824      	bhi.n	800ad28 <_scanf_float+0x2f4>
 800acde:	2d02      	cmp	r5, #2
 800ace0:	d836      	bhi.n	800ad50 <_scanf_float+0x31c>
 800ace2:	9b01      	ldr	r3, [sp, #4]
 800ace4:	429e      	cmp	r6, r3
 800ace6:	f67f aee7 	bls.w	800aab8 <_scanf_float+0x84>
 800acea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800acee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800acf2:	464a      	mov	r2, r9
 800acf4:	4640      	mov	r0, r8
 800acf6:	4798      	blx	r3
 800acf8:	6923      	ldr	r3, [r4, #16]
 800acfa:	3b01      	subs	r3, #1
 800acfc:	6123      	str	r3, [r4, #16]
 800acfe:	e7f0      	b.n	800ace2 <_scanf_float+0x2ae>
 800ad00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad04:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ad08:	464a      	mov	r2, r9
 800ad0a:	4640      	mov	r0, r8
 800ad0c:	4798      	blx	r3
 800ad0e:	6923      	ldr	r3, [r4, #16]
 800ad10:	3b01      	subs	r3, #1
 800ad12:	6123      	str	r3, [r4, #16]
 800ad14:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad18:	fa5f fa8a 	uxtb.w	sl, sl
 800ad1c:	f1ba 0f02 	cmp.w	sl, #2
 800ad20:	d1ee      	bne.n	800ad00 <_scanf_float+0x2cc>
 800ad22:	3d03      	subs	r5, #3
 800ad24:	b2ed      	uxtb	r5, r5
 800ad26:	1b76      	subs	r6, r6, r5
 800ad28:	6823      	ldr	r3, [r4, #0]
 800ad2a:	05da      	lsls	r2, r3, #23
 800ad2c:	d530      	bpl.n	800ad90 <_scanf_float+0x35c>
 800ad2e:	055b      	lsls	r3, r3, #21
 800ad30:	d511      	bpl.n	800ad56 <_scanf_float+0x322>
 800ad32:	9b01      	ldr	r3, [sp, #4]
 800ad34:	429e      	cmp	r6, r3
 800ad36:	f67f aebf 	bls.w	800aab8 <_scanf_float+0x84>
 800ad3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad42:	464a      	mov	r2, r9
 800ad44:	4640      	mov	r0, r8
 800ad46:	4798      	blx	r3
 800ad48:	6923      	ldr	r3, [r4, #16]
 800ad4a:	3b01      	subs	r3, #1
 800ad4c:	6123      	str	r3, [r4, #16]
 800ad4e:	e7f0      	b.n	800ad32 <_scanf_float+0x2fe>
 800ad50:	46aa      	mov	sl, r5
 800ad52:	46b3      	mov	fp, r6
 800ad54:	e7de      	b.n	800ad14 <_scanf_float+0x2e0>
 800ad56:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ad5a:	6923      	ldr	r3, [r4, #16]
 800ad5c:	2965      	cmp	r1, #101	@ 0x65
 800ad5e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ad62:	f106 35ff 	add.w	r5, r6, #4294967295
 800ad66:	6123      	str	r3, [r4, #16]
 800ad68:	d00c      	beq.n	800ad84 <_scanf_float+0x350>
 800ad6a:	2945      	cmp	r1, #69	@ 0x45
 800ad6c:	d00a      	beq.n	800ad84 <_scanf_float+0x350>
 800ad6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad72:	464a      	mov	r2, r9
 800ad74:	4640      	mov	r0, r8
 800ad76:	4798      	blx	r3
 800ad78:	6923      	ldr	r3, [r4, #16]
 800ad7a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ad7e:	3b01      	subs	r3, #1
 800ad80:	1eb5      	subs	r5, r6, #2
 800ad82:	6123      	str	r3, [r4, #16]
 800ad84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad88:	464a      	mov	r2, r9
 800ad8a:	4640      	mov	r0, r8
 800ad8c:	4798      	blx	r3
 800ad8e:	462e      	mov	r6, r5
 800ad90:	6822      	ldr	r2, [r4, #0]
 800ad92:	f012 0210 	ands.w	r2, r2, #16
 800ad96:	d001      	beq.n	800ad9c <_scanf_float+0x368>
 800ad98:	2000      	movs	r0, #0
 800ad9a:	e68e      	b.n	800aaba <_scanf_float+0x86>
 800ad9c:	7032      	strb	r2, [r6, #0]
 800ad9e:	6823      	ldr	r3, [r4, #0]
 800ada0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ada4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ada8:	d123      	bne.n	800adf2 <_scanf_float+0x3be>
 800adaa:	9b02      	ldr	r3, [sp, #8]
 800adac:	429f      	cmp	r7, r3
 800adae:	d00a      	beq.n	800adc6 <_scanf_float+0x392>
 800adb0:	1bda      	subs	r2, r3, r7
 800adb2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800adb6:	429e      	cmp	r6, r3
 800adb8:	bf28      	it	cs
 800adba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800adbe:	491e      	ldr	r1, [pc, #120]	@ (800ae38 <_scanf_float+0x404>)
 800adc0:	4630      	mov	r0, r6
 800adc2:	f000 f8ff 	bl	800afc4 <siprintf>
 800adc6:	9901      	ldr	r1, [sp, #4]
 800adc8:	2200      	movs	r2, #0
 800adca:	4640      	mov	r0, r8
 800adcc:	f002 fb7a 	bl	800d4c4 <_strtod_r>
 800add0:	9b03      	ldr	r3, [sp, #12]
 800add2:	6821      	ldr	r1, [r4, #0]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f011 0f02 	tst.w	r1, #2
 800adda:	f103 0204 	add.w	r2, r3, #4
 800adde:	d015      	beq.n	800ae0c <_scanf_float+0x3d8>
 800ade0:	9903      	ldr	r1, [sp, #12]
 800ade2:	600a      	str	r2, [r1, #0]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	ed83 0b00 	vstr	d0, [r3]
 800adea:	68e3      	ldr	r3, [r4, #12]
 800adec:	3301      	adds	r3, #1
 800adee:	60e3      	str	r3, [r4, #12]
 800adf0:	e7d2      	b.n	800ad98 <_scanf_float+0x364>
 800adf2:	9b04      	ldr	r3, [sp, #16]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d0e6      	beq.n	800adc6 <_scanf_float+0x392>
 800adf8:	9905      	ldr	r1, [sp, #20]
 800adfa:	230a      	movs	r3, #10
 800adfc:	3101      	adds	r1, #1
 800adfe:	4640      	mov	r0, r8
 800ae00:	f002 fbe0 	bl	800d5c4 <_strtol_r>
 800ae04:	9b04      	ldr	r3, [sp, #16]
 800ae06:	9e05      	ldr	r6, [sp, #20]
 800ae08:	1ac2      	subs	r2, r0, r3
 800ae0a:	e7d2      	b.n	800adb2 <_scanf_float+0x37e>
 800ae0c:	f011 0f04 	tst.w	r1, #4
 800ae10:	9903      	ldr	r1, [sp, #12]
 800ae12:	600a      	str	r2, [r1, #0]
 800ae14:	d1e6      	bne.n	800ade4 <_scanf_float+0x3b0>
 800ae16:	eeb4 0b40 	vcmp.f64	d0, d0
 800ae1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae1e:	681d      	ldr	r5, [r3, #0]
 800ae20:	d705      	bvc.n	800ae2e <_scanf_float+0x3fa>
 800ae22:	4806      	ldr	r0, [pc, #24]	@ (800ae3c <_scanf_float+0x408>)
 800ae24:	f000 fa06 	bl	800b234 <nanf>
 800ae28:	ed85 0a00 	vstr	s0, [r5]
 800ae2c:	e7dd      	b.n	800adea <_scanf_float+0x3b6>
 800ae2e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ae32:	e7f9      	b.n	800ae28 <_scanf_float+0x3f4>
 800ae34:	2700      	movs	r7, #0
 800ae36:	e635      	b.n	800aaa4 <_scanf_float+0x70>
 800ae38:	0800f20a 	.word	0x0800f20a
 800ae3c:	0800f366 	.word	0x0800f366

0800ae40 <std>:
 800ae40:	2300      	movs	r3, #0
 800ae42:	b510      	push	{r4, lr}
 800ae44:	4604      	mov	r4, r0
 800ae46:	e9c0 3300 	strd	r3, r3, [r0]
 800ae4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae4e:	6083      	str	r3, [r0, #8]
 800ae50:	8181      	strh	r1, [r0, #12]
 800ae52:	6643      	str	r3, [r0, #100]	@ 0x64
 800ae54:	81c2      	strh	r2, [r0, #14]
 800ae56:	6183      	str	r3, [r0, #24]
 800ae58:	4619      	mov	r1, r3
 800ae5a:	2208      	movs	r2, #8
 800ae5c:	305c      	adds	r0, #92	@ 0x5c
 800ae5e:	f000 f944 	bl	800b0ea <memset>
 800ae62:	4b0d      	ldr	r3, [pc, #52]	@ (800ae98 <std+0x58>)
 800ae64:	6263      	str	r3, [r4, #36]	@ 0x24
 800ae66:	4b0d      	ldr	r3, [pc, #52]	@ (800ae9c <std+0x5c>)
 800ae68:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ae6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aea0 <std+0x60>)
 800ae6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ae6e:	4b0d      	ldr	r3, [pc, #52]	@ (800aea4 <std+0x64>)
 800ae70:	6323      	str	r3, [r4, #48]	@ 0x30
 800ae72:	4b0d      	ldr	r3, [pc, #52]	@ (800aea8 <std+0x68>)
 800ae74:	6224      	str	r4, [r4, #32]
 800ae76:	429c      	cmp	r4, r3
 800ae78:	d006      	beq.n	800ae88 <std+0x48>
 800ae7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ae7e:	4294      	cmp	r4, r2
 800ae80:	d002      	beq.n	800ae88 <std+0x48>
 800ae82:	33d0      	adds	r3, #208	@ 0xd0
 800ae84:	429c      	cmp	r4, r3
 800ae86:	d105      	bne.n	800ae94 <std+0x54>
 800ae88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ae8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae90:	f000 b9be 	b.w	800b210 <__retarget_lock_init_recursive>
 800ae94:	bd10      	pop	{r4, pc}
 800ae96:	bf00      	nop
 800ae98:	0800b061 	.word	0x0800b061
 800ae9c:	0800b087 	.word	0x0800b087
 800aea0:	0800b0bf 	.word	0x0800b0bf
 800aea4:	0800b0e3 	.word	0x0800b0e3
 800aea8:	24000550 	.word	0x24000550

0800aeac <stdio_exit_handler>:
 800aeac:	4a02      	ldr	r2, [pc, #8]	@ (800aeb8 <stdio_exit_handler+0xc>)
 800aeae:	4903      	ldr	r1, [pc, #12]	@ (800aebc <stdio_exit_handler+0x10>)
 800aeb0:	4803      	ldr	r0, [pc, #12]	@ (800aec0 <stdio_exit_handler+0x14>)
 800aeb2:	f000 b869 	b.w	800af88 <_fwalk_sglue>
 800aeb6:	bf00      	nop
 800aeb8:	24000040 	.word	0x24000040
 800aebc:	0800dfbd 	.word	0x0800dfbd
 800aec0:	24000050 	.word	0x24000050

0800aec4 <cleanup_stdio>:
 800aec4:	6841      	ldr	r1, [r0, #4]
 800aec6:	4b0c      	ldr	r3, [pc, #48]	@ (800aef8 <cleanup_stdio+0x34>)
 800aec8:	4299      	cmp	r1, r3
 800aeca:	b510      	push	{r4, lr}
 800aecc:	4604      	mov	r4, r0
 800aece:	d001      	beq.n	800aed4 <cleanup_stdio+0x10>
 800aed0:	f003 f874 	bl	800dfbc <_fflush_r>
 800aed4:	68a1      	ldr	r1, [r4, #8]
 800aed6:	4b09      	ldr	r3, [pc, #36]	@ (800aefc <cleanup_stdio+0x38>)
 800aed8:	4299      	cmp	r1, r3
 800aeda:	d002      	beq.n	800aee2 <cleanup_stdio+0x1e>
 800aedc:	4620      	mov	r0, r4
 800aede:	f003 f86d 	bl	800dfbc <_fflush_r>
 800aee2:	68e1      	ldr	r1, [r4, #12]
 800aee4:	4b06      	ldr	r3, [pc, #24]	@ (800af00 <cleanup_stdio+0x3c>)
 800aee6:	4299      	cmp	r1, r3
 800aee8:	d004      	beq.n	800aef4 <cleanup_stdio+0x30>
 800aeea:	4620      	mov	r0, r4
 800aeec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aef0:	f003 b864 	b.w	800dfbc <_fflush_r>
 800aef4:	bd10      	pop	{r4, pc}
 800aef6:	bf00      	nop
 800aef8:	24000550 	.word	0x24000550
 800aefc:	240005b8 	.word	0x240005b8
 800af00:	24000620 	.word	0x24000620

0800af04 <global_stdio_init.part.0>:
 800af04:	b510      	push	{r4, lr}
 800af06:	4b0b      	ldr	r3, [pc, #44]	@ (800af34 <global_stdio_init.part.0+0x30>)
 800af08:	4c0b      	ldr	r4, [pc, #44]	@ (800af38 <global_stdio_init.part.0+0x34>)
 800af0a:	4a0c      	ldr	r2, [pc, #48]	@ (800af3c <global_stdio_init.part.0+0x38>)
 800af0c:	601a      	str	r2, [r3, #0]
 800af0e:	4620      	mov	r0, r4
 800af10:	2200      	movs	r2, #0
 800af12:	2104      	movs	r1, #4
 800af14:	f7ff ff94 	bl	800ae40 <std>
 800af18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800af1c:	2201      	movs	r2, #1
 800af1e:	2109      	movs	r1, #9
 800af20:	f7ff ff8e 	bl	800ae40 <std>
 800af24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800af28:	2202      	movs	r2, #2
 800af2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af2e:	2112      	movs	r1, #18
 800af30:	f7ff bf86 	b.w	800ae40 <std>
 800af34:	24000688 	.word	0x24000688
 800af38:	24000550 	.word	0x24000550
 800af3c:	0800aead 	.word	0x0800aead

0800af40 <__sfp_lock_acquire>:
 800af40:	4801      	ldr	r0, [pc, #4]	@ (800af48 <__sfp_lock_acquire+0x8>)
 800af42:	f000 b966 	b.w	800b212 <__retarget_lock_acquire_recursive>
 800af46:	bf00      	nop
 800af48:	24000691 	.word	0x24000691

0800af4c <__sfp_lock_release>:
 800af4c:	4801      	ldr	r0, [pc, #4]	@ (800af54 <__sfp_lock_release+0x8>)
 800af4e:	f000 b961 	b.w	800b214 <__retarget_lock_release_recursive>
 800af52:	bf00      	nop
 800af54:	24000691 	.word	0x24000691

0800af58 <__sinit>:
 800af58:	b510      	push	{r4, lr}
 800af5a:	4604      	mov	r4, r0
 800af5c:	f7ff fff0 	bl	800af40 <__sfp_lock_acquire>
 800af60:	6a23      	ldr	r3, [r4, #32]
 800af62:	b11b      	cbz	r3, 800af6c <__sinit+0x14>
 800af64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af68:	f7ff bff0 	b.w	800af4c <__sfp_lock_release>
 800af6c:	4b04      	ldr	r3, [pc, #16]	@ (800af80 <__sinit+0x28>)
 800af6e:	6223      	str	r3, [r4, #32]
 800af70:	4b04      	ldr	r3, [pc, #16]	@ (800af84 <__sinit+0x2c>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d1f5      	bne.n	800af64 <__sinit+0xc>
 800af78:	f7ff ffc4 	bl	800af04 <global_stdio_init.part.0>
 800af7c:	e7f2      	b.n	800af64 <__sinit+0xc>
 800af7e:	bf00      	nop
 800af80:	0800aec5 	.word	0x0800aec5
 800af84:	24000688 	.word	0x24000688

0800af88 <_fwalk_sglue>:
 800af88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af8c:	4607      	mov	r7, r0
 800af8e:	4688      	mov	r8, r1
 800af90:	4614      	mov	r4, r2
 800af92:	2600      	movs	r6, #0
 800af94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800af98:	f1b9 0901 	subs.w	r9, r9, #1
 800af9c:	d505      	bpl.n	800afaa <_fwalk_sglue+0x22>
 800af9e:	6824      	ldr	r4, [r4, #0]
 800afa0:	2c00      	cmp	r4, #0
 800afa2:	d1f7      	bne.n	800af94 <_fwalk_sglue+0xc>
 800afa4:	4630      	mov	r0, r6
 800afa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afaa:	89ab      	ldrh	r3, [r5, #12]
 800afac:	2b01      	cmp	r3, #1
 800afae:	d907      	bls.n	800afc0 <_fwalk_sglue+0x38>
 800afb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800afb4:	3301      	adds	r3, #1
 800afb6:	d003      	beq.n	800afc0 <_fwalk_sglue+0x38>
 800afb8:	4629      	mov	r1, r5
 800afba:	4638      	mov	r0, r7
 800afbc:	47c0      	blx	r8
 800afbe:	4306      	orrs	r6, r0
 800afc0:	3568      	adds	r5, #104	@ 0x68
 800afc2:	e7e9      	b.n	800af98 <_fwalk_sglue+0x10>

0800afc4 <siprintf>:
 800afc4:	b40e      	push	{r1, r2, r3}
 800afc6:	b510      	push	{r4, lr}
 800afc8:	b09d      	sub	sp, #116	@ 0x74
 800afca:	ab1f      	add	r3, sp, #124	@ 0x7c
 800afcc:	9002      	str	r0, [sp, #8]
 800afce:	9006      	str	r0, [sp, #24]
 800afd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800afd4:	480a      	ldr	r0, [pc, #40]	@ (800b000 <siprintf+0x3c>)
 800afd6:	9107      	str	r1, [sp, #28]
 800afd8:	9104      	str	r1, [sp, #16]
 800afda:	490a      	ldr	r1, [pc, #40]	@ (800b004 <siprintf+0x40>)
 800afdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800afe0:	9105      	str	r1, [sp, #20]
 800afe2:	2400      	movs	r4, #0
 800afe4:	a902      	add	r1, sp, #8
 800afe6:	6800      	ldr	r0, [r0, #0]
 800afe8:	9301      	str	r3, [sp, #4]
 800afea:	941b      	str	r4, [sp, #108]	@ 0x6c
 800afec:	f002 fb48 	bl	800d680 <_svfiprintf_r>
 800aff0:	9b02      	ldr	r3, [sp, #8]
 800aff2:	701c      	strb	r4, [r3, #0]
 800aff4:	b01d      	add	sp, #116	@ 0x74
 800aff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800affa:	b003      	add	sp, #12
 800affc:	4770      	bx	lr
 800affe:	bf00      	nop
 800b000:	2400004c 	.word	0x2400004c
 800b004:	ffff0208 	.word	0xffff0208

0800b008 <siscanf>:
 800b008:	b40e      	push	{r1, r2, r3}
 800b00a:	b570      	push	{r4, r5, r6, lr}
 800b00c:	b09d      	sub	sp, #116	@ 0x74
 800b00e:	ac21      	add	r4, sp, #132	@ 0x84
 800b010:	2500      	movs	r5, #0
 800b012:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800b016:	f854 6b04 	ldr.w	r6, [r4], #4
 800b01a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b01e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800b020:	9002      	str	r0, [sp, #8]
 800b022:	9006      	str	r0, [sp, #24]
 800b024:	f7f5 f9ac 	bl	8000380 <strlen>
 800b028:	4b0b      	ldr	r3, [pc, #44]	@ (800b058 <siscanf+0x50>)
 800b02a:	9003      	str	r0, [sp, #12]
 800b02c:	9007      	str	r0, [sp, #28]
 800b02e:	480b      	ldr	r0, [pc, #44]	@ (800b05c <siscanf+0x54>)
 800b030:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b032:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b036:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b03a:	4632      	mov	r2, r6
 800b03c:	4623      	mov	r3, r4
 800b03e:	a902      	add	r1, sp, #8
 800b040:	6800      	ldr	r0, [r0, #0]
 800b042:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b044:	9514      	str	r5, [sp, #80]	@ 0x50
 800b046:	9401      	str	r4, [sp, #4]
 800b048:	f002 fc70 	bl	800d92c <__ssvfiscanf_r>
 800b04c:	b01d      	add	sp, #116	@ 0x74
 800b04e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b052:	b003      	add	sp, #12
 800b054:	4770      	bx	lr
 800b056:	bf00      	nop
 800b058:	0800b083 	.word	0x0800b083
 800b05c:	2400004c 	.word	0x2400004c

0800b060 <__sread>:
 800b060:	b510      	push	{r4, lr}
 800b062:	460c      	mov	r4, r1
 800b064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b068:	f000 f884 	bl	800b174 <_read_r>
 800b06c:	2800      	cmp	r0, #0
 800b06e:	bfab      	itete	ge
 800b070:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b072:	89a3      	ldrhlt	r3, [r4, #12]
 800b074:	181b      	addge	r3, r3, r0
 800b076:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b07a:	bfac      	ite	ge
 800b07c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b07e:	81a3      	strhlt	r3, [r4, #12]
 800b080:	bd10      	pop	{r4, pc}

0800b082 <__seofread>:
 800b082:	2000      	movs	r0, #0
 800b084:	4770      	bx	lr

0800b086 <__swrite>:
 800b086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b08a:	461f      	mov	r7, r3
 800b08c:	898b      	ldrh	r3, [r1, #12]
 800b08e:	05db      	lsls	r3, r3, #23
 800b090:	4605      	mov	r5, r0
 800b092:	460c      	mov	r4, r1
 800b094:	4616      	mov	r6, r2
 800b096:	d505      	bpl.n	800b0a4 <__swrite+0x1e>
 800b098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b09c:	2302      	movs	r3, #2
 800b09e:	2200      	movs	r2, #0
 800b0a0:	f000 f856 	bl	800b150 <_lseek_r>
 800b0a4:	89a3      	ldrh	r3, [r4, #12]
 800b0a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0ae:	81a3      	strh	r3, [r4, #12]
 800b0b0:	4632      	mov	r2, r6
 800b0b2:	463b      	mov	r3, r7
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ba:	f000 b86d 	b.w	800b198 <_write_r>

0800b0be <__sseek>:
 800b0be:	b510      	push	{r4, lr}
 800b0c0:	460c      	mov	r4, r1
 800b0c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0c6:	f000 f843 	bl	800b150 <_lseek_r>
 800b0ca:	1c43      	adds	r3, r0, #1
 800b0cc:	89a3      	ldrh	r3, [r4, #12]
 800b0ce:	bf15      	itete	ne
 800b0d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b0d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b0d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b0da:	81a3      	strheq	r3, [r4, #12]
 800b0dc:	bf18      	it	ne
 800b0de:	81a3      	strhne	r3, [r4, #12]
 800b0e0:	bd10      	pop	{r4, pc}

0800b0e2 <__sclose>:
 800b0e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0e6:	f000 b823 	b.w	800b130 <_close_r>

0800b0ea <memset>:
 800b0ea:	4402      	add	r2, r0
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d100      	bne.n	800b0f4 <memset+0xa>
 800b0f2:	4770      	bx	lr
 800b0f4:	f803 1b01 	strb.w	r1, [r3], #1
 800b0f8:	e7f9      	b.n	800b0ee <memset+0x4>

0800b0fa <strrchr>:
 800b0fa:	b538      	push	{r3, r4, r5, lr}
 800b0fc:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800b100:	4603      	mov	r3, r0
 800b102:	d10e      	bne.n	800b122 <strrchr+0x28>
 800b104:	4621      	mov	r1, r4
 800b106:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b10a:	f003 b80c 	b.w	800e126 <strchr>
 800b10e:	1c43      	adds	r3, r0, #1
 800b110:	4605      	mov	r5, r0
 800b112:	4621      	mov	r1, r4
 800b114:	4618      	mov	r0, r3
 800b116:	f003 f806 	bl	800e126 <strchr>
 800b11a:	2800      	cmp	r0, #0
 800b11c:	d1f7      	bne.n	800b10e <strrchr+0x14>
 800b11e:	4628      	mov	r0, r5
 800b120:	bd38      	pop	{r3, r4, r5, pc}
 800b122:	2500      	movs	r5, #0
 800b124:	e7f5      	b.n	800b112 <strrchr+0x18>
	...

0800b128 <_localeconv_r>:
 800b128:	4800      	ldr	r0, [pc, #0]	@ (800b12c <_localeconv_r+0x4>)
 800b12a:	4770      	bx	lr
 800b12c:	2400018c 	.word	0x2400018c

0800b130 <_close_r>:
 800b130:	b538      	push	{r3, r4, r5, lr}
 800b132:	4d06      	ldr	r5, [pc, #24]	@ (800b14c <_close_r+0x1c>)
 800b134:	2300      	movs	r3, #0
 800b136:	4604      	mov	r4, r0
 800b138:	4608      	mov	r0, r1
 800b13a:	602b      	str	r3, [r5, #0]
 800b13c:	f7f6 fc5b 	bl	80019f6 <_close>
 800b140:	1c43      	adds	r3, r0, #1
 800b142:	d102      	bne.n	800b14a <_close_r+0x1a>
 800b144:	682b      	ldr	r3, [r5, #0]
 800b146:	b103      	cbz	r3, 800b14a <_close_r+0x1a>
 800b148:	6023      	str	r3, [r4, #0]
 800b14a:	bd38      	pop	{r3, r4, r5, pc}
 800b14c:	2400068c 	.word	0x2400068c

0800b150 <_lseek_r>:
 800b150:	b538      	push	{r3, r4, r5, lr}
 800b152:	4d07      	ldr	r5, [pc, #28]	@ (800b170 <_lseek_r+0x20>)
 800b154:	4604      	mov	r4, r0
 800b156:	4608      	mov	r0, r1
 800b158:	4611      	mov	r1, r2
 800b15a:	2200      	movs	r2, #0
 800b15c:	602a      	str	r2, [r5, #0]
 800b15e:	461a      	mov	r2, r3
 800b160:	f7f6 fc70 	bl	8001a44 <_lseek>
 800b164:	1c43      	adds	r3, r0, #1
 800b166:	d102      	bne.n	800b16e <_lseek_r+0x1e>
 800b168:	682b      	ldr	r3, [r5, #0]
 800b16a:	b103      	cbz	r3, 800b16e <_lseek_r+0x1e>
 800b16c:	6023      	str	r3, [r4, #0]
 800b16e:	bd38      	pop	{r3, r4, r5, pc}
 800b170:	2400068c 	.word	0x2400068c

0800b174 <_read_r>:
 800b174:	b538      	push	{r3, r4, r5, lr}
 800b176:	4d07      	ldr	r5, [pc, #28]	@ (800b194 <_read_r+0x20>)
 800b178:	4604      	mov	r4, r0
 800b17a:	4608      	mov	r0, r1
 800b17c:	4611      	mov	r1, r2
 800b17e:	2200      	movs	r2, #0
 800b180:	602a      	str	r2, [r5, #0]
 800b182:	461a      	mov	r2, r3
 800b184:	f7f6 fbfe 	bl	8001984 <_read>
 800b188:	1c43      	adds	r3, r0, #1
 800b18a:	d102      	bne.n	800b192 <_read_r+0x1e>
 800b18c:	682b      	ldr	r3, [r5, #0]
 800b18e:	b103      	cbz	r3, 800b192 <_read_r+0x1e>
 800b190:	6023      	str	r3, [r4, #0]
 800b192:	bd38      	pop	{r3, r4, r5, pc}
 800b194:	2400068c 	.word	0x2400068c

0800b198 <_write_r>:
 800b198:	b538      	push	{r3, r4, r5, lr}
 800b19a:	4d07      	ldr	r5, [pc, #28]	@ (800b1b8 <_write_r+0x20>)
 800b19c:	4604      	mov	r4, r0
 800b19e:	4608      	mov	r0, r1
 800b1a0:	4611      	mov	r1, r2
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	602a      	str	r2, [r5, #0]
 800b1a6:	461a      	mov	r2, r3
 800b1a8:	f7f6 fc09 	bl	80019be <_write>
 800b1ac:	1c43      	adds	r3, r0, #1
 800b1ae:	d102      	bne.n	800b1b6 <_write_r+0x1e>
 800b1b0:	682b      	ldr	r3, [r5, #0]
 800b1b2:	b103      	cbz	r3, 800b1b6 <_write_r+0x1e>
 800b1b4:	6023      	str	r3, [r4, #0]
 800b1b6:	bd38      	pop	{r3, r4, r5, pc}
 800b1b8:	2400068c 	.word	0x2400068c

0800b1bc <__errno>:
 800b1bc:	4b01      	ldr	r3, [pc, #4]	@ (800b1c4 <__errno+0x8>)
 800b1be:	6818      	ldr	r0, [r3, #0]
 800b1c0:	4770      	bx	lr
 800b1c2:	bf00      	nop
 800b1c4:	2400004c 	.word	0x2400004c

0800b1c8 <__libc_init_array>:
 800b1c8:	b570      	push	{r4, r5, r6, lr}
 800b1ca:	4d0d      	ldr	r5, [pc, #52]	@ (800b200 <__libc_init_array+0x38>)
 800b1cc:	4c0d      	ldr	r4, [pc, #52]	@ (800b204 <__libc_init_array+0x3c>)
 800b1ce:	1b64      	subs	r4, r4, r5
 800b1d0:	10a4      	asrs	r4, r4, #2
 800b1d2:	2600      	movs	r6, #0
 800b1d4:	42a6      	cmp	r6, r4
 800b1d6:	d109      	bne.n	800b1ec <__libc_init_array+0x24>
 800b1d8:	4d0b      	ldr	r5, [pc, #44]	@ (800b208 <__libc_init_array+0x40>)
 800b1da:	4c0c      	ldr	r4, [pc, #48]	@ (800b20c <__libc_init_array+0x44>)
 800b1dc:	f003 fec4 	bl	800ef68 <_init>
 800b1e0:	1b64      	subs	r4, r4, r5
 800b1e2:	10a4      	asrs	r4, r4, #2
 800b1e4:	2600      	movs	r6, #0
 800b1e6:	42a6      	cmp	r6, r4
 800b1e8:	d105      	bne.n	800b1f6 <__libc_init_array+0x2e>
 800b1ea:	bd70      	pop	{r4, r5, r6, pc}
 800b1ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1f0:	4798      	blx	r3
 800b1f2:	3601      	adds	r6, #1
 800b1f4:	e7ee      	b.n	800b1d4 <__libc_init_array+0xc>
 800b1f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1fa:	4798      	blx	r3
 800b1fc:	3601      	adds	r6, #1
 800b1fe:	e7f2      	b.n	800b1e6 <__libc_init_array+0x1e>
 800b200:	0800f624 	.word	0x0800f624
 800b204:	0800f624 	.word	0x0800f624
 800b208:	0800f624 	.word	0x0800f624
 800b20c:	0800f628 	.word	0x0800f628

0800b210 <__retarget_lock_init_recursive>:
 800b210:	4770      	bx	lr

0800b212 <__retarget_lock_acquire_recursive>:
 800b212:	4770      	bx	lr

0800b214 <__retarget_lock_release_recursive>:
 800b214:	4770      	bx	lr

0800b216 <memcpy>:
 800b216:	440a      	add	r2, r1
 800b218:	4291      	cmp	r1, r2
 800b21a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b21e:	d100      	bne.n	800b222 <memcpy+0xc>
 800b220:	4770      	bx	lr
 800b222:	b510      	push	{r4, lr}
 800b224:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b228:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b22c:	4291      	cmp	r1, r2
 800b22e:	d1f9      	bne.n	800b224 <memcpy+0xe>
 800b230:	bd10      	pop	{r4, pc}
	...

0800b234 <nanf>:
 800b234:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b23c <nanf+0x8>
 800b238:	4770      	bx	lr
 800b23a:	bf00      	nop
 800b23c:	7fc00000 	.word	0x7fc00000

0800b240 <quorem>:
 800b240:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b244:	6903      	ldr	r3, [r0, #16]
 800b246:	690c      	ldr	r4, [r1, #16]
 800b248:	42a3      	cmp	r3, r4
 800b24a:	4607      	mov	r7, r0
 800b24c:	db7e      	blt.n	800b34c <quorem+0x10c>
 800b24e:	3c01      	subs	r4, #1
 800b250:	f101 0814 	add.w	r8, r1, #20
 800b254:	00a3      	lsls	r3, r4, #2
 800b256:	f100 0514 	add.w	r5, r0, #20
 800b25a:	9300      	str	r3, [sp, #0]
 800b25c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b260:	9301      	str	r3, [sp, #4]
 800b262:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b266:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b26a:	3301      	adds	r3, #1
 800b26c:	429a      	cmp	r2, r3
 800b26e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b272:	fbb2 f6f3 	udiv	r6, r2, r3
 800b276:	d32e      	bcc.n	800b2d6 <quorem+0x96>
 800b278:	f04f 0a00 	mov.w	sl, #0
 800b27c:	46c4      	mov	ip, r8
 800b27e:	46ae      	mov	lr, r5
 800b280:	46d3      	mov	fp, sl
 800b282:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b286:	b298      	uxth	r0, r3
 800b288:	fb06 a000 	mla	r0, r6, r0, sl
 800b28c:	0c02      	lsrs	r2, r0, #16
 800b28e:	0c1b      	lsrs	r3, r3, #16
 800b290:	fb06 2303 	mla	r3, r6, r3, r2
 800b294:	f8de 2000 	ldr.w	r2, [lr]
 800b298:	b280      	uxth	r0, r0
 800b29a:	b292      	uxth	r2, r2
 800b29c:	1a12      	subs	r2, r2, r0
 800b29e:	445a      	add	r2, fp
 800b2a0:	f8de 0000 	ldr.w	r0, [lr]
 800b2a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2a8:	b29b      	uxth	r3, r3
 800b2aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b2ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b2b2:	b292      	uxth	r2, r2
 800b2b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b2b8:	45e1      	cmp	r9, ip
 800b2ba:	f84e 2b04 	str.w	r2, [lr], #4
 800b2be:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b2c2:	d2de      	bcs.n	800b282 <quorem+0x42>
 800b2c4:	9b00      	ldr	r3, [sp, #0]
 800b2c6:	58eb      	ldr	r3, [r5, r3]
 800b2c8:	b92b      	cbnz	r3, 800b2d6 <quorem+0x96>
 800b2ca:	9b01      	ldr	r3, [sp, #4]
 800b2cc:	3b04      	subs	r3, #4
 800b2ce:	429d      	cmp	r5, r3
 800b2d0:	461a      	mov	r2, r3
 800b2d2:	d32f      	bcc.n	800b334 <quorem+0xf4>
 800b2d4:	613c      	str	r4, [r7, #16]
 800b2d6:	4638      	mov	r0, r7
 800b2d8:	f001 f954 	bl	800c584 <__mcmp>
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	db25      	blt.n	800b32c <quorem+0xec>
 800b2e0:	4629      	mov	r1, r5
 800b2e2:	2000      	movs	r0, #0
 800b2e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800b2e8:	f8d1 c000 	ldr.w	ip, [r1]
 800b2ec:	fa1f fe82 	uxth.w	lr, r2
 800b2f0:	fa1f f38c 	uxth.w	r3, ip
 800b2f4:	eba3 030e 	sub.w	r3, r3, lr
 800b2f8:	4403      	add	r3, r0
 800b2fa:	0c12      	lsrs	r2, r2, #16
 800b2fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b300:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b304:	b29b      	uxth	r3, r3
 800b306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b30a:	45c1      	cmp	r9, r8
 800b30c:	f841 3b04 	str.w	r3, [r1], #4
 800b310:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b314:	d2e6      	bcs.n	800b2e4 <quorem+0xa4>
 800b316:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b31a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b31e:	b922      	cbnz	r2, 800b32a <quorem+0xea>
 800b320:	3b04      	subs	r3, #4
 800b322:	429d      	cmp	r5, r3
 800b324:	461a      	mov	r2, r3
 800b326:	d30b      	bcc.n	800b340 <quorem+0x100>
 800b328:	613c      	str	r4, [r7, #16]
 800b32a:	3601      	adds	r6, #1
 800b32c:	4630      	mov	r0, r6
 800b32e:	b003      	add	sp, #12
 800b330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b334:	6812      	ldr	r2, [r2, #0]
 800b336:	3b04      	subs	r3, #4
 800b338:	2a00      	cmp	r2, #0
 800b33a:	d1cb      	bne.n	800b2d4 <quorem+0x94>
 800b33c:	3c01      	subs	r4, #1
 800b33e:	e7c6      	b.n	800b2ce <quorem+0x8e>
 800b340:	6812      	ldr	r2, [r2, #0]
 800b342:	3b04      	subs	r3, #4
 800b344:	2a00      	cmp	r2, #0
 800b346:	d1ef      	bne.n	800b328 <quorem+0xe8>
 800b348:	3c01      	subs	r4, #1
 800b34a:	e7ea      	b.n	800b322 <quorem+0xe2>
 800b34c:	2000      	movs	r0, #0
 800b34e:	e7ee      	b.n	800b32e <quorem+0xee>

0800b350 <_dtoa_r>:
 800b350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b354:	ed2d 8b02 	vpush	{d8}
 800b358:	69c7      	ldr	r7, [r0, #28]
 800b35a:	b091      	sub	sp, #68	@ 0x44
 800b35c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b360:	ec55 4b10 	vmov	r4, r5, d0
 800b364:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800b366:	9107      	str	r1, [sp, #28]
 800b368:	4681      	mov	r9, r0
 800b36a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b36c:	930d      	str	r3, [sp, #52]	@ 0x34
 800b36e:	b97f      	cbnz	r7, 800b390 <_dtoa_r+0x40>
 800b370:	2010      	movs	r0, #16
 800b372:	f000 fd95 	bl	800bea0 <malloc>
 800b376:	4602      	mov	r2, r0
 800b378:	f8c9 001c 	str.w	r0, [r9, #28]
 800b37c:	b920      	cbnz	r0, 800b388 <_dtoa_r+0x38>
 800b37e:	4ba0      	ldr	r3, [pc, #640]	@ (800b600 <_dtoa_r+0x2b0>)
 800b380:	21ef      	movs	r1, #239	@ 0xef
 800b382:	48a0      	ldr	r0, [pc, #640]	@ (800b604 <_dtoa_r+0x2b4>)
 800b384:	f002 ff08 	bl	800e198 <__assert_func>
 800b388:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b38c:	6007      	str	r7, [r0, #0]
 800b38e:	60c7      	str	r7, [r0, #12]
 800b390:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b394:	6819      	ldr	r1, [r3, #0]
 800b396:	b159      	cbz	r1, 800b3b0 <_dtoa_r+0x60>
 800b398:	685a      	ldr	r2, [r3, #4]
 800b39a:	604a      	str	r2, [r1, #4]
 800b39c:	2301      	movs	r3, #1
 800b39e:	4093      	lsls	r3, r2
 800b3a0:	608b      	str	r3, [r1, #8]
 800b3a2:	4648      	mov	r0, r9
 800b3a4:	f000 fe72 	bl	800c08c <_Bfree>
 800b3a8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	601a      	str	r2, [r3, #0]
 800b3b0:	1e2b      	subs	r3, r5, #0
 800b3b2:	bfbb      	ittet	lt
 800b3b4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b3b8:	9303      	strlt	r3, [sp, #12]
 800b3ba:	2300      	movge	r3, #0
 800b3bc:	2201      	movlt	r2, #1
 800b3be:	bfac      	ite	ge
 800b3c0:	6033      	strge	r3, [r6, #0]
 800b3c2:	6032      	strlt	r2, [r6, #0]
 800b3c4:	4b90      	ldr	r3, [pc, #576]	@ (800b608 <_dtoa_r+0x2b8>)
 800b3c6:	9e03      	ldr	r6, [sp, #12]
 800b3c8:	43b3      	bics	r3, r6
 800b3ca:	d110      	bne.n	800b3ee <_dtoa_r+0x9e>
 800b3cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3ce:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b3d2:	6013      	str	r3, [r2, #0]
 800b3d4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800b3d8:	4323      	orrs	r3, r4
 800b3da:	f000 84e6 	beq.w	800bdaa <_dtoa_r+0xa5a>
 800b3de:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b3e0:	4f8a      	ldr	r7, [pc, #552]	@ (800b60c <_dtoa_r+0x2bc>)
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	f000 84e8 	beq.w	800bdb8 <_dtoa_r+0xa68>
 800b3e8:	1cfb      	adds	r3, r7, #3
 800b3ea:	f000 bce3 	b.w	800bdb4 <_dtoa_r+0xa64>
 800b3ee:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b3f2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b3f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3fa:	d10a      	bne.n	800b412 <_dtoa_r+0xc2>
 800b3fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3fe:	2301      	movs	r3, #1
 800b400:	6013      	str	r3, [r2, #0]
 800b402:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b404:	b113      	cbz	r3, 800b40c <_dtoa_r+0xbc>
 800b406:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b408:	4b81      	ldr	r3, [pc, #516]	@ (800b610 <_dtoa_r+0x2c0>)
 800b40a:	6013      	str	r3, [r2, #0]
 800b40c:	4f81      	ldr	r7, [pc, #516]	@ (800b614 <_dtoa_r+0x2c4>)
 800b40e:	f000 bcd3 	b.w	800bdb8 <_dtoa_r+0xa68>
 800b412:	aa0e      	add	r2, sp, #56	@ 0x38
 800b414:	a90f      	add	r1, sp, #60	@ 0x3c
 800b416:	4648      	mov	r0, r9
 800b418:	eeb0 0b48 	vmov.f64	d0, d8
 800b41c:	f001 f9d2 	bl	800c7c4 <__d2b>
 800b420:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800b424:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b426:	9001      	str	r0, [sp, #4]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d045      	beq.n	800b4b8 <_dtoa_r+0x168>
 800b42c:	eeb0 7b48 	vmov.f64	d7, d8
 800b430:	ee18 1a90 	vmov	r1, s17
 800b434:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b438:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800b43c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b440:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b444:	2500      	movs	r5, #0
 800b446:	ee07 1a90 	vmov	s15, r1
 800b44a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800b44e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b5e8 <_dtoa_r+0x298>
 800b452:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b456:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800b5f0 <_dtoa_r+0x2a0>
 800b45a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b45e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b5f8 <_dtoa_r+0x2a8>
 800b462:	ee07 3a90 	vmov	s15, r3
 800b466:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b46a:	eeb0 7b46 	vmov.f64	d7, d6
 800b46e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b472:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b476:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b47a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b47e:	ee16 8a90 	vmov	r8, s13
 800b482:	d508      	bpl.n	800b496 <_dtoa_r+0x146>
 800b484:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b488:	eeb4 6b47 	vcmp.f64	d6, d7
 800b48c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b490:	bf18      	it	ne
 800b492:	f108 38ff 	addne.w	r8, r8, #4294967295
 800b496:	f1b8 0f16 	cmp.w	r8, #22
 800b49a:	d82b      	bhi.n	800b4f4 <_dtoa_r+0x1a4>
 800b49c:	495e      	ldr	r1, [pc, #376]	@ (800b618 <_dtoa_r+0x2c8>)
 800b49e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800b4a2:	ed91 7b00 	vldr	d7, [r1]
 800b4a6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b4aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4ae:	d501      	bpl.n	800b4b4 <_dtoa_r+0x164>
 800b4b0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4b4:	2100      	movs	r1, #0
 800b4b6:	e01e      	b.n	800b4f6 <_dtoa_r+0x1a6>
 800b4b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4ba:	4413      	add	r3, r2
 800b4bc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800b4c0:	2920      	cmp	r1, #32
 800b4c2:	bfc1      	itttt	gt
 800b4c4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800b4c8:	408e      	lslgt	r6, r1
 800b4ca:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800b4ce:	fa24 f101 	lsrgt.w	r1, r4, r1
 800b4d2:	bfd6      	itet	le
 800b4d4:	f1c1 0120 	rsble	r1, r1, #32
 800b4d8:	4331      	orrgt	r1, r6
 800b4da:	fa04 f101 	lslle.w	r1, r4, r1
 800b4de:	ee07 1a90 	vmov	s15, r1
 800b4e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b4e6:	3b01      	subs	r3, #1
 800b4e8:	ee17 1a90 	vmov	r1, s15
 800b4ec:	2501      	movs	r5, #1
 800b4ee:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800b4f2:	e7a8      	b.n	800b446 <_dtoa_r+0xf6>
 800b4f4:	2101      	movs	r1, #1
 800b4f6:	1ad2      	subs	r2, r2, r3
 800b4f8:	1e53      	subs	r3, r2, #1
 800b4fa:	9306      	str	r3, [sp, #24]
 800b4fc:	bf45      	ittet	mi
 800b4fe:	f1c2 0301 	rsbmi	r3, r2, #1
 800b502:	9304      	strmi	r3, [sp, #16]
 800b504:	2300      	movpl	r3, #0
 800b506:	2300      	movmi	r3, #0
 800b508:	bf4c      	ite	mi
 800b50a:	9306      	strmi	r3, [sp, #24]
 800b50c:	9304      	strpl	r3, [sp, #16]
 800b50e:	f1b8 0f00 	cmp.w	r8, #0
 800b512:	910c      	str	r1, [sp, #48]	@ 0x30
 800b514:	db18      	blt.n	800b548 <_dtoa_r+0x1f8>
 800b516:	9b06      	ldr	r3, [sp, #24]
 800b518:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b51c:	4443      	add	r3, r8
 800b51e:	9306      	str	r3, [sp, #24]
 800b520:	2300      	movs	r3, #0
 800b522:	9a07      	ldr	r2, [sp, #28]
 800b524:	2a09      	cmp	r2, #9
 800b526:	d845      	bhi.n	800b5b4 <_dtoa_r+0x264>
 800b528:	2a05      	cmp	r2, #5
 800b52a:	bfc4      	itt	gt
 800b52c:	3a04      	subgt	r2, #4
 800b52e:	9207      	strgt	r2, [sp, #28]
 800b530:	9a07      	ldr	r2, [sp, #28]
 800b532:	f1a2 0202 	sub.w	r2, r2, #2
 800b536:	bfcc      	ite	gt
 800b538:	2400      	movgt	r4, #0
 800b53a:	2401      	movle	r4, #1
 800b53c:	2a03      	cmp	r2, #3
 800b53e:	d844      	bhi.n	800b5ca <_dtoa_r+0x27a>
 800b540:	e8df f002 	tbb	[pc, r2]
 800b544:	0b173634 	.word	0x0b173634
 800b548:	9b04      	ldr	r3, [sp, #16]
 800b54a:	2200      	movs	r2, #0
 800b54c:	eba3 0308 	sub.w	r3, r3, r8
 800b550:	9304      	str	r3, [sp, #16]
 800b552:	920a      	str	r2, [sp, #40]	@ 0x28
 800b554:	f1c8 0300 	rsb	r3, r8, #0
 800b558:	e7e3      	b.n	800b522 <_dtoa_r+0x1d2>
 800b55a:	2201      	movs	r2, #1
 800b55c:	9208      	str	r2, [sp, #32]
 800b55e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b560:	eb08 0b02 	add.w	fp, r8, r2
 800b564:	f10b 0a01 	add.w	sl, fp, #1
 800b568:	4652      	mov	r2, sl
 800b56a:	2a01      	cmp	r2, #1
 800b56c:	bfb8      	it	lt
 800b56e:	2201      	movlt	r2, #1
 800b570:	e006      	b.n	800b580 <_dtoa_r+0x230>
 800b572:	2201      	movs	r2, #1
 800b574:	9208      	str	r2, [sp, #32]
 800b576:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b578:	2a00      	cmp	r2, #0
 800b57a:	dd29      	ble.n	800b5d0 <_dtoa_r+0x280>
 800b57c:	4693      	mov	fp, r2
 800b57e:	4692      	mov	sl, r2
 800b580:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800b584:	2100      	movs	r1, #0
 800b586:	2004      	movs	r0, #4
 800b588:	f100 0614 	add.w	r6, r0, #20
 800b58c:	4296      	cmp	r6, r2
 800b58e:	d926      	bls.n	800b5de <_dtoa_r+0x28e>
 800b590:	6079      	str	r1, [r7, #4]
 800b592:	4648      	mov	r0, r9
 800b594:	9305      	str	r3, [sp, #20]
 800b596:	f000 fd39 	bl	800c00c <_Balloc>
 800b59a:	9b05      	ldr	r3, [sp, #20]
 800b59c:	4607      	mov	r7, r0
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	d13e      	bne.n	800b620 <_dtoa_r+0x2d0>
 800b5a2:	4b1e      	ldr	r3, [pc, #120]	@ (800b61c <_dtoa_r+0x2cc>)
 800b5a4:	4602      	mov	r2, r0
 800b5a6:	f240 11af 	movw	r1, #431	@ 0x1af
 800b5aa:	e6ea      	b.n	800b382 <_dtoa_r+0x32>
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	e7e1      	b.n	800b574 <_dtoa_r+0x224>
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	e7d3      	b.n	800b55c <_dtoa_r+0x20c>
 800b5b4:	2401      	movs	r4, #1
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800b5bc:	f04f 3bff 	mov.w	fp, #4294967295
 800b5c0:	2100      	movs	r1, #0
 800b5c2:	46da      	mov	sl, fp
 800b5c4:	2212      	movs	r2, #18
 800b5c6:	9109      	str	r1, [sp, #36]	@ 0x24
 800b5c8:	e7da      	b.n	800b580 <_dtoa_r+0x230>
 800b5ca:	2201      	movs	r2, #1
 800b5cc:	9208      	str	r2, [sp, #32]
 800b5ce:	e7f5      	b.n	800b5bc <_dtoa_r+0x26c>
 800b5d0:	f04f 0b01 	mov.w	fp, #1
 800b5d4:	46da      	mov	sl, fp
 800b5d6:	465a      	mov	r2, fp
 800b5d8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800b5dc:	e7d0      	b.n	800b580 <_dtoa_r+0x230>
 800b5de:	3101      	adds	r1, #1
 800b5e0:	0040      	lsls	r0, r0, #1
 800b5e2:	e7d1      	b.n	800b588 <_dtoa_r+0x238>
 800b5e4:	f3af 8000 	nop.w
 800b5e8:	636f4361 	.word	0x636f4361
 800b5ec:	3fd287a7 	.word	0x3fd287a7
 800b5f0:	8b60c8b3 	.word	0x8b60c8b3
 800b5f4:	3fc68a28 	.word	0x3fc68a28
 800b5f8:	509f79fb 	.word	0x509f79fb
 800b5fc:	3fd34413 	.word	0x3fd34413
 800b600:	0800f21c 	.word	0x0800f21c
 800b604:	0800f233 	.word	0x0800f233
 800b608:	7ff00000 	.word	0x7ff00000
 800b60c:	0800f218 	.word	0x0800f218
 800b610:	0800f31f 	.word	0x0800f31f
 800b614:	0800f31e 	.word	0x0800f31e
 800b618:	0800f400 	.word	0x0800f400
 800b61c:	0800f28b 	.word	0x0800f28b
 800b620:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800b624:	f1ba 0f0e 	cmp.w	sl, #14
 800b628:	6010      	str	r0, [r2, #0]
 800b62a:	d86e      	bhi.n	800b70a <_dtoa_r+0x3ba>
 800b62c:	2c00      	cmp	r4, #0
 800b62e:	d06c      	beq.n	800b70a <_dtoa_r+0x3ba>
 800b630:	f1b8 0f00 	cmp.w	r8, #0
 800b634:	f340 80b4 	ble.w	800b7a0 <_dtoa_r+0x450>
 800b638:	4ac8      	ldr	r2, [pc, #800]	@ (800b95c <_dtoa_r+0x60c>)
 800b63a:	f008 010f 	and.w	r1, r8, #15
 800b63e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b642:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800b646:	ed92 7b00 	vldr	d7, [r2]
 800b64a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800b64e:	f000 809b 	beq.w	800b788 <_dtoa_r+0x438>
 800b652:	4ac3      	ldr	r2, [pc, #780]	@ (800b960 <_dtoa_r+0x610>)
 800b654:	ed92 6b08 	vldr	d6, [r2, #32]
 800b658:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b65c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b660:	f001 010f 	and.w	r1, r1, #15
 800b664:	2203      	movs	r2, #3
 800b666:	48be      	ldr	r0, [pc, #760]	@ (800b960 <_dtoa_r+0x610>)
 800b668:	2900      	cmp	r1, #0
 800b66a:	f040 808f 	bne.w	800b78c <_dtoa_r+0x43c>
 800b66e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b672:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b676:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b67a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b67c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b680:	2900      	cmp	r1, #0
 800b682:	f000 80b3 	beq.w	800b7ec <_dtoa_r+0x49c>
 800b686:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800b68a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b68e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b692:	f140 80ab 	bpl.w	800b7ec <_dtoa_r+0x49c>
 800b696:	f1ba 0f00 	cmp.w	sl, #0
 800b69a:	f000 80a7 	beq.w	800b7ec <_dtoa_r+0x49c>
 800b69e:	f1bb 0f00 	cmp.w	fp, #0
 800b6a2:	dd30      	ble.n	800b706 <_dtoa_r+0x3b6>
 800b6a4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800b6a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b6ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b6b0:	f108 31ff 	add.w	r1, r8, #4294967295
 800b6b4:	9105      	str	r1, [sp, #20]
 800b6b6:	3201      	adds	r2, #1
 800b6b8:	465c      	mov	r4, fp
 800b6ba:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b6be:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800b6c2:	ee07 2a90 	vmov	s15, r2
 800b6c6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b6ca:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b6ce:	ee15 2a90 	vmov	r2, s11
 800b6d2:	ec51 0b15 	vmov	r0, r1, d5
 800b6d6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800b6da:	2c00      	cmp	r4, #0
 800b6dc:	f040 808a 	bne.w	800b7f4 <_dtoa_r+0x4a4>
 800b6e0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b6e4:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b6e8:	ec41 0b17 	vmov	d7, r0, r1
 800b6ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b6f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6f4:	f300 826a 	bgt.w	800bbcc <_dtoa_r+0x87c>
 800b6f8:	eeb1 7b47 	vneg.f64	d7, d7
 800b6fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b704:	d423      	bmi.n	800b74e <_dtoa_r+0x3fe>
 800b706:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b70a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b70c:	2a00      	cmp	r2, #0
 800b70e:	f2c0 8129 	blt.w	800b964 <_dtoa_r+0x614>
 800b712:	f1b8 0f0e 	cmp.w	r8, #14
 800b716:	f300 8125 	bgt.w	800b964 <_dtoa_r+0x614>
 800b71a:	4b90      	ldr	r3, [pc, #576]	@ (800b95c <_dtoa_r+0x60c>)
 800b71c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b720:	ed93 6b00 	vldr	d6, [r3]
 800b724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b726:	2b00      	cmp	r3, #0
 800b728:	f280 80c8 	bge.w	800b8bc <_dtoa_r+0x56c>
 800b72c:	f1ba 0f00 	cmp.w	sl, #0
 800b730:	f300 80c4 	bgt.w	800b8bc <_dtoa_r+0x56c>
 800b734:	d10b      	bne.n	800b74e <_dtoa_r+0x3fe>
 800b736:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b73a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b73e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b742:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b74a:	f2c0 823c 	blt.w	800bbc6 <_dtoa_r+0x876>
 800b74e:	2400      	movs	r4, #0
 800b750:	4625      	mov	r5, r4
 800b752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b754:	43db      	mvns	r3, r3
 800b756:	9305      	str	r3, [sp, #20]
 800b758:	463e      	mov	r6, r7
 800b75a:	f04f 0800 	mov.w	r8, #0
 800b75e:	4621      	mov	r1, r4
 800b760:	4648      	mov	r0, r9
 800b762:	f000 fc93 	bl	800c08c <_Bfree>
 800b766:	2d00      	cmp	r5, #0
 800b768:	f000 80a2 	beq.w	800b8b0 <_dtoa_r+0x560>
 800b76c:	f1b8 0f00 	cmp.w	r8, #0
 800b770:	d005      	beq.n	800b77e <_dtoa_r+0x42e>
 800b772:	45a8      	cmp	r8, r5
 800b774:	d003      	beq.n	800b77e <_dtoa_r+0x42e>
 800b776:	4641      	mov	r1, r8
 800b778:	4648      	mov	r0, r9
 800b77a:	f000 fc87 	bl	800c08c <_Bfree>
 800b77e:	4629      	mov	r1, r5
 800b780:	4648      	mov	r0, r9
 800b782:	f000 fc83 	bl	800c08c <_Bfree>
 800b786:	e093      	b.n	800b8b0 <_dtoa_r+0x560>
 800b788:	2202      	movs	r2, #2
 800b78a:	e76c      	b.n	800b666 <_dtoa_r+0x316>
 800b78c:	07cc      	lsls	r4, r1, #31
 800b78e:	d504      	bpl.n	800b79a <_dtoa_r+0x44a>
 800b790:	ed90 6b00 	vldr	d6, [r0]
 800b794:	3201      	adds	r2, #1
 800b796:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b79a:	1049      	asrs	r1, r1, #1
 800b79c:	3008      	adds	r0, #8
 800b79e:	e763      	b.n	800b668 <_dtoa_r+0x318>
 800b7a0:	d022      	beq.n	800b7e8 <_dtoa_r+0x498>
 800b7a2:	f1c8 0100 	rsb	r1, r8, #0
 800b7a6:	4a6d      	ldr	r2, [pc, #436]	@ (800b95c <_dtoa_r+0x60c>)
 800b7a8:	f001 000f 	and.w	r0, r1, #15
 800b7ac:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b7b0:	ed92 7b00 	vldr	d7, [r2]
 800b7b4:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b7b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b7bc:	4868      	ldr	r0, [pc, #416]	@ (800b960 <_dtoa_r+0x610>)
 800b7be:	1109      	asrs	r1, r1, #4
 800b7c0:	2400      	movs	r4, #0
 800b7c2:	2202      	movs	r2, #2
 800b7c4:	b929      	cbnz	r1, 800b7d2 <_dtoa_r+0x482>
 800b7c6:	2c00      	cmp	r4, #0
 800b7c8:	f43f af57 	beq.w	800b67a <_dtoa_r+0x32a>
 800b7cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b7d0:	e753      	b.n	800b67a <_dtoa_r+0x32a>
 800b7d2:	07ce      	lsls	r6, r1, #31
 800b7d4:	d505      	bpl.n	800b7e2 <_dtoa_r+0x492>
 800b7d6:	ed90 6b00 	vldr	d6, [r0]
 800b7da:	3201      	adds	r2, #1
 800b7dc:	2401      	movs	r4, #1
 800b7de:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b7e2:	1049      	asrs	r1, r1, #1
 800b7e4:	3008      	adds	r0, #8
 800b7e6:	e7ed      	b.n	800b7c4 <_dtoa_r+0x474>
 800b7e8:	2202      	movs	r2, #2
 800b7ea:	e746      	b.n	800b67a <_dtoa_r+0x32a>
 800b7ec:	f8cd 8014 	str.w	r8, [sp, #20]
 800b7f0:	4654      	mov	r4, sl
 800b7f2:	e762      	b.n	800b6ba <_dtoa_r+0x36a>
 800b7f4:	4a59      	ldr	r2, [pc, #356]	@ (800b95c <_dtoa_r+0x60c>)
 800b7f6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b7fa:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b7fe:	9a08      	ldr	r2, [sp, #32]
 800b800:	ec41 0b17 	vmov	d7, r0, r1
 800b804:	443c      	add	r4, r7
 800b806:	b34a      	cbz	r2, 800b85c <_dtoa_r+0x50c>
 800b808:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b80c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b810:	463e      	mov	r6, r7
 800b812:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b816:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b81a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b81e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b822:	ee14 2a90 	vmov	r2, s9
 800b826:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b82a:	3230      	adds	r2, #48	@ 0x30
 800b82c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b830:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b838:	f806 2b01 	strb.w	r2, [r6], #1
 800b83c:	d438      	bmi.n	800b8b0 <_dtoa_r+0x560>
 800b83e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b842:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b84a:	d46e      	bmi.n	800b92a <_dtoa_r+0x5da>
 800b84c:	42a6      	cmp	r6, r4
 800b84e:	f43f af5a 	beq.w	800b706 <_dtoa_r+0x3b6>
 800b852:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b856:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b85a:	e7e0      	b.n	800b81e <_dtoa_r+0x4ce>
 800b85c:	4621      	mov	r1, r4
 800b85e:	463e      	mov	r6, r7
 800b860:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b864:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b868:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b86c:	ee14 2a90 	vmov	r2, s9
 800b870:	3230      	adds	r2, #48	@ 0x30
 800b872:	f806 2b01 	strb.w	r2, [r6], #1
 800b876:	42a6      	cmp	r6, r4
 800b878:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b87c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b880:	d119      	bne.n	800b8b6 <_dtoa_r+0x566>
 800b882:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b886:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b88a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b88e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b892:	dc4a      	bgt.n	800b92a <_dtoa_r+0x5da>
 800b894:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b898:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b89c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8a0:	f57f af31 	bpl.w	800b706 <_dtoa_r+0x3b6>
 800b8a4:	460e      	mov	r6, r1
 800b8a6:	3901      	subs	r1, #1
 800b8a8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b8ac:	2b30      	cmp	r3, #48	@ 0x30
 800b8ae:	d0f9      	beq.n	800b8a4 <_dtoa_r+0x554>
 800b8b0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b8b4:	e027      	b.n	800b906 <_dtoa_r+0x5b6>
 800b8b6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b8ba:	e7d5      	b.n	800b868 <_dtoa_r+0x518>
 800b8bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b8c0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b8c4:	463e      	mov	r6, r7
 800b8c6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b8ca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b8ce:	ee15 3a10 	vmov	r3, s10
 800b8d2:	3330      	adds	r3, #48	@ 0x30
 800b8d4:	f806 3b01 	strb.w	r3, [r6], #1
 800b8d8:	1bf3      	subs	r3, r6, r7
 800b8da:	459a      	cmp	sl, r3
 800b8dc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b8e0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b8e4:	d132      	bne.n	800b94c <_dtoa_r+0x5fc>
 800b8e6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b8ea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b8ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8f2:	dc18      	bgt.n	800b926 <_dtoa_r+0x5d6>
 800b8f4:	eeb4 7b46 	vcmp.f64	d7, d6
 800b8f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8fc:	d103      	bne.n	800b906 <_dtoa_r+0x5b6>
 800b8fe:	ee15 3a10 	vmov	r3, s10
 800b902:	07db      	lsls	r3, r3, #31
 800b904:	d40f      	bmi.n	800b926 <_dtoa_r+0x5d6>
 800b906:	9901      	ldr	r1, [sp, #4]
 800b908:	4648      	mov	r0, r9
 800b90a:	f000 fbbf 	bl	800c08c <_Bfree>
 800b90e:	2300      	movs	r3, #0
 800b910:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b912:	7033      	strb	r3, [r6, #0]
 800b914:	f108 0301 	add.w	r3, r8, #1
 800b918:	6013      	str	r3, [r2, #0]
 800b91a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	f000 824b 	beq.w	800bdb8 <_dtoa_r+0xa68>
 800b922:	601e      	str	r6, [r3, #0]
 800b924:	e248      	b.n	800bdb8 <_dtoa_r+0xa68>
 800b926:	f8cd 8014 	str.w	r8, [sp, #20]
 800b92a:	4633      	mov	r3, r6
 800b92c:	461e      	mov	r6, r3
 800b92e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b932:	2a39      	cmp	r2, #57	@ 0x39
 800b934:	d106      	bne.n	800b944 <_dtoa_r+0x5f4>
 800b936:	429f      	cmp	r7, r3
 800b938:	d1f8      	bne.n	800b92c <_dtoa_r+0x5dc>
 800b93a:	9a05      	ldr	r2, [sp, #20]
 800b93c:	3201      	adds	r2, #1
 800b93e:	9205      	str	r2, [sp, #20]
 800b940:	2230      	movs	r2, #48	@ 0x30
 800b942:	703a      	strb	r2, [r7, #0]
 800b944:	781a      	ldrb	r2, [r3, #0]
 800b946:	3201      	adds	r2, #1
 800b948:	701a      	strb	r2, [r3, #0]
 800b94a:	e7b1      	b.n	800b8b0 <_dtoa_r+0x560>
 800b94c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b950:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b958:	d1b5      	bne.n	800b8c6 <_dtoa_r+0x576>
 800b95a:	e7d4      	b.n	800b906 <_dtoa_r+0x5b6>
 800b95c:	0800f400 	.word	0x0800f400
 800b960:	0800f3d8 	.word	0x0800f3d8
 800b964:	9908      	ldr	r1, [sp, #32]
 800b966:	2900      	cmp	r1, #0
 800b968:	f000 80e9 	beq.w	800bb3e <_dtoa_r+0x7ee>
 800b96c:	9907      	ldr	r1, [sp, #28]
 800b96e:	2901      	cmp	r1, #1
 800b970:	f300 80cb 	bgt.w	800bb0a <_dtoa_r+0x7ba>
 800b974:	2d00      	cmp	r5, #0
 800b976:	f000 80c4 	beq.w	800bb02 <_dtoa_r+0x7b2>
 800b97a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b97e:	9e04      	ldr	r6, [sp, #16]
 800b980:	461c      	mov	r4, r3
 800b982:	9305      	str	r3, [sp, #20]
 800b984:	9b04      	ldr	r3, [sp, #16]
 800b986:	4413      	add	r3, r2
 800b988:	9304      	str	r3, [sp, #16]
 800b98a:	9b06      	ldr	r3, [sp, #24]
 800b98c:	2101      	movs	r1, #1
 800b98e:	4413      	add	r3, r2
 800b990:	4648      	mov	r0, r9
 800b992:	9306      	str	r3, [sp, #24]
 800b994:	f000 fc78 	bl	800c288 <__i2b>
 800b998:	9b05      	ldr	r3, [sp, #20]
 800b99a:	4605      	mov	r5, r0
 800b99c:	b166      	cbz	r6, 800b9b8 <_dtoa_r+0x668>
 800b99e:	9a06      	ldr	r2, [sp, #24]
 800b9a0:	2a00      	cmp	r2, #0
 800b9a2:	dd09      	ble.n	800b9b8 <_dtoa_r+0x668>
 800b9a4:	42b2      	cmp	r2, r6
 800b9a6:	9904      	ldr	r1, [sp, #16]
 800b9a8:	bfa8      	it	ge
 800b9aa:	4632      	movge	r2, r6
 800b9ac:	1a89      	subs	r1, r1, r2
 800b9ae:	9104      	str	r1, [sp, #16]
 800b9b0:	9906      	ldr	r1, [sp, #24]
 800b9b2:	1ab6      	subs	r6, r6, r2
 800b9b4:	1a8a      	subs	r2, r1, r2
 800b9b6:	9206      	str	r2, [sp, #24]
 800b9b8:	b30b      	cbz	r3, 800b9fe <_dtoa_r+0x6ae>
 800b9ba:	9a08      	ldr	r2, [sp, #32]
 800b9bc:	2a00      	cmp	r2, #0
 800b9be:	f000 80c5 	beq.w	800bb4c <_dtoa_r+0x7fc>
 800b9c2:	2c00      	cmp	r4, #0
 800b9c4:	f000 80bf 	beq.w	800bb46 <_dtoa_r+0x7f6>
 800b9c8:	4629      	mov	r1, r5
 800b9ca:	4622      	mov	r2, r4
 800b9cc:	4648      	mov	r0, r9
 800b9ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9d0:	f000 fd12 	bl	800c3f8 <__pow5mult>
 800b9d4:	9a01      	ldr	r2, [sp, #4]
 800b9d6:	4601      	mov	r1, r0
 800b9d8:	4605      	mov	r5, r0
 800b9da:	4648      	mov	r0, r9
 800b9dc:	f000 fc6a 	bl	800c2b4 <__multiply>
 800b9e0:	9901      	ldr	r1, [sp, #4]
 800b9e2:	9005      	str	r0, [sp, #20]
 800b9e4:	4648      	mov	r0, r9
 800b9e6:	f000 fb51 	bl	800c08c <_Bfree>
 800b9ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9ec:	1b1b      	subs	r3, r3, r4
 800b9ee:	f000 80b0 	beq.w	800bb52 <_dtoa_r+0x802>
 800b9f2:	9905      	ldr	r1, [sp, #20]
 800b9f4:	461a      	mov	r2, r3
 800b9f6:	4648      	mov	r0, r9
 800b9f8:	f000 fcfe 	bl	800c3f8 <__pow5mult>
 800b9fc:	9001      	str	r0, [sp, #4]
 800b9fe:	2101      	movs	r1, #1
 800ba00:	4648      	mov	r0, r9
 800ba02:	f000 fc41 	bl	800c288 <__i2b>
 800ba06:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba08:	4604      	mov	r4, r0
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	f000 81da 	beq.w	800bdc4 <_dtoa_r+0xa74>
 800ba10:	461a      	mov	r2, r3
 800ba12:	4601      	mov	r1, r0
 800ba14:	4648      	mov	r0, r9
 800ba16:	f000 fcef 	bl	800c3f8 <__pow5mult>
 800ba1a:	9b07      	ldr	r3, [sp, #28]
 800ba1c:	2b01      	cmp	r3, #1
 800ba1e:	4604      	mov	r4, r0
 800ba20:	f300 80a0 	bgt.w	800bb64 <_dtoa_r+0x814>
 800ba24:	9b02      	ldr	r3, [sp, #8]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	f040 8096 	bne.w	800bb58 <_dtoa_r+0x808>
 800ba2c:	9b03      	ldr	r3, [sp, #12]
 800ba2e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ba32:	2a00      	cmp	r2, #0
 800ba34:	f040 8092 	bne.w	800bb5c <_dtoa_r+0x80c>
 800ba38:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ba3c:	0d12      	lsrs	r2, r2, #20
 800ba3e:	0512      	lsls	r2, r2, #20
 800ba40:	2a00      	cmp	r2, #0
 800ba42:	f000 808d 	beq.w	800bb60 <_dtoa_r+0x810>
 800ba46:	9b04      	ldr	r3, [sp, #16]
 800ba48:	3301      	adds	r3, #1
 800ba4a:	9304      	str	r3, [sp, #16]
 800ba4c:	9b06      	ldr	r3, [sp, #24]
 800ba4e:	3301      	adds	r3, #1
 800ba50:	9306      	str	r3, [sp, #24]
 800ba52:	2301      	movs	r3, #1
 800ba54:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	f000 81b9 	beq.w	800bdd0 <_dtoa_r+0xa80>
 800ba5e:	6922      	ldr	r2, [r4, #16]
 800ba60:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ba64:	6910      	ldr	r0, [r2, #16]
 800ba66:	f000 fbc3 	bl	800c1f0 <__hi0bits>
 800ba6a:	f1c0 0020 	rsb	r0, r0, #32
 800ba6e:	9b06      	ldr	r3, [sp, #24]
 800ba70:	4418      	add	r0, r3
 800ba72:	f010 001f 	ands.w	r0, r0, #31
 800ba76:	f000 8081 	beq.w	800bb7c <_dtoa_r+0x82c>
 800ba7a:	f1c0 0220 	rsb	r2, r0, #32
 800ba7e:	2a04      	cmp	r2, #4
 800ba80:	dd73      	ble.n	800bb6a <_dtoa_r+0x81a>
 800ba82:	9b04      	ldr	r3, [sp, #16]
 800ba84:	f1c0 001c 	rsb	r0, r0, #28
 800ba88:	4403      	add	r3, r0
 800ba8a:	9304      	str	r3, [sp, #16]
 800ba8c:	9b06      	ldr	r3, [sp, #24]
 800ba8e:	4406      	add	r6, r0
 800ba90:	4403      	add	r3, r0
 800ba92:	9306      	str	r3, [sp, #24]
 800ba94:	9b04      	ldr	r3, [sp, #16]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	dd05      	ble.n	800baa6 <_dtoa_r+0x756>
 800ba9a:	9901      	ldr	r1, [sp, #4]
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	4648      	mov	r0, r9
 800baa0:	f000 fd04 	bl	800c4ac <__lshift>
 800baa4:	9001      	str	r0, [sp, #4]
 800baa6:	9b06      	ldr	r3, [sp, #24]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	dd05      	ble.n	800bab8 <_dtoa_r+0x768>
 800baac:	4621      	mov	r1, r4
 800baae:	461a      	mov	r2, r3
 800bab0:	4648      	mov	r0, r9
 800bab2:	f000 fcfb 	bl	800c4ac <__lshift>
 800bab6:	4604      	mov	r4, r0
 800bab8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800baba:	2b00      	cmp	r3, #0
 800babc:	d060      	beq.n	800bb80 <_dtoa_r+0x830>
 800babe:	9801      	ldr	r0, [sp, #4]
 800bac0:	4621      	mov	r1, r4
 800bac2:	f000 fd5f 	bl	800c584 <__mcmp>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	da5a      	bge.n	800bb80 <_dtoa_r+0x830>
 800baca:	f108 33ff 	add.w	r3, r8, #4294967295
 800bace:	9305      	str	r3, [sp, #20]
 800bad0:	9901      	ldr	r1, [sp, #4]
 800bad2:	2300      	movs	r3, #0
 800bad4:	220a      	movs	r2, #10
 800bad6:	4648      	mov	r0, r9
 800bad8:	f000 fafa 	bl	800c0d0 <__multadd>
 800badc:	9b08      	ldr	r3, [sp, #32]
 800bade:	9001      	str	r0, [sp, #4]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	f000 8177 	beq.w	800bdd4 <_dtoa_r+0xa84>
 800bae6:	4629      	mov	r1, r5
 800bae8:	2300      	movs	r3, #0
 800baea:	220a      	movs	r2, #10
 800baec:	4648      	mov	r0, r9
 800baee:	f000 faef 	bl	800c0d0 <__multadd>
 800baf2:	f1bb 0f00 	cmp.w	fp, #0
 800baf6:	4605      	mov	r5, r0
 800baf8:	dc6e      	bgt.n	800bbd8 <_dtoa_r+0x888>
 800bafa:	9b07      	ldr	r3, [sp, #28]
 800bafc:	2b02      	cmp	r3, #2
 800bafe:	dc48      	bgt.n	800bb92 <_dtoa_r+0x842>
 800bb00:	e06a      	b.n	800bbd8 <_dtoa_r+0x888>
 800bb02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb04:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bb08:	e739      	b.n	800b97e <_dtoa_r+0x62e>
 800bb0a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800bb0e:	42a3      	cmp	r3, r4
 800bb10:	db07      	blt.n	800bb22 <_dtoa_r+0x7d2>
 800bb12:	f1ba 0f00 	cmp.w	sl, #0
 800bb16:	eba3 0404 	sub.w	r4, r3, r4
 800bb1a:	db0b      	blt.n	800bb34 <_dtoa_r+0x7e4>
 800bb1c:	9e04      	ldr	r6, [sp, #16]
 800bb1e:	4652      	mov	r2, sl
 800bb20:	e72f      	b.n	800b982 <_dtoa_r+0x632>
 800bb22:	1ae2      	subs	r2, r4, r3
 800bb24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb26:	9e04      	ldr	r6, [sp, #16]
 800bb28:	4413      	add	r3, r2
 800bb2a:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb2c:	4652      	mov	r2, sl
 800bb2e:	4623      	mov	r3, r4
 800bb30:	2400      	movs	r4, #0
 800bb32:	e726      	b.n	800b982 <_dtoa_r+0x632>
 800bb34:	9a04      	ldr	r2, [sp, #16]
 800bb36:	eba2 060a 	sub.w	r6, r2, sl
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	e721      	b.n	800b982 <_dtoa_r+0x632>
 800bb3e:	9e04      	ldr	r6, [sp, #16]
 800bb40:	9d08      	ldr	r5, [sp, #32]
 800bb42:	461c      	mov	r4, r3
 800bb44:	e72a      	b.n	800b99c <_dtoa_r+0x64c>
 800bb46:	9a01      	ldr	r2, [sp, #4]
 800bb48:	9205      	str	r2, [sp, #20]
 800bb4a:	e752      	b.n	800b9f2 <_dtoa_r+0x6a2>
 800bb4c:	9901      	ldr	r1, [sp, #4]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	e751      	b.n	800b9f6 <_dtoa_r+0x6a6>
 800bb52:	9b05      	ldr	r3, [sp, #20]
 800bb54:	9301      	str	r3, [sp, #4]
 800bb56:	e752      	b.n	800b9fe <_dtoa_r+0x6ae>
 800bb58:	2300      	movs	r3, #0
 800bb5a:	e77b      	b.n	800ba54 <_dtoa_r+0x704>
 800bb5c:	9b02      	ldr	r3, [sp, #8]
 800bb5e:	e779      	b.n	800ba54 <_dtoa_r+0x704>
 800bb60:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bb62:	e778      	b.n	800ba56 <_dtoa_r+0x706>
 800bb64:	2300      	movs	r3, #0
 800bb66:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb68:	e779      	b.n	800ba5e <_dtoa_r+0x70e>
 800bb6a:	d093      	beq.n	800ba94 <_dtoa_r+0x744>
 800bb6c:	9b04      	ldr	r3, [sp, #16]
 800bb6e:	321c      	adds	r2, #28
 800bb70:	4413      	add	r3, r2
 800bb72:	9304      	str	r3, [sp, #16]
 800bb74:	9b06      	ldr	r3, [sp, #24]
 800bb76:	4416      	add	r6, r2
 800bb78:	4413      	add	r3, r2
 800bb7a:	e78a      	b.n	800ba92 <_dtoa_r+0x742>
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	e7f5      	b.n	800bb6c <_dtoa_r+0x81c>
 800bb80:	f1ba 0f00 	cmp.w	sl, #0
 800bb84:	f8cd 8014 	str.w	r8, [sp, #20]
 800bb88:	46d3      	mov	fp, sl
 800bb8a:	dc21      	bgt.n	800bbd0 <_dtoa_r+0x880>
 800bb8c:	9b07      	ldr	r3, [sp, #28]
 800bb8e:	2b02      	cmp	r3, #2
 800bb90:	dd1e      	ble.n	800bbd0 <_dtoa_r+0x880>
 800bb92:	f1bb 0f00 	cmp.w	fp, #0
 800bb96:	f47f addc 	bne.w	800b752 <_dtoa_r+0x402>
 800bb9a:	4621      	mov	r1, r4
 800bb9c:	465b      	mov	r3, fp
 800bb9e:	2205      	movs	r2, #5
 800bba0:	4648      	mov	r0, r9
 800bba2:	f000 fa95 	bl	800c0d0 <__multadd>
 800bba6:	4601      	mov	r1, r0
 800bba8:	4604      	mov	r4, r0
 800bbaa:	9801      	ldr	r0, [sp, #4]
 800bbac:	f000 fcea 	bl	800c584 <__mcmp>
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	f77f adce 	ble.w	800b752 <_dtoa_r+0x402>
 800bbb6:	463e      	mov	r6, r7
 800bbb8:	2331      	movs	r3, #49	@ 0x31
 800bbba:	f806 3b01 	strb.w	r3, [r6], #1
 800bbbe:	9b05      	ldr	r3, [sp, #20]
 800bbc0:	3301      	adds	r3, #1
 800bbc2:	9305      	str	r3, [sp, #20]
 800bbc4:	e5c9      	b.n	800b75a <_dtoa_r+0x40a>
 800bbc6:	f8cd 8014 	str.w	r8, [sp, #20]
 800bbca:	4654      	mov	r4, sl
 800bbcc:	4625      	mov	r5, r4
 800bbce:	e7f2      	b.n	800bbb6 <_dtoa_r+0x866>
 800bbd0:	9b08      	ldr	r3, [sp, #32]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	f000 8102 	beq.w	800bddc <_dtoa_r+0xa8c>
 800bbd8:	2e00      	cmp	r6, #0
 800bbda:	dd05      	ble.n	800bbe8 <_dtoa_r+0x898>
 800bbdc:	4629      	mov	r1, r5
 800bbde:	4632      	mov	r2, r6
 800bbe0:	4648      	mov	r0, r9
 800bbe2:	f000 fc63 	bl	800c4ac <__lshift>
 800bbe6:	4605      	mov	r5, r0
 800bbe8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d058      	beq.n	800bca0 <_dtoa_r+0x950>
 800bbee:	6869      	ldr	r1, [r5, #4]
 800bbf0:	4648      	mov	r0, r9
 800bbf2:	f000 fa0b 	bl	800c00c <_Balloc>
 800bbf6:	4606      	mov	r6, r0
 800bbf8:	b928      	cbnz	r0, 800bc06 <_dtoa_r+0x8b6>
 800bbfa:	4b82      	ldr	r3, [pc, #520]	@ (800be04 <_dtoa_r+0xab4>)
 800bbfc:	4602      	mov	r2, r0
 800bbfe:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc02:	f7ff bbbe 	b.w	800b382 <_dtoa_r+0x32>
 800bc06:	692a      	ldr	r2, [r5, #16]
 800bc08:	3202      	adds	r2, #2
 800bc0a:	0092      	lsls	r2, r2, #2
 800bc0c:	f105 010c 	add.w	r1, r5, #12
 800bc10:	300c      	adds	r0, #12
 800bc12:	f7ff fb00 	bl	800b216 <memcpy>
 800bc16:	2201      	movs	r2, #1
 800bc18:	4631      	mov	r1, r6
 800bc1a:	4648      	mov	r0, r9
 800bc1c:	f000 fc46 	bl	800c4ac <__lshift>
 800bc20:	1c7b      	adds	r3, r7, #1
 800bc22:	9304      	str	r3, [sp, #16]
 800bc24:	eb07 030b 	add.w	r3, r7, fp
 800bc28:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc2a:	9b02      	ldr	r3, [sp, #8]
 800bc2c:	f003 0301 	and.w	r3, r3, #1
 800bc30:	46a8      	mov	r8, r5
 800bc32:	9308      	str	r3, [sp, #32]
 800bc34:	4605      	mov	r5, r0
 800bc36:	9b04      	ldr	r3, [sp, #16]
 800bc38:	9801      	ldr	r0, [sp, #4]
 800bc3a:	4621      	mov	r1, r4
 800bc3c:	f103 3bff 	add.w	fp, r3, #4294967295
 800bc40:	f7ff fafe 	bl	800b240 <quorem>
 800bc44:	4641      	mov	r1, r8
 800bc46:	9002      	str	r0, [sp, #8]
 800bc48:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800bc4c:	9801      	ldr	r0, [sp, #4]
 800bc4e:	f000 fc99 	bl	800c584 <__mcmp>
 800bc52:	462a      	mov	r2, r5
 800bc54:	9006      	str	r0, [sp, #24]
 800bc56:	4621      	mov	r1, r4
 800bc58:	4648      	mov	r0, r9
 800bc5a:	f000 fcaf 	bl	800c5bc <__mdiff>
 800bc5e:	68c2      	ldr	r2, [r0, #12]
 800bc60:	4606      	mov	r6, r0
 800bc62:	b9fa      	cbnz	r2, 800bca4 <_dtoa_r+0x954>
 800bc64:	4601      	mov	r1, r0
 800bc66:	9801      	ldr	r0, [sp, #4]
 800bc68:	f000 fc8c 	bl	800c584 <__mcmp>
 800bc6c:	4602      	mov	r2, r0
 800bc6e:	4631      	mov	r1, r6
 800bc70:	4648      	mov	r0, r9
 800bc72:	920a      	str	r2, [sp, #40]	@ 0x28
 800bc74:	f000 fa0a 	bl	800c08c <_Bfree>
 800bc78:	9b07      	ldr	r3, [sp, #28]
 800bc7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc7c:	9e04      	ldr	r6, [sp, #16]
 800bc7e:	ea42 0103 	orr.w	r1, r2, r3
 800bc82:	9b08      	ldr	r3, [sp, #32]
 800bc84:	4319      	orrs	r1, r3
 800bc86:	d10f      	bne.n	800bca8 <_dtoa_r+0x958>
 800bc88:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bc8c:	d028      	beq.n	800bce0 <_dtoa_r+0x990>
 800bc8e:	9b06      	ldr	r3, [sp, #24]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	dd02      	ble.n	800bc9a <_dtoa_r+0x94a>
 800bc94:	9b02      	ldr	r3, [sp, #8]
 800bc96:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800bc9a:	f88b a000 	strb.w	sl, [fp]
 800bc9e:	e55e      	b.n	800b75e <_dtoa_r+0x40e>
 800bca0:	4628      	mov	r0, r5
 800bca2:	e7bd      	b.n	800bc20 <_dtoa_r+0x8d0>
 800bca4:	2201      	movs	r2, #1
 800bca6:	e7e2      	b.n	800bc6e <_dtoa_r+0x91e>
 800bca8:	9b06      	ldr	r3, [sp, #24]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	db04      	blt.n	800bcb8 <_dtoa_r+0x968>
 800bcae:	9907      	ldr	r1, [sp, #28]
 800bcb0:	430b      	orrs	r3, r1
 800bcb2:	9908      	ldr	r1, [sp, #32]
 800bcb4:	430b      	orrs	r3, r1
 800bcb6:	d120      	bne.n	800bcfa <_dtoa_r+0x9aa>
 800bcb8:	2a00      	cmp	r2, #0
 800bcba:	ddee      	ble.n	800bc9a <_dtoa_r+0x94a>
 800bcbc:	9901      	ldr	r1, [sp, #4]
 800bcbe:	2201      	movs	r2, #1
 800bcc0:	4648      	mov	r0, r9
 800bcc2:	f000 fbf3 	bl	800c4ac <__lshift>
 800bcc6:	4621      	mov	r1, r4
 800bcc8:	9001      	str	r0, [sp, #4]
 800bcca:	f000 fc5b 	bl	800c584 <__mcmp>
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	dc03      	bgt.n	800bcda <_dtoa_r+0x98a>
 800bcd2:	d1e2      	bne.n	800bc9a <_dtoa_r+0x94a>
 800bcd4:	f01a 0f01 	tst.w	sl, #1
 800bcd8:	d0df      	beq.n	800bc9a <_dtoa_r+0x94a>
 800bcda:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bcde:	d1d9      	bne.n	800bc94 <_dtoa_r+0x944>
 800bce0:	2339      	movs	r3, #57	@ 0x39
 800bce2:	f88b 3000 	strb.w	r3, [fp]
 800bce6:	4633      	mov	r3, r6
 800bce8:	461e      	mov	r6, r3
 800bcea:	3b01      	subs	r3, #1
 800bcec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bcf0:	2a39      	cmp	r2, #57	@ 0x39
 800bcf2:	d052      	beq.n	800bd9a <_dtoa_r+0xa4a>
 800bcf4:	3201      	adds	r2, #1
 800bcf6:	701a      	strb	r2, [r3, #0]
 800bcf8:	e531      	b.n	800b75e <_dtoa_r+0x40e>
 800bcfa:	2a00      	cmp	r2, #0
 800bcfc:	dd07      	ble.n	800bd0e <_dtoa_r+0x9be>
 800bcfe:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bd02:	d0ed      	beq.n	800bce0 <_dtoa_r+0x990>
 800bd04:	f10a 0301 	add.w	r3, sl, #1
 800bd08:	f88b 3000 	strb.w	r3, [fp]
 800bd0c:	e527      	b.n	800b75e <_dtoa_r+0x40e>
 800bd0e:	9b04      	ldr	r3, [sp, #16]
 800bd10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd12:	f803 ac01 	strb.w	sl, [r3, #-1]
 800bd16:	4293      	cmp	r3, r2
 800bd18:	d029      	beq.n	800bd6e <_dtoa_r+0xa1e>
 800bd1a:	9901      	ldr	r1, [sp, #4]
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	220a      	movs	r2, #10
 800bd20:	4648      	mov	r0, r9
 800bd22:	f000 f9d5 	bl	800c0d0 <__multadd>
 800bd26:	45a8      	cmp	r8, r5
 800bd28:	9001      	str	r0, [sp, #4]
 800bd2a:	f04f 0300 	mov.w	r3, #0
 800bd2e:	f04f 020a 	mov.w	r2, #10
 800bd32:	4641      	mov	r1, r8
 800bd34:	4648      	mov	r0, r9
 800bd36:	d107      	bne.n	800bd48 <_dtoa_r+0x9f8>
 800bd38:	f000 f9ca 	bl	800c0d0 <__multadd>
 800bd3c:	4680      	mov	r8, r0
 800bd3e:	4605      	mov	r5, r0
 800bd40:	9b04      	ldr	r3, [sp, #16]
 800bd42:	3301      	adds	r3, #1
 800bd44:	9304      	str	r3, [sp, #16]
 800bd46:	e776      	b.n	800bc36 <_dtoa_r+0x8e6>
 800bd48:	f000 f9c2 	bl	800c0d0 <__multadd>
 800bd4c:	4629      	mov	r1, r5
 800bd4e:	4680      	mov	r8, r0
 800bd50:	2300      	movs	r3, #0
 800bd52:	220a      	movs	r2, #10
 800bd54:	4648      	mov	r0, r9
 800bd56:	f000 f9bb 	bl	800c0d0 <__multadd>
 800bd5a:	4605      	mov	r5, r0
 800bd5c:	e7f0      	b.n	800bd40 <_dtoa_r+0x9f0>
 800bd5e:	f1bb 0f00 	cmp.w	fp, #0
 800bd62:	bfcc      	ite	gt
 800bd64:	465e      	movgt	r6, fp
 800bd66:	2601      	movle	r6, #1
 800bd68:	443e      	add	r6, r7
 800bd6a:	f04f 0800 	mov.w	r8, #0
 800bd6e:	9901      	ldr	r1, [sp, #4]
 800bd70:	2201      	movs	r2, #1
 800bd72:	4648      	mov	r0, r9
 800bd74:	f000 fb9a 	bl	800c4ac <__lshift>
 800bd78:	4621      	mov	r1, r4
 800bd7a:	9001      	str	r0, [sp, #4]
 800bd7c:	f000 fc02 	bl	800c584 <__mcmp>
 800bd80:	2800      	cmp	r0, #0
 800bd82:	dcb0      	bgt.n	800bce6 <_dtoa_r+0x996>
 800bd84:	d102      	bne.n	800bd8c <_dtoa_r+0xa3c>
 800bd86:	f01a 0f01 	tst.w	sl, #1
 800bd8a:	d1ac      	bne.n	800bce6 <_dtoa_r+0x996>
 800bd8c:	4633      	mov	r3, r6
 800bd8e:	461e      	mov	r6, r3
 800bd90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd94:	2a30      	cmp	r2, #48	@ 0x30
 800bd96:	d0fa      	beq.n	800bd8e <_dtoa_r+0xa3e>
 800bd98:	e4e1      	b.n	800b75e <_dtoa_r+0x40e>
 800bd9a:	429f      	cmp	r7, r3
 800bd9c:	d1a4      	bne.n	800bce8 <_dtoa_r+0x998>
 800bd9e:	9b05      	ldr	r3, [sp, #20]
 800bda0:	3301      	adds	r3, #1
 800bda2:	9305      	str	r3, [sp, #20]
 800bda4:	2331      	movs	r3, #49	@ 0x31
 800bda6:	703b      	strb	r3, [r7, #0]
 800bda8:	e4d9      	b.n	800b75e <_dtoa_r+0x40e>
 800bdaa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bdac:	4f16      	ldr	r7, [pc, #88]	@ (800be08 <_dtoa_r+0xab8>)
 800bdae:	b11b      	cbz	r3, 800bdb8 <_dtoa_r+0xa68>
 800bdb0:	f107 0308 	add.w	r3, r7, #8
 800bdb4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800bdb6:	6013      	str	r3, [r2, #0]
 800bdb8:	4638      	mov	r0, r7
 800bdba:	b011      	add	sp, #68	@ 0x44
 800bdbc:	ecbd 8b02 	vpop	{d8}
 800bdc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc4:	9b07      	ldr	r3, [sp, #28]
 800bdc6:	2b01      	cmp	r3, #1
 800bdc8:	f77f ae2c 	ble.w	800ba24 <_dtoa_r+0x6d4>
 800bdcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bdce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bdd0:	2001      	movs	r0, #1
 800bdd2:	e64c      	b.n	800ba6e <_dtoa_r+0x71e>
 800bdd4:	f1bb 0f00 	cmp.w	fp, #0
 800bdd8:	f77f aed8 	ble.w	800bb8c <_dtoa_r+0x83c>
 800bddc:	463e      	mov	r6, r7
 800bdde:	9801      	ldr	r0, [sp, #4]
 800bde0:	4621      	mov	r1, r4
 800bde2:	f7ff fa2d 	bl	800b240 <quorem>
 800bde6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800bdea:	f806 ab01 	strb.w	sl, [r6], #1
 800bdee:	1bf2      	subs	r2, r6, r7
 800bdf0:	4593      	cmp	fp, r2
 800bdf2:	ddb4      	ble.n	800bd5e <_dtoa_r+0xa0e>
 800bdf4:	9901      	ldr	r1, [sp, #4]
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	220a      	movs	r2, #10
 800bdfa:	4648      	mov	r0, r9
 800bdfc:	f000 f968 	bl	800c0d0 <__multadd>
 800be00:	9001      	str	r0, [sp, #4]
 800be02:	e7ec      	b.n	800bdde <_dtoa_r+0xa8e>
 800be04:	0800f28b 	.word	0x0800f28b
 800be08:	0800f20f 	.word	0x0800f20f

0800be0c <_free_r>:
 800be0c:	b538      	push	{r3, r4, r5, lr}
 800be0e:	4605      	mov	r5, r0
 800be10:	2900      	cmp	r1, #0
 800be12:	d041      	beq.n	800be98 <_free_r+0x8c>
 800be14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be18:	1f0c      	subs	r4, r1, #4
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	bfb8      	it	lt
 800be1e:	18e4      	addlt	r4, r4, r3
 800be20:	f000 f8e8 	bl	800bff4 <__malloc_lock>
 800be24:	4a1d      	ldr	r2, [pc, #116]	@ (800be9c <_free_r+0x90>)
 800be26:	6813      	ldr	r3, [r2, #0]
 800be28:	b933      	cbnz	r3, 800be38 <_free_r+0x2c>
 800be2a:	6063      	str	r3, [r4, #4]
 800be2c:	6014      	str	r4, [r2, #0]
 800be2e:	4628      	mov	r0, r5
 800be30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be34:	f000 b8e4 	b.w	800c000 <__malloc_unlock>
 800be38:	42a3      	cmp	r3, r4
 800be3a:	d908      	bls.n	800be4e <_free_r+0x42>
 800be3c:	6820      	ldr	r0, [r4, #0]
 800be3e:	1821      	adds	r1, r4, r0
 800be40:	428b      	cmp	r3, r1
 800be42:	bf01      	itttt	eq
 800be44:	6819      	ldreq	r1, [r3, #0]
 800be46:	685b      	ldreq	r3, [r3, #4]
 800be48:	1809      	addeq	r1, r1, r0
 800be4a:	6021      	streq	r1, [r4, #0]
 800be4c:	e7ed      	b.n	800be2a <_free_r+0x1e>
 800be4e:	461a      	mov	r2, r3
 800be50:	685b      	ldr	r3, [r3, #4]
 800be52:	b10b      	cbz	r3, 800be58 <_free_r+0x4c>
 800be54:	42a3      	cmp	r3, r4
 800be56:	d9fa      	bls.n	800be4e <_free_r+0x42>
 800be58:	6811      	ldr	r1, [r2, #0]
 800be5a:	1850      	adds	r0, r2, r1
 800be5c:	42a0      	cmp	r0, r4
 800be5e:	d10b      	bne.n	800be78 <_free_r+0x6c>
 800be60:	6820      	ldr	r0, [r4, #0]
 800be62:	4401      	add	r1, r0
 800be64:	1850      	adds	r0, r2, r1
 800be66:	4283      	cmp	r3, r0
 800be68:	6011      	str	r1, [r2, #0]
 800be6a:	d1e0      	bne.n	800be2e <_free_r+0x22>
 800be6c:	6818      	ldr	r0, [r3, #0]
 800be6e:	685b      	ldr	r3, [r3, #4]
 800be70:	6053      	str	r3, [r2, #4]
 800be72:	4408      	add	r0, r1
 800be74:	6010      	str	r0, [r2, #0]
 800be76:	e7da      	b.n	800be2e <_free_r+0x22>
 800be78:	d902      	bls.n	800be80 <_free_r+0x74>
 800be7a:	230c      	movs	r3, #12
 800be7c:	602b      	str	r3, [r5, #0]
 800be7e:	e7d6      	b.n	800be2e <_free_r+0x22>
 800be80:	6820      	ldr	r0, [r4, #0]
 800be82:	1821      	adds	r1, r4, r0
 800be84:	428b      	cmp	r3, r1
 800be86:	bf04      	itt	eq
 800be88:	6819      	ldreq	r1, [r3, #0]
 800be8a:	685b      	ldreq	r3, [r3, #4]
 800be8c:	6063      	str	r3, [r4, #4]
 800be8e:	bf04      	itt	eq
 800be90:	1809      	addeq	r1, r1, r0
 800be92:	6021      	streq	r1, [r4, #0]
 800be94:	6054      	str	r4, [r2, #4]
 800be96:	e7ca      	b.n	800be2e <_free_r+0x22>
 800be98:	bd38      	pop	{r3, r4, r5, pc}
 800be9a:	bf00      	nop
 800be9c:	24000698 	.word	0x24000698

0800bea0 <malloc>:
 800bea0:	4b02      	ldr	r3, [pc, #8]	@ (800beac <malloc+0xc>)
 800bea2:	4601      	mov	r1, r0
 800bea4:	6818      	ldr	r0, [r3, #0]
 800bea6:	f000 b825 	b.w	800bef4 <_malloc_r>
 800beaa:	bf00      	nop
 800beac:	2400004c 	.word	0x2400004c

0800beb0 <sbrk_aligned>:
 800beb0:	b570      	push	{r4, r5, r6, lr}
 800beb2:	4e0f      	ldr	r6, [pc, #60]	@ (800bef0 <sbrk_aligned+0x40>)
 800beb4:	460c      	mov	r4, r1
 800beb6:	6831      	ldr	r1, [r6, #0]
 800beb8:	4605      	mov	r5, r0
 800beba:	b911      	cbnz	r1, 800bec2 <sbrk_aligned+0x12>
 800bebc:	f002 f952 	bl	800e164 <_sbrk_r>
 800bec0:	6030      	str	r0, [r6, #0]
 800bec2:	4621      	mov	r1, r4
 800bec4:	4628      	mov	r0, r5
 800bec6:	f002 f94d 	bl	800e164 <_sbrk_r>
 800beca:	1c43      	adds	r3, r0, #1
 800becc:	d103      	bne.n	800bed6 <sbrk_aligned+0x26>
 800bece:	f04f 34ff 	mov.w	r4, #4294967295
 800bed2:	4620      	mov	r0, r4
 800bed4:	bd70      	pop	{r4, r5, r6, pc}
 800bed6:	1cc4      	adds	r4, r0, #3
 800bed8:	f024 0403 	bic.w	r4, r4, #3
 800bedc:	42a0      	cmp	r0, r4
 800bede:	d0f8      	beq.n	800bed2 <sbrk_aligned+0x22>
 800bee0:	1a21      	subs	r1, r4, r0
 800bee2:	4628      	mov	r0, r5
 800bee4:	f002 f93e 	bl	800e164 <_sbrk_r>
 800bee8:	3001      	adds	r0, #1
 800beea:	d1f2      	bne.n	800bed2 <sbrk_aligned+0x22>
 800beec:	e7ef      	b.n	800bece <sbrk_aligned+0x1e>
 800beee:	bf00      	nop
 800bef0:	24000694 	.word	0x24000694

0800bef4 <_malloc_r>:
 800bef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bef8:	1ccd      	adds	r5, r1, #3
 800befa:	f025 0503 	bic.w	r5, r5, #3
 800befe:	3508      	adds	r5, #8
 800bf00:	2d0c      	cmp	r5, #12
 800bf02:	bf38      	it	cc
 800bf04:	250c      	movcc	r5, #12
 800bf06:	2d00      	cmp	r5, #0
 800bf08:	4606      	mov	r6, r0
 800bf0a:	db01      	blt.n	800bf10 <_malloc_r+0x1c>
 800bf0c:	42a9      	cmp	r1, r5
 800bf0e:	d904      	bls.n	800bf1a <_malloc_r+0x26>
 800bf10:	230c      	movs	r3, #12
 800bf12:	6033      	str	r3, [r6, #0]
 800bf14:	2000      	movs	r0, #0
 800bf16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bff0 <_malloc_r+0xfc>
 800bf1e:	f000 f869 	bl	800bff4 <__malloc_lock>
 800bf22:	f8d8 3000 	ldr.w	r3, [r8]
 800bf26:	461c      	mov	r4, r3
 800bf28:	bb44      	cbnz	r4, 800bf7c <_malloc_r+0x88>
 800bf2a:	4629      	mov	r1, r5
 800bf2c:	4630      	mov	r0, r6
 800bf2e:	f7ff ffbf 	bl	800beb0 <sbrk_aligned>
 800bf32:	1c43      	adds	r3, r0, #1
 800bf34:	4604      	mov	r4, r0
 800bf36:	d158      	bne.n	800bfea <_malloc_r+0xf6>
 800bf38:	f8d8 4000 	ldr.w	r4, [r8]
 800bf3c:	4627      	mov	r7, r4
 800bf3e:	2f00      	cmp	r7, #0
 800bf40:	d143      	bne.n	800bfca <_malloc_r+0xd6>
 800bf42:	2c00      	cmp	r4, #0
 800bf44:	d04b      	beq.n	800bfde <_malloc_r+0xea>
 800bf46:	6823      	ldr	r3, [r4, #0]
 800bf48:	4639      	mov	r1, r7
 800bf4a:	4630      	mov	r0, r6
 800bf4c:	eb04 0903 	add.w	r9, r4, r3
 800bf50:	f002 f908 	bl	800e164 <_sbrk_r>
 800bf54:	4581      	cmp	r9, r0
 800bf56:	d142      	bne.n	800bfde <_malloc_r+0xea>
 800bf58:	6821      	ldr	r1, [r4, #0]
 800bf5a:	1a6d      	subs	r5, r5, r1
 800bf5c:	4629      	mov	r1, r5
 800bf5e:	4630      	mov	r0, r6
 800bf60:	f7ff ffa6 	bl	800beb0 <sbrk_aligned>
 800bf64:	3001      	adds	r0, #1
 800bf66:	d03a      	beq.n	800bfde <_malloc_r+0xea>
 800bf68:	6823      	ldr	r3, [r4, #0]
 800bf6a:	442b      	add	r3, r5
 800bf6c:	6023      	str	r3, [r4, #0]
 800bf6e:	f8d8 3000 	ldr.w	r3, [r8]
 800bf72:	685a      	ldr	r2, [r3, #4]
 800bf74:	bb62      	cbnz	r2, 800bfd0 <_malloc_r+0xdc>
 800bf76:	f8c8 7000 	str.w	r7, [r8]
 800bf7a:	e00f      	b.n	800bf9c <_malloc_r+0xa8>
 800bf7c:	6822      	ldr	r2, [r4, #0]
 800bf7e:	1b52      	subs	r2, r2, r5
 800bf80:	d420      	bmi.n	800bfc4 <_malloc_r+0xd0>
 800bf82:	2a0b      	cmp	r2, #11
 800bf84:	d917      	bls.n	800bfb6 <_malloc_r+0xc2>
 800bf86:	1961      	adds	r1, r4, r5
 800bf88:	42a3      	cmp	r3, r4
 800bf8a:	6025      	str	r5, [r4, #0]
 800bf8c:	bf18      	it	ne
 800bf8e:	6059      	strne	r1, [r3, #4]
 800bf90:	6863      	ldr	r3, [r4, #4]
 800bf92:	bf08      	it	eq
 800bf94:	f8c8 1000 	streq.w	r1, [r8]
 800bf98:	5162      	str	r2, [r4, r5]
 800bf9a:	604b      	str	r3, [r1, #4]
 800bf9c:	4630      	mov	r0, r6
 800bf9e:	f000 f82f 	bl	800c000 <__malloc_unlock>
 800bfa2:	f104 000b 	add.w	r0, r4, #11
 800bfa6:	1d23      	adds	r3, r4, #4
 800bfa8:	f020 0007 	bic.w	r0, r0, #7
 800bfac:	1ac2      	subs	r2, r0, r3
 800bfae:	bf1c      	itt	ne
 800bfb0:	1a1b      	subne	r3, r3, r0
 800bfb2:	50a3      	strne	r3, [r4, r2]
 800bfb4:	e7af      	b.n	800bf16 <_malloc_r+0x22>
 800bfb6:	6862      	ldr	r2, [r4, #4]
 800bfb8:	42a3      	cmp	r3, r4
 800bfba:	bf0c      	ite	eq
 800bfbc:	f8c8 2000 	streq.w	r2, [r8]
 800bfc0:	605a      	strne	r2, [r3, #4]
 800bfc2:	e7eb      	b.n	800bf9c <_malloc_r+0xa8>
 800bfc4:	4623      	mov	r3, r4
 800bfc6:	6864      	ldr	r4, [r4, #4]
 800bfc8:	e7ae      	b.n	800bf28 <_malloc_r+0x34>
 800bfca:	463c      	mov	r4, r7
 800bfcc:	687f      	ldr	r7, [r7, #4]
 800bfce:	e7b6      	b.n	800bf3e <_malloc_r+0x4a>
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	685b      	ldr	r3, [r3, #4]
 800bfd4:	42a3      	cmp	r3, r4
 800bfd6:	d1fb      	bne.n	800bfd0 <_malloc_r+0xdc>
 800bfd8:	2300      	movs	r3, #0
 800bfda:	6053      	str	r3, [r2, #4]
 800bfdc:	e7de      	b.n	800bf9c <_malloc_r+0xa8>
 800bfde:	230c      	movs	r3, #12
 800bfe0:	6033      	str	r3, [r6, #0]
 800bfe2:	4630      	mov	r0, r6
 800bfe4:	f000 f80c 	bl	800c000 <__malloc_unlock>
 800bfe8:	e794      	b.n	800bf14 <_malloc_r+0x20>
 800bfea:	6005      	str	r5, [r0, #0]
 800bfec:	e7d6      	b.n	800bf9c <_malloc_r+0xa8>
 800bfee:	bf00      	nop
 800bff0:	24000698 	.word	0x24000698

0800bff4 <__malloc_lock>:
 800bff4:	4801      	ldr	r0, [pc, #4]	@ (800bffc <__malloc_lock+0x8>)
 800bff6:	f7ff b90c 	b.w	800b212 <__retarget_lock_acquire_recursive>
 800bffa:	bf00      	nop
 800bffc:	24000690 	.word	0x24000690

0800c000 <__malloc_unlock>:
 800c000:	4801      	ldr	r0, [pc, #4]	@ (800c008 <__malloc_unlock+0x8>)
 800c002:	f7ff b907 	b.w	800b214 <__retarget_lock_release_recursive>
 800c006:	bf00      	nop
 800c008:	24000690 	.word	0x24000690

0800c00c <_Balloc>:
 800c00c:	b570      	push	{r4, r5, r6, lr}
 800c00e:	69c6      	ldr	r6, [r0, #28]
 800c010:	4604      	mov	r4, r0
 800c012:	460d      	mov	r5, r1
 800c014:	b976      	cbnz	r6, 800c034 <_Balloc+0x28>
 800c016:	2010      	movs	r0, #16
 800c018:	f7ff ff42 	bl	800bea0 <malloc>
 800c01c:	4602      	mov	r2, r0
 800c01e:	61e0      	str	r0, [r4, #28]
 800c020:	b920      	cbnz	r0, 800c02c <_Balloc+0x20>
 800c022:	4b18      	ldr	r3, [pc, #96]	@ (800c084 <_Balloc+0x78>)
 800c024:	4818      	ldr	r0, [pc, #96]	@ (800c088 <_Balloc+0x7c>)
 800c026:	216b      	movs	r1, #107	@ 0x6b
 800c028:	f002 f8b6 	bl	800e198 <__assert_func>
 800c02c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c030:	6006      	str	r6, [r0, #0]
 800c032:	60c6      	str	r6, [r0, #12]
 800c034:	69e6      	ldr	r6, [r4, #28]
 800c036:	68f3      	ldr	r3, [r6, #12]
 800c038:	b183      	cbz	r3, 800c05c <_Balloc+0x50>
 800c03a:	69e3      	ldr	r3, [r4, #28]
 800c03c:	68db      	ldr	r3, [r3, #12]
 800c03e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c042:	b9b8      	cbnz	r0, 800c074 <_Balloc+0x68>
 800c044:	2101      	movs	r1, #1
 800c046:	fa01 f605 	lsl.w	r6, r1, r5
 800c04a:	1d72      	adds	r2, r6, #5
 800c04c:	0092      	lsls	r2, r2, #2
 800c04e:	4620      	mov	r0, r4
 800c050:	f002 f8c0 	bl	800e1d4 <_calloc_r>
 800c054:	b160      	cbz	r0, 800c070 <_Balloc+0x64>
 800c056:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c05a:	e00e      	b.n	800c07a <_Balloc+0x6e>
 800c05c:	2221      	movs	r2, #33	@ 0x21
 800c05e:	2104      	movs	r1, #4
 800c060:	4620      	mov	r0, r4
 800c062:	f002 f8b7 	bl	800e1d4 <_calloc_r>
 800c066:	69e3      	ldr	r3, [r4, #28]
 800c068:	60f0      	str	r0, [r6, #12]
 800c06a:	68db      	ldr	r3, [r3, #12]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d1e4      	bne.n	800c03a <_Balloc+0x2e>
 800c070:	2000      	movs	r0, #0
 800c072:	bd70      	pop	{r4, r5, r6, pc}
 800c074:	6802      	ldr	r2, [r0, #0]
 800c076:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c07a:	2300      	movs	r3, #0
 800c07c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c080:	e7f7      	b.n	800c072 <_Balloc+0x66>
 800c082:	bf00      	nop
 800c084:	0800f21c 	.word	0x0800f21c
 800c088:	0800f29c 	.word	0x0800f29c

0800c08c <_Bfree>:
 800c08c:	b570      	push	{r4, r5, r6, lr}
 800c08e:	69c6      	ldr	r6, [r0, #28]
 800c090:	4605      	mov	r5, r0
 800c092:	460c      	mov	r4, r1
 800c094:	b976      	cbnz	r6, 800c0b4 <_Bfree+0x28>
 800c096:	2010      	movs	r0, #16
 800c098:	f7ff ff02 	bl	800bea0 <malloc>
 800c09c:	4602      	mov	r2, r0
 800c09e:	61e8      	str	r0, [r5, #28]
 800c0a0:	b920      	cbnz	r0, 800c0ac <_Bfree+0x20>
 800c0a2:	4b09      	ldr	r3, [pc, #36]	@ (800c0c8 <_Bfree+0x3c>)
 800c0a4:	4809      	ldr	r0, [pc, #36]	@ (800c0cc <_Bfree+0x40>)
 800c0a6:	218f      	movs	r1, #143	@ 0x8f
 800c0a8:	f002 f876 	bl	800e198 <__assert_func>
 800c0ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0b0:	6006      	str	r6, [r0, #0]
 800c0b2:	60c6      	str	r6, [r0, #12]
 800c0b4:	b13c      	cbz	r4, 800c0c6 <_Bfree+0x3a>
 800c0b6:	69eb      	ldr	r3, [r5, #28]
 800c0b8:	6862      	ldr	r2, [r4, #4]
 800c0ba:	68db      	ldr	r3, [r3, #12]
 800c0bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0c0:	6021      	str	r1, [r4, #0]
 800c0c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c0c6:	bd70      	pop	{r4, r5, r6, pc}
 800c0c8:	0800f21c 	.word	0x0800f21c
 800c0cc:	0800f29c 	.word	0x0800f29c

0800c0d0 <__multadd>:
 800c0d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0d4:	690d      	ldr	r5, [r1, #16]
 800c0d6:	4607      	mov	r7, r0
 800c0d8:	460c      	mov	r4, r1
 800c0da:	461e      	mov	r6, r3
 800c0dc:	f101 0c14 	add.w	ip, r1, #20
 800c0e0:	2000      	movs	r0, #0
 800c0e2:	f8dc 3000 	ldr.w	r3, [ip]
 800c0e6:	b299      	uxth	r1, r3
 800c0e8:	fb02 6101 	mla	r1, r2, r1, r6
 800c0ec:	0c1e      	lsrs	r6, r3, #16
 800c0ee:	0c0b      	lsrs	r3, r1, #16
 800c0f0:	fb02 3306 	mla	r3, r2, r6, r3
 800c0f4:	b289      	uxth	r1, r1
 800c0f6:	3001      	adds	r0, #1
 800c0f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c0fc:	4285      	cmp	r5, r0
 800c0fe:	f84c 1b04 	str.w	r1, [ip], #4
 800c102:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c106:	dcec      	bgt.n	800c0e2 <__multadd+0x12>
 800c108:	b30e      	cbz	r6, 800c14e <__multadd+0x7e>
 800c10a:	68a3      	ldr	r3, [r4, #8]
 800c10c:	42ab      	cmp	r3, r5
 800c10e:	dc19      	bgt.n	800c144 <__multadd+0x74>
 800c110:	6861      	ldr	r1, [r4, #4]
 800c112:	4638      	mov	r0, r7
 800c114:	3101      	adds	r1, #1
 800c116:	f7ff ff79 	bl	800c00c <_Balloc>
 800c11a:	4680      	mov	r8, r0
 800c11c:	b928      	cbnz	r0, 800c12a <__multadd+0x5a>
 800c11e:	4602      	mov	r2, r0
 800c120:	4b0c      	ldr	r3, [pc, #48]	@ (800c154 <__multadd+0x84>)
 800c122:	480d      	ldr	r0, [pc, #52]	@ (800c158 <__multadd+0x88>)
 800c124:	21ba      	movs	r1, #186	@ 0xba
 800c126:	f002 f837 	bl	800e198 <__assert_func>
 800c12a:	6922      	ldr	r2, [r4, #16]
 800c12c:	3202      	adds	r2, #2
 800c12e:	f104 010c 	add.w	r1, r4, #12
 800c132:	0092      	lsls	r2, r2, #2
 800c134:	300c      	adds	r0, #12
 800c136:	f7ff f86e 	bl	800b216 <memcpy>
 800c13a:	4621      	mov	r1, r4
 800c13c:	4638      	mov	r0, r7
 800c13e:	f7ff ffa5 	bl	800c08c <_Bfree>
 800c142:	4644      	mov	r4, r8
 800c144:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c148:	3501      	adds	r5, #1
 800c14a:	615e      	str	r6, [r3, #20]
 800c14c:	6125      	str	r5, [r4, #16]
 800c14e:	4620      	mov	r0, r4
 800c150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c154:	0800f28b 	.word	0x0800f28b
 800c158:	0800f29c 	.word	0x0800f29c

0800c15c <__s2b>:
 800c15c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c160:	460c      	mov	r4, r1
 800c162:	4615      	mov	r5, r2
 800c164:	461f      	mov	r7, r3
 800c166:	2209      	movs	r2, #9
 800c168:	3308      	adds	r3, #8
 800c16a:	4606      	mov	r6, r0
 800c16c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c170:	2100      	movs	r1, #0
 800c172:	2201      	movs	r2, #1
 800c174:	429a      	cmp	r2, r3
 800c176:	db09      	blt.n	800c18c <__s2b+0x30>
 800c178:	4630      	mov	r0, r6
 800c17a:	f7ff ff47 	bl	800c00c <_Balloc>
 800c17e:	b940      	cbnz	r0, 800c192 <__s2b+0x36>
 800c180:	4602      	mov	r2, r0
 800c182:	4b19      	ldr	r3, [pc, #100]	@ (800c1e8 <__s2b+0x8c>)
 800c184:	4819      	ldr	r0, [pc, #100]	@ (800c1ec <__s2b+0x90>)
 800c186:	21d3      	movs	r1, #211	@ 0xd3
 800c188:	f002 f806 	bl	800e198 <__assert_func>
 800c18c:	0052      	lsls	r2, r2, #1
 800c18e:	3101      	adds	r1, #1
 800c190:	e7f0      	b.n	800c174 <__s2b+0x18>
 800c192:	9b08      	ldr	r3, [sp, #32]
 800c194:	6143      	str	r3, [r0, #20]
 800c196:	2d09      	cmp	r5, #9
 800c198:	f04f 0301 	mov.w	r3, #1
 800c19c:	6103      	str	r3, [r0, #16]
 800c19e:	dd16      	ble.n	800c1ce <__s2b+0x72>
 800c1a0:	f104 0909 	add.w	r9, r4, #9
 800c1a4:	46c8      	mov	r8, r9
 800c1a6:	442c      	add	r4, r5
 800c1a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c1ac:	4601      	mov	r1, r0
 800c1ae:	3b30      	subs	r3, #48	@ 0x30
 800c1b0:	220a      	movs	r2, #10
 800c1b2:	4630      	mov	r0, r6
 800c1b4:	f7ff ff8c 	bl	800c0d0 <__multadd>
 800c1b8:	45a0      	cmp	r8, r4
 800c1ba:	d1f5      	bne.n	800c1a8 <__s2b+0x4c>
 800c1bc:	f1a5 0408 	sub.w	r4, r5, #8
 800c1c0:	444c      	add	r4, r9
 800c1c2:	1b2d      	subs	r5, r5, r4
 800c1c4:	1963      	adds	r3, r4, r5
 800c1c6:	42bb      	cmp	r3, r7
 800c1c8:	db04      	blt.n	800c1d4 <__s2b+0x78>
 800c1ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1ce:	340a      	adds	r4, #10
 800c1d0:	2509      	movs	r5, #9
 800c1d2:	e7f6      	b.n	800c1c2 <__s2b+0x66>
 800c1d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c1d8:	4601      	mov	r1, r0
 800c1da:	3b30      	subs	r3, #48	@ 0x30
 800c1dc:	220a      	movs	r2, #10
 800c1de:	4630      	mov	r0, r6
 800c1e0:	f7ff ff76 	bl	800c0d0 <__multadd>
 800c1e4:	e7ee      	b.n	800c1c4 <__s2b+0x68>
 800c1e6:	bf00      	nop
 800c1e8:	0800f28b 	.word	0x0800f28b
 800c1ec:	0800f29c 	.word	0x0800f29c

0800c1f0 <__hi0bits>:
 800c1f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	bf36      	itet	cc
 800c1f8:	0403      	lslcc	r3, r0, #16
 800c1fa:	2000      	movcs	r0, #0
 800c1fc:	2010      	movcc	r0, #16
 800c1fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c202:	bf3c      	itt	cc
 800c204:	021b      	lslcc	r3, r3, #8
 800c206:	3008      	addcc	r0, #8
 800c208:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c20c:	bf3c      	itt	cc
 800c20e:	011b      	lslcc	r3, r3, #4
 800c210:	3004      	addcc	r0, #4
 800c212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c216:	bf3c      	itt	cc
 800c218:	009b      	lslcc	r3, r3, #2
 800c21a:	3002      	addcc	r0, #2
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	db05      	blt.n	800c22c <__hi0bits+0x3c>
 800c220:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c224:	f100 0001 	add.w	r0, r0, #1
 800c228:	bf08      	it	eq
 800c22a:	2020      	moveq	r0, #32
 800c22c:	4770      	bx	lr

0800c22e <__lo0bits>:
 800c22e:	6803      	ldr	r3, [r0, #0]
 800c230:	4602      	mov	r2, r0
 800c232:	f013 0007 	ands.w	r0, r3, #7
 800c236:	d00b      	beq.n	800c250 <__lo0bits+0x22>
 800c238:	07d9      	lsls	r1, r3, #31
 800c23a:	d421      	bmi.n	800c280 <__lo0bits+0x52>
 800c23c:	0798      	lsls	r0, r3, #30
 800c23e:	bf49      	itett	mi
 800c240:	085b      	lsrmi	r3, r3, #1
 800c242:	089b      	lsrpl	r3, r3, #2
 800c244:	2001      	movmi	r0, #1
 800c246:	6013      	strmi	r3, [r2, #0]
 800c248:	bf5c      	itt	pl
 800c24a:	6013      	strpl	r3, [r2, #0]
 800c24c:	2002      	movpl	r0, #2
 800c24e:	4770      	bx	lr
 800c250:	b299      	uxth	r1, r3
 800c252:	b909      	cbnz	r1, 800c258 <__lo0bits+0x2a>
 800c254:	0c1b      	lsrs	r3, r3, #16
 800c256:	2010      	movs	r0, #16
 800c258:	b2d9      	uxtb	r1, r3
 800c25a:	b909      	cbnz	r1, 800c260 <__lo0bits+0x32>
 800c25c:	3008      	adds	r0, #8
 800c25e:	0a1b      	lsrs	r3, r3, #8
 800c260:	0719      	lsls	r1, r3, #28
 800c262:	bf04      	itt	eq
 800c264:	091b      	lsreq	r3, r3, #4
 800c266:	3004      	addeq	r0, #4
 800c268:	0799      	lsls	r1, r3, #30
 800c26a:	bf04      	itt	eq
 800c26c:	089b      	lsreq	r3, r3, #2
 800c26e:	3002      	addeq	r0, #2
 800c270:	07d9      	lsls	r1, r3, #31
 800c272:	d403      	bmi.n	800c27c <__lo0bits+0x4e>
 800c274:	085b      	lsrs	r3, r3, #1
 800c276:	f100 0001 	add.w	r0, r0, #1
 800c27a:	d003      	beq.n	800c284 <__lo0bits+0x56>
 800c27c:	6013      	str	r3, [r2, #0]
 800c27e:	4770      	bx	lr
 800c280:	2000      	movs	r0, #0
 800c282:	4770      	bx	lr
 800c284:	2020      	movs	r0, #32
 800c286:	4770      	bx	lr

0800c288 <__i2b>:
 800c288:	b510      	push	{r4, lr}
 800c28a:	460c      	mov	r4, r1
 800c28c:	2101      	movs	r1, #1
 800c28e:	f7ff febd 	bl	800c00c <_Balloc>
 800c292:	4602      	mov	r2, r0
 800c294:	b928      	cbnz	r0, 800c2a2 <__i2b+0x1a>
 800c296:	4b05      	ldr	r3, [pc, #20]	@ (800c2ac <__i2b+0x24>)
 800c298:	4805      	ldr	r0, [pc, #20]	@ (800c2b0 <__i2b+0x28>)
 800c29a:	f240 1145 	movw	r1, #325	@ 0x145
 800c29e:	f001 ff7b 	bl	800e198 <__assert_func>
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	6144      	str	r4, [r0, #20]
 800c2a6:	6103      	str	r3, [r0, #16]
 800c2a8:	bd10      	pop	{r4, pc}
 800c2aa:	bf00      	nop
 800c2ac:	0800f28b 	.word	0x0800f28b
 800c2b0:	0800f29c 	.word	0x0800f29c

0800c2b4 <__multiply>:
 800c2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2b8:	4617      	mov	r7, r2
 800c2ba:	690a      	ldr	r2, [r1, #16]
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	429a      	cmp	r2, r3
 800c2c0:	bfa8      	it	ge
 800c2c2:	463b      	movge	r3, r7
 800c2c4:	4689      	mov	r9, r1
 800c2c6:	bfa4      	itt	ge
 800c2c8:	460f      	movge	r7, r1
 800c2ca:	4699      	movge	r9, r3
 800c2cc:	693d      	ldr	r5, [r7, #16]
 800c2ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	6879      	ldr	r1, [r7, #4]
 800c2d6:	eb05 060a 	add.w	r6, r5, sl
 800c2da:	42b3      	cmp	r3, r6
 800c2dc:	b085      	sub	sp, #20
 800c2de:	bfb8      	it	lt
 800c2e0:	3101      	addlt	r1, #1
 800c2e2:	f7ff fe93 	bl	800c00c <_Balloc>
 800c2e6:	b930      	cbnz	r0, 800c2f6 <__multiply+0x42>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	4b41      	ldr	r3, [pc, #260]	@ (800c3f0 <__multiply+0x13c>)
 800c2ec:	4841      	ldr	r0, [pc, #260]	@ (800c3f4 <__multiply+0x140>)
 800c2ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c2f2:	f001 ff51 	bl	800e198 <__assert_func>
 800c2f6:	f100 0414 	add.w	r4, r0, #20
 800c2fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c2fe:	4623      	mov	r3, r4
 800c300:	2200      	movs	r2, #0
 800c302:	4573      	cmp	r3, lr
 800c304:	d320      	bcc.n	800c348 <__multiply+0x94>
 800c306:	f107 0814 	add.w	r8, r7, #20
 800c30a:	f109 0114 	add.w	r1, r9, #20
 800c30e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c312:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c316:	9302      	str	r3, [sp, #8]
 800c318:	1beb      	subs	r3, r5, r7
 800c31a:	3b15      	subs	r3, #21
 800c31c:	f023 0303 	bic.w	r3, r3, #3
 800c320:	3304      	adds	r3, #4
 800c322:	3715      	adds	r7, #21
 800c324:	42bd      	cmp	r5, r7
 800c326:	bf38      	it	cc
 800c328:	2304      	movcc	r3, #4
 800c32a:	9301      	str	r3, [sp, #4]
 800c32c:	9b02      	ldr	r3, [sp, #8]
 800c32e:	9103      	str	r1, [sp, #12]
 800c330:	428b      	cmp	r3, r1
 800c332:	d80c      	bhi.n	800c34e <__multiply+0x9a>
 800c334:	2e00      	cmp	r6, #0
 800c336:	dd03      	ble.n	800c340 <__multiply+0x8c>
 800c338:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d055      	beq.n	800c3ec <__multiply+0x138>
 800c340:	6106      	str	r6, [r0, #16]
 800c342:	b005      	add	sp, #20
 800c344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c348:	f843 2b04 	str.w	r2, [r3], #4
 800c34c:	e7d9      	b.n	800c302 <__multiply+0x4e>
 800c34e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c352:	f1ba 0f00 	cmp.w	sl, #0
 800c356:	d01f      	beq.n	800c398 <__multiply+0xe4>
 800c358:	46c4      	mov	ip, r8
 800c35a:	46a1      	mov	r9, r4
 800c35c:	2700      	movs	r7, #0
 800c35e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c362:	f8d9 3000 	ldr.w	r3, [r9]
 800c366:	fa1f fb82 	uxth.w	fp, r2
 800c36a:	b29b      	uxth	r3, r3
 800c36c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c370:	443b      	add	r3, r7
 800c372:	f8d9 7000 	ldr.w	r7, [r9]
 800c376:	0c12      	lsrs	r2, r2, #16
 800c378:	0c3f      	lsrs	r7, r7, #16
 800c37a:	fb0a 7202 	mla	r2, sl, r2, r7
 800c37e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c382:	b29b      	uxth	r3, r3
 800c384:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c388:	4565      	cmp	r5, ip
 800c38a:	f849 3b04 	str.w	r3, [r9], #4
 800c38e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c392:	d8e4      	bhi.n	800c35e <__multiply+0xaa>
 800c394:	9b01      	ldr	r3, [sp, #4]
 800c396:	50e7      	str	r7, [r4, r3]
 800c398:	9b03      	ldr	r3, [sp, #12]
 800c39a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c39e:	3104      	adds	r1, #4
 800c3a0:	f1b9 0f00 	cmp.w	r9, #0
 800c3a4:	d020      	beq.n	800c3e8 <__multiply+0x134>
 800c3a6:	6823      	ldr	r3, [r4, #0]
 800c3a8:	4647      	mov	r7, r8
 800c3aa:	46a4      	mov	ip, r4
 800c3ac:	f04f 0a00 	mov.w	sl, #0
 800c3b0:	f8b7 b000 	ldrh.w	fp, [r7]
 800c3b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c3b8:	fb09 220b 	mla	r2, r9, fp, r2
 800c3bc:	4452      	add	r2, sl
 800c3be:	b29b      	uxth	r3, r3
 800c3c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c3c4:	f84c 3b04 	str.w	r3, [ip], #4
 800c3c8:	f857 3b04 	ldr.w	r3, [r7], #4
 800c3cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c3d0:	f8bc 3000 	ldrh.w	r3, [ip]
 800c3d4:	fb09 330a 	mla	r3, r9, sl, r3
 800c3d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c3dc:	42bd      	cmp	r5, r7
 800c3de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c3e2:	d8e5      	bhi.n	800c3b0 <__multiply+0xfc>
 800c3e4:	9a01      	ldr	r2, [sp, #4]
 800c3e6:	50a3      	str	r3, [r4, r2]
 800c3e8:	3404      	adds	r4, #4
 800c3ea:	e79f      	b.n	800c32c <__multiply+0x78>
 800c3ec:	3e01      	subs	r6, #1
 800c3ee:	e7a1      	b.n	800c334 <__multiply+0x80>
 800c3f0:	0800f28b 	.word	0x0800f28b
 800c3f4:	0800f29c 	.word	0x0800f29c

0800c3f8 <__pow5mult>:
 800c3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3fc:	4615      	mov	r5, r2
 800c3fe:	f012 0203 	ands.w	r2, r2, #3
 800c402:	4607      	mov	r7, r0
 800c404:	460e      	mov	r6, r1
 800c406:	d007      	beq.n	800c418 <__pow5mult+0x20>
 800c408:	4c25      	ldr	r4, [pc, #148]	@ (800c4a0 <__pow5mult+0xa8>)
 800c40a:	3a01      	subs	r2, #1
 800c40c:	2300      	movs	r3, #0
 800c40e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c412:	f7ff fe5d 	bl	800c0d0 <__multadd>
 800c416:	4606      	mov	r6, r0
 800c418:	10ad      	asrs	r5, r5, #2
 800c41a:	d03d      	beq.n	800c498 <__pow5mult+0xa0>
 800c41c:	69fc      	ldr	r4, [r7, #28]
 800c41e:	b97c      	cbnz	r4, 800c440 <__pow5mult+0x48>
 800c420:	2010      	movs	r0, #16
 800c422:	f7ff fd3d 	bl	800bea0 <malloc>
 800c426:	4602      	mov	r2, r0
 800c428:	61f8      	str	r0, [r7, #28]
 800c42a:	b928      	cbnz	r0, 800c438 <__pow5mult+0x40>
 800c42c:	4b1d      	ldr	r3, [pc, #116]	@ (800c4a4 <__pow5mult+0xac>)
 800c42e:	481e      	ldr	r0, [pc, #120]	@ (800c4a8 <__pow5mult+0xb0>)
 800c430:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c434:	f001 feb0 	bl	800e198 <__assert_func>
 800c438:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c43c:	6004      	str	r4, [r0, #0]
 800c43e:	60c4      	str	r4, [r0, #12]
 800c440:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c444:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c448:	b94c      	cbnz	r4, 800c45e <__pow5mult+0x66>
 800c44a:	f240 2171 	movw	r1, #625	@ 0x271
 800c44e:	4638      	mov	r0, r7
 800c450:	f7ff ff1a 	bl	800c288 <__i2b>
 800c454:	2300      	movs	r3, #0
 800c456:	f8c8 0008 	str.w	r0, [r8, #8]
 800c45a:	4604      	mov	r4, r0
 800c45c:	6003      	str	r3, [r0, #0]
 800c45e:	f04f 0900 	mov.w	r9, #0
 800c462:	07eb      	lsls	r3, r5, #31
 800c464:	d50a      	bpl.n	800c47c <__pow5mult+0x84>
 800c466:	4631      	mov	r1, r6
 800c468:	4622      	mov	r2, r4
 800c46a:	4638      	mov	r0, r7
 800c46c:	f7ff ff22 	bl	800c2b4 <__multiply>
 800c470:	4631      	mov	r1, r6
 800c472:	4680      	mov	r8, r0
 800c474:	4638      	mov	r0, r7
 800c476:	f7ff fe09 	bl	800c08c <_Bfree>
 800c47a:	4646      	mov	r6, r8
 800c47c:	106d      	asrs	r5, r5, #1
 800c47e:	d00b      	beq.n	800c498 <__pow5mult+0xa0>
 800c480:	6820      	ldr	r0, [r4, #0]
 800c482:	b938      	cbnz	r0, 800c494 <__pow5mult+0x9c>
 800c484:	4622      	mov	r2, r4
 800c486:	4621      	mov	r1, r4
 800c488:	4638      	mov	r0, r7
 800c48a:	f7ff ff13 	bl	800c2b4 <__multiply>
 800c48e:	6020      	str	r0, [r4, #0]
 800c490:	f8c0 9000 	str.w	r9, [r0]
 800c494:	4604      	mov	r4, r0
 800c496:	e7e4      	b.n	800c462 <__pow5mult+0x6a>
 800c498:	4630      	mov	r0, r6
 800c49a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c49e:	bf00      	nop
 800c4a0:	0800f3c8 	.word	0x0800f3c8
 800c4a4:	0800f21c 	.word	0x0800f21c
 800c4a8:	0800f29c 	.word	0x0800f29c

0800c4ac <__lshift>:
 800c4ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4b0:	460c      	mov	r4, r1
 800c4b2:	6849      	ldr	r1, [r1, #4]
 800c4b4:	6923      	ldr	r3, [r4, #16]
 800c4b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c4ba:	68a3      	ldr	r3, [r4, #8]
 800c4bc:	4607      	mov	r7, r0
 800c4be:	4691      	mov	r9, r2
 800c4c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c4c4:	f108 0601 	add.w	r6, r8, #1
 800c4c8:	42b3      	cmp	r3, r6
 800c4ca:	db0b      	blt.n	800c4e4 <__lshift+0x38>
 800c4cc:	4638      	mov	r0, r7
 800c4ce:	f7ff fd9d 	bl	800c00c <_Balloc>
 800c4d2:	4605      	mov	r5, r0
 800c4d4:	b948      	cbnz	r0, 800c4ea <__lshift+0x3e>
 800c4d6:	4602      	mov	r2, r0
 800c4d8:	4b28      	ldr	r3, [pc, #160]	@ (800c57c <__lshift+0xd0>)
 800c4da:	4829      	ldr	r0, [pc, #164]	@ (800c580 <__lshift+0xd4>)
 800c4dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c4e0:	f001 fe5a 	bl	800e198 <__assert_func>
 800c4e4:	3101      	adds	r1, #1
 800c4e6:	005b      	lsls	r3, r3, #1
 800c4e8:	e7ee      	b.n	800c4c8 <__lshift+0x1c>
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	f100 0114 	add.w	r1, r0, #20
 800c4f0:	f100 0210 	add.w	r2, r0, #16
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	4553      	cmp	r3, sl
 800c4f8:	db33      	blt.n	800c562 <__lshift+0xb6>
 800c4fa:	6920      	ldr	r0, [r4, #16]
 800c4fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c500:	f104 0314 	add.w	r3, r4, #20
 800c504:	f019 091f 	ands.w	r9, r9, #31
 800c508:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c50c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c510:	d02b      	beq.n	800c56a <__lshift+0xbe>
 800c512:	f1c9 0e20 	rsb	lr, r9, #32
 800c516:	468a      	mov	sl, r1
 800c518:	2200      	movs	r2, #0
 800c51a:	6818      	ldr	r0, [r3, #0]
 800c51c:	fa00 f009 	lsl.w	r0, r0, r9
 800c520:	4310      	orrs	r0, r2
 800c522:	f84a 0b04 	str.w	r0, [sl], #4
 800c526:	f853 2b04 	ldr.w	r2, [r3], #4
 800c52a:	459c      	cmp	ip, r3
 800c52c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c530:	d8f3      	bhi.n	800c51a <__lshift+0x6e>
 800c532:	ebac 0304 	sub.w	r3, ip, r4
 800c536:	3b15      	subs	r3, #21
 800c538:	f023 0303 	bic.w	r3, r3, #3
 800c53c:	3304      	adds	r3, #4
 800c53e:	f104 0015 	add.w	r0, r4, #21
 800c542:	4560      	cmp	r0, ip
 800c544:	bf88      	it	hi
 800c546:	2304      	movhi	r3, #4
 800c548:	50ca      	str	r2, [r1, r3]
 800c54a:	b10a      	cbz	r2, 800c550 <__lshift+0xa4>
 800c54c:	f108 0602 	add.w	r6, r8, #2
 800c550:	3e01      	subs	r6, #1
 800c552:	4638      	mov	r0, r7
 800c554:	612e      	str	r6, [r5, #16]
 800c556:	4621      	mov	r1, r4
 800c558:	f7ff fd98 	bl	800c08c <_Bfree>
 800c55c:	4628      	mov	r0, r5
 800c55e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c562:	f842 0f04 	str.w	r0, [r2, #4]!
 800c566:	3301      	adds	r3, #1
 800c568:	e7c5      	b.n	800c4f6 <__lshift+0x4a>
 800c56a:	3904      	subs	r1, #4
 800c56c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c570:	f841 2f04 	str.w	r2, [r1, #4]!
 800c574:	459c      	cmp	ip, r3
 800c576:	d8f9      	bhi.n	800c56c <__lshift+0xc0>
 800c578:	e7ea      	b.n	800c550 <__lshift+0xa4>
 800c57a:	bf00      	nop
 800c57c:	0800f28b 	.word	0x0800f28b
 800c580:	0800f29c 	.word	0x0800f29c

0800c584 <__mcmp>:
 800c584:	690a      	ldr	r2, [r1, #16]
 800c586:	4603      	mov	r3, r0
 800c588:	6900      	ldr	r0, [r0, #16]
 800c58a:	1a80      	subs	r0, r0, r2
 800c58c:	b530      	push	{r4, r5, lr}
 800c58e:	d10e      	bne.n	800c5ae <__mcmp+0x2a>
 800c590:	3314      	adds	r3, #20
 800c592:	3114      	adds	r1, #20
 800c594:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c598:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c59c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c5a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c5a4:	4295      	cmp	r5, r2
 800c5a6:	d003      	beq.n	800c5b0 <__mcmp+0x2c>
 800c5a8:	d205      	bcs.n	800c5b6 <__mcmp+0x32>
 800c5aa:	f04f 30ff 	mov.w	r0, #4294967295
 800c5ae:	bd30      	pop	{r4, r5, pc}
 800c5b0:	42a3      	cmp	r3, r4
 800c5b2:	d3f3      	bcc.n	800c59c <__mcmp+0x18>
 800c5b4:	e7fb      	b.n	800c5ae <__mcmp+0x2a>
 800c5b6:	2001      	movs	r0, #1
 800c5b8:	e7f9      	b.n	800c5ae <__mcmp+0x2a>
	...

0800c5bc <__mdiff>:
 800c5bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5c0:	4689      	mov	r9, r1
 800c5c2:	4606      	mov	r6, r0
 800c5c4:	4611      	mov	r1, r2
 800c5c6:	4648      	mov	r0, r9
 800c5c8:	4614      	mov	r4, r2
 800c5ca:	f7ff ffdb 	bl	800c584 <__mcmp>
 800c5ce:	1e05      	subs	r5, r0, #0
 800c5d0:	d112      	bne.n	800c5f8 <__mdiff+0x3c>
 800c5d2:	4629      	mov	r1, r5
 800c5d4:	4630      	mov	r0, r6
 800c5d6:	f7ff fd19 	bl	800c00c <_Balloc>
 800c5da:	4602      	mov	r2, r0
 800c5dc:	b928      	cbnz	r0, 800c5ea <__mdiff+0x2e>
 800c5de:	4b3f      	ldr	r3, [pc, #252]	@ (800c6dc <__mdiff+0x120>)
 800c5e0:	f240 2137 	movw	r1, #567	@ 0x237
 800c5e4:	483e      	ldr	r0, [pc, #248]	@ (800c6e0 <__mdiff+0x124>)
 800c5e6:	f001 fdd7 	bl	800e198 <__assert_func>
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c5f0:	4610      	mov	r0, r2
 800c5f2:	b003      	add	sp, #12
 800c5f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5f8:	bfbc      	itt	lt
 800c5fa:	464b      	movlt	r3, r9
 800c5fc:	46a1      	movlt	r9, r4
 800c5fe:	4630      	mov	r0, r6
 800c600:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c604:	bfba      	itte	lt
 800c606:	461c      	movlt	r4, r3
 800c608:	2501      	movlt	r5, #1
 800c60a:	2500      	movge	r5, #0
 800c60c:	f7ff fcfe 	bl	800c00c <_Balloc>
 800c610:	4602      	mov	r2, r0
 800c612:	b918      	cbnz	r0, 800c61c <__mdiff+0x60>
 800c614:	4b31      	ldr	r3, [pc, #196]	@ (800c6dc <__mdiff+0x120>)
 800c616:	f240 2145 	movw	r1, #581	@ 0x245
 800c61a:	e7e3      	b.n	800c5e4 <__mdiff+0x28>
 800c61c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c620:	6926      	ldr	r6, [r4, #16]
 800c622:	60c5      	str	r5, [r0, #12]
 800c624:	f109 0310 	add.w	r3, r9, #16
 800c628:	f109 0514 	add.w	r5, r9, #20
 800c62c:	f104 0e14 	add.w	lr, r4, #20
 800c630:	f100 0b14 	add.w	fp, r0, #20
 800c634:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c638:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c63c:	9301      	str	r3, [sp, #4]
 800c63e:	46d9      	mov	r9, fp
 800c640:	f04f 0c00 	mov.w	ip, #0
 800c644:	9b01      	ldr	r3, [sp, #4]
 800c646:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c64a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c64e:	9301      	str	r3, [sp, #4]
 800c650:	fa1f f38a 	uxth.w	r3, sl
 800c654:	4619      	mov	r1, r3
 800c656:	b283      	uxth	r3, r0
 800c658:	1acb      	subs	r3, r1, r3
 800c65a:	0c00      	lsrs	r0, r0, #16
 800c65c:	4463      	add	r3, ip
 800c65e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c662:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c666:	b29b      	uxth	r3, r3
 800c668:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c66c:	4576      	cmp	r6, lr
 800c66e:	f849 3b04 	str.w	r3, [r9], #4
 800c672:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c676:	d8e5      	bhi.n	800c644 <__mdiff+0x88>
 800c678:	1b33      	subs	r3, r6, r4
 800c67a:	3b15      	subs	r3, #21
 800c67c:	f023 0303 	bic.w	r3, r3, #3
 800c680:	3415      	adds	r4, #21
 800c682:	3304      	adds	r3, #4
 800c684:	42a6      	cmp	r6, r4
 800c686:	bf38      	it	cc
 800c688:	2304      	movcc	r3, #4
 800c68a:	441d      	add	r5, r3
 800c68c:	445b      	add	r3, fp
 800c68e:	461e      	mov	r6, r3
 800c690:	462c      	mov	r4, r5
 800c692:	4544      	cmp	r4, r8
 800c694:	d30e      	bcc.n	800c6b4 <__mdiff+0xf8>
 800c696:	f108 0103 	add.w	r1, r8, #3
 800c69a:	1b49      	subs	r1, r1, r5
 800c69c:	f021 0103 	bic.w	r1, r1, #3
 800c6a0:	3d03      	subs	r5, #3
 800c6a2:	45a8      	cmp	r8, r5
 800c6a4:	bf38      	it	cc
 800c6a6:	2100      	movcc	r1, #0
 800c6a8:	440b      	add	r3, r1
 800c6aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c6ae:	b191      	cbz	r1, 800c6d6 <__mdiff+0x11a>
 800c6b0:	6117      	str	r7, [r2, #16]
 800c6b2:	e79d      	b.n	800c5f0 <__mdiff+0x34>
 800c6b4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c6b8:	46e6      	mov	lr, ip
 800c6ba:	0c08      	lsrs	r0, r1, #16
 800c6bc:	fa1c fc81 	uxtah	ip, ip, r1
 800c6c0:	4471      	add	r1, lr
 800c6c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c6c6:	b289      	uxth	r1, r1
 800c6c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c6cc:	f846 1b04 	str.w	r1, [r6], #4
 800c6d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c6d4:	e7dd      	b.n	800c692 <__mdiff+0xd6>
 800c6d6:	3f01      	subs	r7, #1
 800c6d8:	e7e7      	b.n	800c6aa <__mdiff+0xee>
 800c6da:	bf00      	nop
 800c6dc:	0800f28b 	.word	0x0800f28b
 800c6e0:	0800f29c 	.word	0x0800f29c

0800c6e4 <__ulp>:
 800c6e4:	b082      	sub	sp, #8
 800c6e6:	ed8d 0b00 	vstr	d0, [sp]
 800c6ea:	9a01      	ldr	r2, [sp, #4]
 800c6ec:	4b0f      	ldr	r3, [pc, #60]	@ (800c72c <__ulp+0x48>)
 800c6ee:	4013      	ands	r3, r2
 800c6f0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	dc08      	bgt.n	800c70a <__ulp+0x26>
 800c6f8:	425b      	negs	r3, r3
 800c6fa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c6fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c702:	da04      	bge.n	800c70e <__ulp+0x2a>
 800c704:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c708:	4113      	asrs	r3, r2
 800c70a:	2200      	movs	r2, #0
 800c70c:	e008      	b.n	800c720 <__ulp+0x3c>
 800c70e:	f1a2 0314 	sub.w	r3, r2, #20
 800c712:	2b1e      	cmp	r3, #30
 800c714:	bfda      	itte	le
 800c716:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c71a:	40da      	lsrle	r2, r3
 800c71c:	2201      	movgt	r2, #1
 800c71e:	2300      	movs	r3, #0
 800c720:	4619      	mov	r1, r3
 800c722:	4610      	mov	r0, r2
 800c724:	ec41 0b10 	vmov	d0, r0, r1
 800c728:	b002      	add	sp, #8
 800c72a:	4770      	bx	lr
 800c72c:	7ff00000 	.word	0x7ff00000

0800c730 <__b2d>:
 800c730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c734:	6906      	ldr	r6, [r0, #16]
 800c736:	f100 0814 	add.w	r8, r0, #20
 800c73a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c73e:	1f37      	subs	r7, r6, #4
 800c740:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c744:	4610      	mov	r0, r2
 800c746:	f7ff fd53 	bl	800c1f0 <__hi0bits>
 800c74a:	f1c0 0320 	rsb	r3, r0, #32
 800c74e:	280a      	cmp	r0, #10
 800c750:	600b      	str	r3, [r1, #0]
 800c752:	491b      	ldr	r1, [pc, #108]	@ (800c7c0 <__b2d+0x90>)
 800c754:	dc15      	bgt.n	800c782 <__b2d+0x52>
 800c756:	f1c0 0c0b 	rsb	ip, r0, #11
 800c75a:	fa22 f30c 	lsr.w	r3, r2, ip
 800c75e:	45b8      	cmp	r8, r7
 800c760:	ea43 0501 	orr.w	r5, r3, r1
 800c764:	bf34      	ite	cc
 800c766:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c76a:	2300      	movcs	r3, #0
 800c76c:	3015      	adds	r0, #21
 800c76e:	fa02 f000 	lsl.w	r0, r2, r0
 800c772:	fa23 f30c 	lsr.w	r3, r3, ip
 800c776:	4303      	orrs	r3, r0
 800c778:	461c      	mov	r4, r3
 800c77a:	ec45 4b10 	vmov	d0, r4, r5
 800c77e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c782:	45b8      	cmp	r8, r7
 800c784:	bf3a      	itte	cc
 800c786:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c78a:	f1a6 0708 	subcc.w	r7, r6, #8
 800c78e:	2300      	movcs	r3, #0
 800c790:	380b      	subs	r0, #11
 800c792:	d012      	beq.n	800c7ba <__b2d+0x8a>
 800c794:	f1c0 0120 	rsb	r1, r0, #32
 800c798:	fa23 f401 	lsr.w	r4, r3, r1
 800c79c:	4082      	lsls	r2, r0
 800c79e:	4322      	orrs	r2, r4
 800c7a0:	4547      	cmp	r7, r8
 800c7a2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c7a6:	bf8c      	ite	hi
 800c7a8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c7ac:	2200      	movls	r2, #0
 800c7ae:	4083      	lsls	r3, r0
 800c7b0:	40ca      	lsrs	r2, r1
 800c7b2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	e7de      	b.n	800c778 <__b2d+0x48>
 800c7ba:	ea42 0501 	orr.w	r5, r2, r1
 800c7be:	e7db      	b.n	800c778 <__b2d+0x48>
 800c7c0:	3ff00000 	.word	0x3ff00000

0800c7c4 <__d2b>:
 800c7c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c7c8:	460f      	mov	r7, r1
 800c7ca:	2101      	movs	r1, #1
 800c7cc:	ec59 8b10 	vmov	r8, r9, d0
 800c7d0:	4616      	mov	r6, r2
 800c7d2:	f7ff fc1b 	bl	800c00c <_Balloc>
 800c7d6:	4604      	mov	r4, r0
 800c7d8:	b930      	cbnz	r0, 800c7e8 <__d2b+0x24>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	4b23      	ldr	r3, [pc, #140]	@ (800c86c <__d2b+0xa8>)
 800c7de:	4824      	ldr	r0, [pc, #144]	@ (800c870 <__d2b+0xac>)
 800c7e0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c7e4:	f001 fcd8 	bl	800e198 <__assert_func>
 800c7e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c7ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c7f0:	b10d      	cbz	r5, 800c7f6 <__d2b+0x32>
 800c7f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c7f6:	9301      	str	r3, [sp, #4]
 800c7f8:	f1b8 0300 	subs.w	r3, r8, #0
 800c7fc:	d023      	beq.n	800c846 <__d2b+0x82>
 800c7fe:	4668      	mov	r0, sp
 800c800:	9300      	str	r3, [sp, #0]
 800c802:	f7ff fd14 	bl	800c22e <__lo0bits>
 800c806:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c80a:	b1d0      	cbz	r0, 800c842 <__d2b+0x7e>
 800c80c:	f1c0 0320 	rsb	r3, r0, #32
 800c810:	fa02 f303 	lsl.w	r3, r2, r3
 800c814:	430b      	orrs	r3, r1
 800c816:	40c2      	lsrs	r2, r0
 800c818:	6163      	str	r3, [r4, #20]
 800c81a:	9201      	str	r2, [sp, #4]
 800c81c:	9b01      	ldr	r3, [sp, #4]
 800c81e:	61a3      	str	r3, [r4, #24]
 800c820:	2b00      	cmp	r3, #0
 800c822:	bf0c      	ite	eq
 800c824:	2201      	moveq	r2, #1
 800c826:	2202      	movne	r2, #2
 800c828:	6122      	str	r2, [r4, #16]
 800c82a:	b1a5      	cbz	r5, 800c856 <__d2b+0x92>
 800c82c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c830:	4405      	add	r5, r0
 800c832:	603d      	str	r5, [r7, #0]
 800c834:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c838:	6030      	str	r0, [r6, #0]
 800c83a:	4620      	mov	r0, r4
 800c83c:	b003      	add	sp, #12
 800c83e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c842:	6161      	str	r1, [r4, #20]
 800c844:	e7ea      	b.n	800c81c <__d2b+0x58>
 800c846:	a801      	add	r0, sp, #4
 800c848:	f7ff fcf1 	bl	800c22e <__lo0bits>
 800c84c:	9b01      	ldr	r3, [sp, #4]
 800c84e:	6163      	str	r3, [r4, #20]
 800c850:	3020      	adds	r0, #32
 800c852:	2201      	movs	r2, #1
 800c854:	e7e8      	b.n	800c828 <__d2b+0x64>
 800c856:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c85a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c85e:	6038      	str	r0, [r7, #0]
 800c860:	6918      	ldr	r0, [r3, #16]
 800c862:	f7ff fcc5 	bl	800c1f0 <__hi0bits>
 800c866:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c86a:	e7e5      	b.n	800c838 <__d2b+0x74>
 800c86c:	0800f28b 	.word	0x0800f28b
 800c870:	0800f29c 	.word	0x0800f29c

0800c874 <__ratio>:
 800c874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c878:	4688      	mov	r8, r1
 800c87a:	4669      	mov	r1, sp
 800c87c:	4681      	mov	r9, r0
 800c87e:	f7ff ff57 	bl	800c730 <__b2d>
 800c882:	a901      	add	r1, sp, #4
 800c884:	4640      	mov	r0, r8
 800c886:	ec55 4b10 	vmov	r4, r5, d0
 800c88a:	f7ff ff51 	bl	800c730 <__b2d>
 800c88e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c892:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800c896:	1ad2      	subs	r2, r2, r3
 800c898:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c89c:	1a5b      	subs	r3, r3, r1
 800c89e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800c8a2:	ec57 6b10 	vmov	r6, r7, d0
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	bfd6      	itet	le
 800c8aa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c8ae:	462a      	movgt	r2, r5
 800c8b0:	463a      	movle	r2, r7
 800c8b2:	46ab      	mov	fp, r5
 800c8b4:	46a2      	mov	sl, r4
 800c8b6:	bfce      	itee	gt
 800c8b8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c8bc:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800c8c0:	ee00 3a90 	vmovle	s1, r3
 800c8c4:	ec4b ab17 	vmov	d7, sl, fp
 800c8c8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800c8cc:	b003      	add	sp, #12
 800c8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c8d2 <__copybits>:
 800c8d2:	3901      	subs	r1, #1
 800c8d4:	b570      	push	{r4, r5, r6, lr}
 800c8d6:	1149      	asrs	r1, r1, #5
 800c8d8:	6914      	ldr	r4, [r2, #16]
 800c8da:	3101      	adds	r1, #1
 800c8dc:	f102 0314 	add.w	r3, r2, #20
 800c8e0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c8e4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c8e8:	1f05      	subs	r5, r0, #4
 800c8ea:	42a3      	cmp	r3, r4
 800c8ec:	d30c      	bcc.n	800c908 <__copybits+0x36>
 800c8ee:	1aa3      	subs	r3, r4, r2
 800c8f0:	3b11      	subs	r3, #17
 800c8f2:	f023 0303 	bic.w	r3, r3, #3
 800c8f6:	3211      	adds	r2, #17
 800c8f8:	42a2      	cmp	r2, r4
 800c8fa:	bf88      	it	hi
 800c8fc:	2300      	movhi	r3, #0
 800c8fe:	4418      	add	r0, r3
 800c900:	2300      	movs	r3, #0
 800c902:	4288      	cmp	r0, r1
 800c904:	d305      	bcc.n	800c912 <__copybits+0x40>
 800c906:	bd70      	pop	{r4, r5, r6, pc}
 800c908:	f853 6b04 	ldr.w	r6, [r3], #4
 800c90c:	f845 6f04 	str.w	r6, [r5, #4]!
 800c910:	e7eb      	b.n	800c8ea <__copybits+0x18>
 800c912:	f840 3b04 	str.w	r3, [r0], #4
 800c916:	e7f4      	b.n	800c902 <__copybits+0x30>

0800c918 <__any_on>:
 800c918:	f100 0214 	add.w	r2, r0, #20
 800c91c:	6900      	ldr	r0, [r0, #16]
 800c91e:	114b      	asrs	r3, r1, #5
 800c920:	4298      	cmp	r0, r3
 800c922:	b510      	push	{r4, lr}
 800c924:	db11      	blt.n	800c94a <__any_on+0x32>
 800c926:	dd0a      	ble.n	800c93e <__any_on+0x26>
 800c928:	f011 011f 	ands.w	r1, r1, #31
 800c92c:	d007      	beq.n	800c93e <__any_on+0x26>
 800c92e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c932:	fa24 f001 	lsr.w	r0, r4, r1
 800c936:	fa00 f101 	lsl.w	r1, r0, r1
 800c93a:	428c      	cmp	r4, r1
 800c93c:	d10b      	bne.n	800c956 <__any_on+0x3e>
 800c93e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c942:	4293      	cmp	r3, r2
 800c944:	d803      	bhi.n	800c94e <__any_on+0x36>
 800c946:	2000      	movs	r0, #0
 800c948:	bd10      	pop	{r4, pc}
 800c94a:	4603      	mov	r3, r0
 800c94c:	e7f7      	b.n	800c93e <__any_on+0x26>
 800c94e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c952:	2900      	cmp	r1, #0
 800c954:	d0f5      	beq.n	800c942 <__any_on+0x2a>
 800c956:	2001      	movs	r0, #1
 800c958:	e7f6      	b.n	800c948 <__any_on+0x30>

0800c95a <sulp>:
 800c95a:	b570      	push	{r4, r5, r6, lr}
 800c95c:	4604      	mov	r4, r0
 800c95e:	460d      	mov	r5, r1
 800c960:	4616      	mov	r6, r2
 800c962:	ec45 4b10 	vmov	d0, r4, r5
 800c966:	f7ff febd 	bl	800c6e4 <__ulp>
 800c96a:	b17e      	cbz	r6, 800c98c <sulp+0x32>
 800c96c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c970:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c974:	2b00      	cmp	r3, #0
 800c976:	dd09      	ble.n	800c98c <sulp+0x32>
 800c978:	051b      	lsls	r3, r3, #20
 800c97a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800c97e:	2000      	movs	r0, #0
 800c980:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800c984:	ec41 0b17 	vmov	d7, r0, r1
 800c988:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c98c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c990 <_strtod_l>:
 800c990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c994:	ed2d 8b0a 	vpush	{d8-d12}
 800c998:	b097      	sub	sp, #92	@ 0x5c
 800c99a:	4688      	mov	r8, r1
 800c99c:	920e      	str	r2, [sp, #56]	@ 0x38
 800c99e:	2200      	movs	r2, #0
 800c9a0:	9212      	str	r2, [sp, #72]	@ 0x48
 800c9a2:	9005      	str	r0, [sp, #20]
 800c9a4:	f04f 0a00 	mov.w	sl, #0
 800c9a8:	f04f 0b00 	mov.w	fp, #0
 800c9ac:	460a      	mov	r2, r1
 800c9ae:	9211      	str	r2, [sp, #68]	@ 0x44
 800c9b0:	7811      	ldrb	r1, [r2, #0]
 800c9b2:	292b      	cmp	r1, #43	@ 0x2b
 800c9b4:	d04c      	beq.n	800ca50 <_strtod_l+0xc0>
 800c9b6:	d839      	bhi.n	800ca2c <_strtod_l+0x9c>
 800c9b8:	290d      	cmp	r1, #13
 800c9ba:	d833      	bhi.n	800ca24 <_strtod_l+0x94>
 800c9bc:	2908      	cmp	r1, #8
 800c9be:	d833      	bhi.n	800ca28 <_strtod_l+0x98>
 800c9c0:	2900      	cmp	r1, #0
 800c9c2:	d03c      	beq.n	800ca3e <_strtod_l+0xae>
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	9208      	str	r2, [sp, #32]
 800c9c8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800c9ca:	782a      	ldrb	r2, [r5, #0]
 800c9cc:	2a30      	cmp	r2, #48	@ 0x30
 800c9ce:	f040 80b7 	bne.w	800cb40 <_strtod_l+0x1b0>
 800c9d2:	786a      	ldrb	r2, [r5, #1]
 800c9d4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c9d8:	2a58      	cmp	r2, #88	@ 0x58
 800c9da:	d170      	bne.n	800cabe <_strtod_l+0x12e>
 800c9dc:	9302      	str	r3, [sp, #8]
 800c9de:	9b08      	ldr	r3, [sp, #32]
 800c9e0:	9301      	str	r3, [sp, #4]
 800c9e2:	ab12      	add	r3, sp, #72	@ 0x48
 800c9e4:	9300      	str	r3, [sp, #0]
 800c9e6:	4a90      	ldr	r2, [pc, #576]	@ (800cc28 <_strtod_l+0x298>)
 800c9e8:	9805      	ldr	r0, [sp, #20]
 800c9ea:	ab13      	add	r3, sp, #76	@ 0x4c
 800c9ec:	a911      	add	r1, sp, #68	@ 0x44
 800c9ee:	f001 fc6d 	bl	800e2cc <__gethex>
 800c9f2:	f010 060f 	ands.w	r6, r0, #15
 800c9f6:	4604      	mov	r4, r0
 800c9f8:	d005      	beq.n	800ca06 <_strtod_l+0x76>
 800c9fa:	2e06      	cmp	r6, #6
 800c9fc:	d12a      	bne.n	800ca54 <_strtod_l+0xc4>
 800c9fe:	3501      	adds	r5, #1
 800ca00:	2300      	movs	r3, #0
 800ca02:	9511      	str	r5, [sp, #68]	@ 0x44
 800ca04:	9308      	str	r3, [sp, #32]
 800ca06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	f040 8537 	bne.w	800d47c <_strtod_l+0xaec>
 800ca0e:	9b08      	ldr	r3, [sp, #32]
 800ca10:	ec4b ab10 	vmov	d0, sl, fp
 800ca14:	b1cb      	cbz	r3, 800ca4a <_strtod_l+0xba>
 800ca16:	eeb1 0b40 	vneg.f64	d0, d0
 800ca1a:	b017      	add	sp, #92	@ 0x5c
 800ca1c:	ecbd 8b0a 	vpop	{d8-d12}
 800ca20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca24:	2920      	cmp	r1, #32
 800ca26:	d1cd      	bne.n	800c9c4 <_strtod_l+0x34>
 800ca28:	3201      	adds	r2, #1
 800ca2a:	e7c0      	b.n	800c9ae <_strtod_l+0x1e>
 800ca2c:	292d      	cmp	r1, #45	@ 0x2d
 800ca2e:	d1c9      	bne.n	800c9c4 <_strtod_l+0x34>
 800ca30:	2101      	movs	r1, #1
 800ca32:	9108      	str	r1, [sp, #32]
 800ca34:	1c51      	adds	r1, r2, #1
 800ca36:	9111      	str	r1, [sp, #68]	@ 0x44
 800ca38:	7852      	ldrb	r2, [r2, #1]
 800ca3a:	2a00      	cmp	r2, #0
 800ca3c:	d1c4      	bne.n	800c9c8 <_strtod_l+0x38>
 800ca3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca40:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	f040 8517 	bne.w	800d478 <_strtod_l+0xae8>
 800ca4a:	ec4b ab10 	vmov	d0, sl, fp
 800ca4e:	e7e4      	b.n	800ca1a <_strtod_l+0x8a>
 800ca50:	2100      	movs	r1, #0
 800ca52:	e7ee      	b.n	800ca32 <_strtod_l+0xa2>
 800ca54:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ca56:	b13a      	cbz	r2, 800ca68 <_strtod_l+0xd8>
 800ca58:	2135      	movs	r1, #53	@ 0x35
 800ca5a:	a814      	add	r0, sp, #80	@ 0x50
 800ca5c:	f7ff ff39 	bl	800c8d2 <__copybits>
 800ca60:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ca62:	9805      	ldr	r0, [sp, #20]
 800ca64:	f7ff fb12 	bl	800c08c <_Bfree>
 800ca68:	1e73      	subs	r3, r6, #1
 800ca6a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ca6c:	2b04      	cmp	r3, #4
 800ca6e:	d806      	bhi.n	800ca7e <_strtod_l+0xee>
 800ca70:	e8df f003 	tbb	[pc, r3]
 800ca74:	201d0314 	.word	0x201d0314
 800ca78:	14          	.byte	0x14
 800ca79:	00          	.byte	0x00
 800ca7a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800ca7e:	05e3      	lsls	r3, r4, #23
 800ca80:	bf48      	it	mi
 800ca82:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ca86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca8a:	0d1b      	lsrs	r3, r3, #20
 800ca8c:	051b      	lsls	r3, r3, #20
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d1b9      	bne.n	800ca06 <_strtod_l+0x76>
 800ca92:	f7fe fb93 	bl	800b1bc <__errno>
 800ca96:	2322      	movs	r3, #34	@ 0x22
 800ca98:	6003      	str	r3, [r0, #0]
 800ca9a:	e7b4      	b.n	800ca06 <_strtod_l+0x76>
 800ca9c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800caa0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800caa4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800caa8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800caac:	e7e7      	b.n	800ca7e <_strtod_l+0xee>
 800caae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800cc30 <_strtod_l+0x2a0>
 800cab2:	e7e4      	b.n	800ca7e <_strtod_l+0xee>
 800cab4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cab8:	f04f 3aff 	mov.w	sl, #4294967295
 800cabc:	e7df      	b.n	800ca7e <_strtod_l+0xee>
 800cabe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cac0:	1c5a      	adds	r2, r3, #1
 800cac2:	9211      	str	r2, [sp, #68]	@ 0x44
 800cac4:	785b      	ldrb	r3, [r3, #1]
 800cac6:	2b30      	cmp	r3, #48	@ 0x30
 800cac8:	d0f9      	beq.n	800cabe <_strtod_l+0x12e>
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d09b      	beq.n	800ca06 <_strtod_l+0x76>
 800cace:	2301      	movs	r3, #1
 800cad0:	9307      	str	r3, [sp, #28]
 800cad2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cad4:	930a      	str	r3, [sp, #40]	@ 0x28
 800cad6:	2300      	movs	r3, #0
 800cad8:	9306      	str	r3, [sp, #24]
 800cada:	4699      	mov	r9, r3
 800cadc:	461d      	mov	r5, r3
 800cade:	220a      	movs	r2, #10
 800cae0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800cae2:	7804      	ldrb	r4, [r0, #0]
 800cae4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800cae8:	b2d9      	uxtb	r1, r3
 800caea:	2909      	cmp	r1, #9
 800caec:	d92a      	bls.n	800cb44 <_strtod_l+0x1b4>
 800caee:	494f      	ldr	r1, [pc, #316]	@ (800cc2c <_strtod_l+0x29c>)
 800caf0:	2201      	movs	r2, #1
 800caf2:	f001 fb25 	bl	800e140 <strncmp>
 800caf6:	b398      	cbz	r0, 800cb60 <_strtod_l+0x1d0>
 800caf8:	2000      	movs	r0, #0
 800cafa:	4622      	mov	r2, r4
 800cafc:	462b      	mov	r3, r5
 800cafe:	4607      	mov	r7, r0
 800cb00:	4601      	mov	r1, r0
 800cb02:	2a65      	cmp	r2, #101	@ 0x65
 800cb04:	d001      	beq.n	800cb0a <_strtod_l+0x17a>
 800cb06:	2a45      	cmp	r2, #69	@ 0x45
 800cb08:	d118      	bne.n	800cb3c <_strtod_l+0x1ac>
 800cb0a:	b91b      	cbnz	r3, 800cb14 <_strtod_l+0x184>
 800cb0c:	9b07      	ldr	r3, [sp, #28]
 800cb0e:	4303      	orrs	r3, r0
 800cb10:	d095      	beq.n	800ca3e <_strtod_l+0xae>
 800cb12:	2300      	movs	r3, #0
 800cb14:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800cb18:	f108 0201 	add.w	r2, r8, #1
 800cb1c:	9211      	str	r2, [sp, #68]	@ 0x44
 800cb1e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800cb22:	2a2b      	cmp	r2, #43	@ 0x2b
 800cb24:	d074      	beq.n	800cc10 <_strtod_l+0x280>
 800cb26:	2a2d      	cmp	r2, #45	@ 0x2d
 800cb28:	d07a      	beq.n	800cc20 <_strtod_l+0x290>
 800cb2a:	f04f 0e00 	mov.w	lr, #0
 800cb2e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800cb32:	2c09      	cmp	r4, #9
 800cb34:	f240 8082 	bls.w	800cc3c <_strtod_l+0x2ac>
 800cb38:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800cb3c:	2400      	movs	r4, #0
 800cb3e:	e09d      	b.n	800cc7c <_strtod_l+0x2ec>
 800cb40:	2300      	movs	r3, #0
 800cb42:	e7c5      	b.n	800cad0 <_strtod_l+0x140>
 800cb44:	2d08      	cmp	r5, #8
 800cb46:	bfc8      	it	gt
 800cb48:	9906      	ldrgt	r1, [sp, #24]
 800cb4a:	f100 0001 	add.w	r0, r0, #1
 800cb4e:	bfca      	itet	gt
 800cb50:	fb02 3301 	mlagt	r3, r2, r1, r3
 800cb54:	fb02 3909 	mlale	r9, r2, r9, r3
 800cb58:	9306      	strgt	r3, [sp, #24]
 800cb5a:	3501      	adds	r5, #1
 800cb5c:	9011      	str	r0, [sp, #68]	@ 0x44
 800cb5e:	e7bf      	b.n	800cae0 <_strtod_l+0x150>
 800cb60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb62:	1c5a      	adds	r2, r3, #1
 800cb64:	9211      	str	r2, [sp, #68]	@ 0x44
 800cb66:	785a      	ldrb	r2, [r3, #1]
 800cb68:	b3bd      	cbz	r5, 800cbda <_strtod_l+0x24a>
 800cb6a:	4607      	mov	r7, r0
 800cb6c:	462b      	mov	r3, r5
 800cb6e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cb72:	2909      	cmp	r1, #9
 800cb74:	d912      	bls.n	800cb9c <_strtod_l+0x20c>
 800cb76:	2101      	movs	r1, #1
 800cb78:	e7c3      	b.n	800cb02 <_strtod_l+0x172>
 800cb7a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb7c:	1c5a      	adds	r2, r3, #1
 800cb7e:	9211      	str	r2, [sp, #68]	@ 0x44
 800cb80:	785a      	ldrb	r2, [r3, #1]
 800cb82:	3001      	adds	r0, #1
 800cb84:	2a30      	cmp	r2, #48	@ 0x30
 800cb86:	d0f8      	beq.n	800cb7a <_strtod_l+0x1ea>
 800cb88:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cb8c:	2b08      	cmp	r3, #8
 800cb8e:	f200 847a 	bhi.w	800d486 <_strtod_l+0xaf6>
 800cb92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb94:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb96:	4607      	mov	r7, r0
 800cb98:	2000      	movs	r0, #0
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	3a30      	subs	r2, #48	@ 0x30
 800cb9e:	f100 0101 	add.w	r1, r0, #1
 800cba2:	d014      	beq.n	800cbce <_strtod_l+0x23e>
 800cba4:	440f      	add	r7, r1
 800cba6:	469c      	mov	ip, r3
 800cba8:	f04f 0e0a 	mov.w	lr, #10
 800cbac:	f10c 0401 	add.w	r4, ip, #1
 800cbb0:	1ae6      	subs	r6, r4, r3
 800cbb2:	42b1      	cmp	r1, r6
 800cbb4:	dc13      	bgt.n	800cbde <_strtod_l+0x24e>
 800cbb6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800cbba:	1819      	adds	r1, r3, r0
 800cbbc:	2908      	cmp	r1, #8
 800cbbe:	f103 0301 	add.w	r3, r3, #1
 800cbc2:	4403      	add	r3, r0
 800cbc4:	dc19      	bgt.n	800cbfa <_strtod_l+0x26a>
 800cbc6:	210a      	movs	r1, #10
 800cbc8:	fb01 2909 	mla	r9, r1, r9, r2
 800cbcc:	2100      	movs	r1, #0
 800cbce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cbd0:	1c50      	adds	r0, r2, #1
 800cbd2:	9011      	str	r0, [sp, #68]	@ 0x44
 800cbd4:	7852      	ldrb	r2, [r2, #1]
 800cbd6:	4608      	mov	r0, r1
 800cbd8:	e7c9      	b.n	800cb6e <_strtod_l+0x1de>
 800cbda:	4628      	mov	r0, r5
 800cbdc:	e7d2      	b.n	800cb84 <_strtod_l+0x1f4>
 800cbde:	f1bc 0f08 	cmp.w	ip, #8
 800cbe2:	dc03      	bgt.n	800cbec <_strtod_l+0x25c>
 800cbe4:	fb0e f909 	mul.w	r9, lr, r9
 800cbe8:	46a4      	mov	ip, r4
 800cbea:	e7df      	b.n	800cbac <_strtod_l+0x21c>
 800cbec:	2c10      	cmp	r4, #16
 800cbee:	bfde      	ittt	le
 800cbf0:	9e06      	ldrle	r6, [sp, #24]
 800cbf2:	fb0e f606 	mulle.w	r6, lr, r6
 800cbf6:	9606      	strle	r6, [sp, #24]
 800cbf8:	e7f6      	b.n	800cbe8 <_strtod_l+0x258>
 800cbfa:	290f      	cmp	r1, #15
 800cbfc:	bfdf      	itttt	le
 800cbfe:	9806      	ldrle	r0, [sp, #24]
 800cc00:	210a      	movle	r1, #10
 800cc02:	fb01 2200 	mlale	r2, r1, r0, r2
 800cc06:	9206      	strle	r2, [sp, #24]
 800cc08:	e7e0      	b.n	800cbcc <_strtod_l+0x23c>
 800cc0a:	2700      	movs	r7, #0
 800cc0c:	2101      	movs	r1, #1
 800cc0e:	e77d      	b.n	800cb0c <_strtod_l+0x17c>
 800cc10:	f04f 0e00 	mov.w	lr, #0
 800cc14:	f108 0202 	add.w	r2, r8, #2
 800cc18:	9211      	str	r2, [sp, #68]	@ 0x44
 800cc1a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800cc1e:	e786      	b.n	800cb2e <_strtod_l+0x19e>
 800cc20:	f04f 0e01 	mov.w	lr, #1
 800cc24:	e7f6      	b.n	800cc14 <_strtod_l+0x284>
 800cc26:	bf00      	nop
 800cc28:	0800f4dc 	.word	0x0800f4dc
 800cc2c:	0800f2f5 	.word	0x0800f2f5
 800cc30:	7ff00000 	.word	0x7ff00000
 800cc34:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc36:	1c54      	adds	r4, r2, #1
 800cc38:	9411      	str	r4, [sp, #68]	@ 0x44
 800cc3a:	7852      	ldrb	r2, [r2, #1]
 800cc3c:	2a30      	cmp	r2, #48	@ 0x30
 800cc3e:	d0f9      	beq.n	800cc34 <_strtod_l+0x2a4>
 800cc40:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800cc44:	2c08      	cmp	r4, #8
 800cc46:	f63f af79 	bhi.w	800cb3c <_strtod_l+0x1ac>
 800cc4a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800cc4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc50:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc52:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc54:	1c54      	adds	r4, r2, #1
 800cc56:	9411      	str	r4, [sp, #68]	@ 0x44
 800cc58:	7852      	ldrb	r2, [r2, #1]
 800cc5a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800cc5e:	2e09      	cmp	r6, #9
 800cc60:	d937      	bls.n	800ccd2 <_strtod_l+0x342>
 800cc62:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800cc64:	1ba4      	subs	r4, r4, r6
 800cc66:	2c08      	cmp	r4, #8
 800cc68:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800cc6c:	dc02      	bgt.n	800cc74 <_strtod_l+0x2e4>
 800cc6e:	4564      	cmp	r4, ip
 800cc70:	bfa8      	it	ge
 800cc72:	4664      	movge	r4, ip
 800cc74:	f1be 0f00 	cmp.w	lr, #0
 800cc78:	d000      	beq.n	800cc7c <_strtod_l+0x2ec>
 800cc7a:	4264      	negs	r4, r4
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d14d      	bne.n	800cd1c <_strtod_l+0x38c>
 800cc80:	9b07      	ldr	r3, [sp, #28]
 800cc82:	4318      	orrs	r0, r3
 800cc84:	f47f aebf 	bne.w	800ca06 <_strtod_l+0x76>
 800cc88:	2900      	cmp	r1, #0
 800cc8a:	f47f aed8 	bne.w	800ca3e <_strtod_l+0xae>
 800cc8e:	2a69      	cmp	r2, #105	@ 0x69
 800cc90:	d027      	beq.n	800cce2 <_strtod_l+0x352>
 800cc92:	dc24      	bgt.n	800ccde <_strtod_l+0x34e>
 800cc94:	2a49      	cmp	r2, #73	@ 0x49
 800cc96:	d024      	beq.n	800cce2 <_strtod_l+0x352>
 800cc98:	2a4e      	cmp	r2, #78	@ 0x4e
 800cc9a:	f47f aed0 	bne.w	800ca3e <_strtod_l+0xae>
 800cc9e:	4997      	ldr	r1, [pc, #604]	@ (800cefc <_strtod_l+0x56c>)
 800cca0:	a811      	add	r0, sp, #68	@ 0x44
 800cca2:	f001 fd35 	bl	800e710 <__match>
 800cca6:	2800      	cmp	r0, #0
 800cca8:	f43f aec9 	beq.w	800ca3e <_strtod_l+0xae>
 800ccac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ccae:	781b      	ldrb	r3, [r3, #0]
 800ccb0:	2b28      	cmp	r3, #40	@ 0x28
 800ccb2:	d12d      	bne.n	800cd10 <_strtod_l+0x380>
 800ccb4:	4992      	ldr	r1, [pc, #584]	@ (800cf00 <_strtod_l+0x570>)
 800ccb6:	aa14      	add	r2, sp, #80	@ 0x50
 800ccb8:	a811      	add	r0, sp, #68	@ 0x44
 800ccba:	f001 fd3d 	bl	800e738 <__hexnan>
 800ccbe:	2805      	cmp	r0, #5
 800ccc0:	d126      	bne.n	800cd10 <_strtod_l+0x380>
 800ccc2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ccc4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800ccc8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cccc:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ccd0:	e699      	b.n	800ca06 <_strtod_l+0x76>
 800ccd2:	240a      	movs	r4, #10
 800ccd4:	fb04 2c0c 	mla	ip, r4, ip, r2
 800ccd8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800ccdc:	e7b9      	b.n	800cc52 <_strtod_l+0x2c2>
 800ccde:	2a6e      	cmp	r2, #110	@ 0x6e
 800cce0:	e7db      	b.n	800cc9a <_strtod_l+0x30a>
 800cce2:	4988      	ldr	r1, [pc, #544]	@ (800cf04 <_strtod_l+0x574>)
 800cce4:	a811      	add	r0, sp, #68	@ 0x44
 800cce6:	f001 fd13 	bl	800e710 <__match>
 800ccea:	2800      	cmp	r0, #0
 800ccec:	f43f aea7 	beq.w	800ca3e <_strtod_l+0xae>
 800ccf0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ccf2:	4985      	ldr	r1, [pc, #532]	@ (800cf08 <_strtod_l+0x578>)
 800ccf4:	3b01      	subs	r3, #1
 800ccf6:	a811      	add	r0, sp, #68	@ 0x44
 800ccf8:	9311      	str	r3, [sp, #68]	@ 0x44
 800ccfa:	f001 fd09 	bl	800e710 <__match>
 800ccfe:	b910      	cbnz	r0, 800cd06 <_strtod_l+0x376>
 800cd00:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd02:	3301      	adds	r3, #1
 800cd04:	9311      	str	r3, [sp, #68]	@ 0x44
 800cd06:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800cf1c <_strtod_l+0x58c>
 800cd0a:	f04f 0a00 	mov.w	sl, #0
 800cd0e:	e67a      	b.n	800ca06 <_strtod_l+0x76>
 800cd10:	487e      	ldr	r0, [pc, #504]	@ (800cf0c <_strtod_l+0x57c>)
 800cd12:	f001 fa39 	bl	800e188 <nan>
 800cd16:	ec5b ab10 	vmov	sl, fp, d0
 800cd1a:	e674      	b.n	800ca06 <_strtod_l+0x76>
 800cd1c:	ee07 9a90 	vmov	s15, r9
 800cd20:	1be2      	subs	r2, r4, r7
 800cd22:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cd26:	2d00      	cmp	r5, #0
 800cd28:	bf08      	it	eq
 800cd2a:	461d      	moveq	r5, r3
 800cd2c:	2b10      	cmp	r3, #16
 800cd2e:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd30:	461a      	mov	r2, r3
 800cd32:	bfa8      	it	ge
 800cd34:	2210      	movge	r2, #16
 800cd36:	2b09      	cmp	r3, #9
 800cd38:	ec5b ab17 	vmov	sl, fp, d7
 800cd3c:	dc15      	bgt.n	800cd6a <_strtod_l+0x3da>
 800cd3e:	1be1      	subs	r1, r4, r7
 800cd40:	2900      	cmp	r1, #0
 800cd42:	f43f ae60 	beq.w	800ca06 <_strtod_l+0x76>
 800cd46:	eba4 0107 	sub.w	r1, r4, r7
 800cd4a:	dd72      	ble.n	800ce32 <_strtod_l+0x4a2>
 800cd4c:	2916      	cmp	r1, #22
 800cd4e:	dc59      	bgt.n	800ce04 <_strtod_l+0x474>
 800cd50:	4b6f      	ldr	r3, [pc, #444]	@ (800cf10 <_strtod_l+0x580>)
 800cd52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd58:	ed93 7b00 	vldr	d7, [r3]
 800cd5c:	ec4b ab16 	vmov	d6, sl, fp
 800cd60:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cd64:	ec5b ab17 	vmov	sl, fp, d7
 800cd68:	e64d      	b.n	800ca06 <_strtod_l+0x76>
 800cd6a:	4969      	ldr	r1, [pc, #420]	@ (800cf10 <_strtod_l+0x580>)
 800cd6c:	eddd 6a06 	vldr	s13, [sp, #24]
 800cd70:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800cd74:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800cd78:	2b0f      	cmp	r3, #15
 800cd7a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800cd7e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cd82:	ec5b ab16 	vmov	sl, fp, d6
 800cd86:	ddda      	ble.n	800cd3e <_strtod_l+0x3ae>
 800cd88:	1a9a      	subs	r2, r3, r2
 800cd8a:	1be1      	subs	r1, r4, r7
 800cd8c:	440a      	add	r2, r1
 800cd8e:	2a00      	cmp	r2, #0
 800cd90:	f340 8094 	ble.w	800cebc <_strtod_l+0x52c>
 800cd94:	f012 000f 	ands.w	r0, r2, #15
 800cd98:	d00a      	beq.n	800cdb0 <_strtod_l+0x420>
 800cd9a:	495d      	ldr	r1, [pc, #372]	@ (800cf10 <_strtod_l+0x580>)
 800cd9c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800cda0:	ed91 7b00 	vldr	d7, [r1]
 800cda4:	ec4b ab16 	vmov	d6, sl, fp
 800cda8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cdac:	ec5b ab17 	vmov	sl, fp, d7
 800cdb0:	f032 020f 	bics.w	r2, r2, #15
 800cdb4:	d073      	beq.n	800ce9e <_strtod_l+0x50e>
 800cdb6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800cdba:	dd47      	ble.n	800ce4c <_strtod_l+0x4bc>
 800cdbc:	2400      	movs	r4, #0
 800cdbe:	4625      	mov	r5, r4
 800cdc0:	9407      	str	r4, [sp, #28]
 800cdc2:	4626      	mov	r6, r4
 800cdc4:	9a05      	ldr	r2, [sp, #20]
 800cdc6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800cf1c <_strtod_l+0x58c>
 800cdca:	2322      	movs	r3, #34	@ 0x22
 800cdcc:	6013      	str	r3, [r2, #0]
 800cdce:	f04f 0a00 	mov.w	sl, #0
 800cdd2:	9b07      	ldr	r3, [sp, #28]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	f43f ae16 	beq.w	800ca06 <_strtod_l+0x76>
 800cdda:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cddc:	9805      	ldr	r0, [sp, #20]
 800cdde:	f7ff f955 	bl	800c08c <_Bfree>
 800cde2:	9805      	ldr	r0, [sp, #20]
 800cde4:	4631      	mov	r1, r6
 800cde6:	f7ff f951 	bl	800c08c <_Bfree>
 800cdea:	9805      	ldr	r0, [sp, #20]
 800cdec:	4629      	mov	r1, r5
 800cdee:	f7ff f94d 	bl	800c08c <_Bfree>
 800cdf2:	9907      	ldr	r1, [sp, #28]
 800cdf4:	9805      	ldr	r0, [sp, #20]
 800cdf6:	f7ff f949 	bl	800c08c <_Bfree>
 800cdfa:	9805      	ldr	r0, [sp, #20]
 800cdfc:	4621      	mov	r1, r4
 800cdfe:	f7ff f945 	bl	800c08c <_Bfree>
 800ce02:	e600      	b.n	800ca06 <_strtod_l+0x76>
 800ce04:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800ce08:	1be0      	subs	r0, r4, r7
 800ce0a:	4281      	cmp	r1, r0
 800ce0c:	dbbc      	blt.n	800cd88 <_strtod_l+0x3f8>
 800ce0e:	4a40      	ldr	r2, [pc, #256]	@ (800cf10 <_strtod_l+0x580>)
 800ce10:	f1c3 030f 	rsb	r3, r3, #15
 800ce14:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800ce18:	ed91 7b00 	vldr	d7, [r1]
 800ce1c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ce1e:	ec4b ab16 	vmov	d6, sl, fp
 800ce22:	1acb      	subs	r3, r1, r3
 800ce24:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800ce28:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ce2c:	ed92 6b00 	vldr	d6, [r2]
 800ce30:	e796      	b.n	800cd60 <_strtod_l+0x3d0>
 800ce32:	3116      	adds	r1, #22
 800ce34:	dba8      	blt.n	800cd88 <_strtod_l+0x3f8>
 800ce36:	4b36      	ldr	r3, [pc, #216]	@ (800cf10 <_strtod_l+0x580>)
 800ce38:	1b3c      	subs	r4, r7, r4
 800ce3a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800ce3e:	ed94 7b00 	vldr	d7, [r4]
 800ce42:	ec4b ab16 	vmov	d6, sl, fp
 800ce46:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ce4a:	e78b      	b.n	800cd64 <_strtod_l+0x3d4>
 800ce4c:	2000      	movs	r0, #0
 800ce4e:	ec4b ab17 	vmov	d7, sl, fp
 800ce52:	4e30      	ldr	r6, [pc, #192]	@ (800cf14 <_strtod_l+0x584>)
 800ce54:	1112      	asrs	r2, r2, #4
 800ce56:	4601      	mov	r1, r0
 800ce58:	2a01      	cmp	r2, #1
 800ce5a:	dc23      	bgt.n	800cea4 <_strtod_l+0x514>
 800ce5c:	b108      	cbz	r0, 800ce62 <_strtod_l+0x4d2>
 800ce5e:	ec5b ab17 	vmov	sl, fp, d7
 800ce62:	4a2c      	ldr	r2, [pc, #176]	@ (800cf14 <_strtod_l+0x584>)
 800ce64:	482c      	ldr	r0, [pc, #176]	@ (800cf18 <_strtod_l+0x588>)
 800ce66:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ce6a:	ed92 7b00 	vldr	d7, [r2]
 800ce6e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ce72:	ec4b ab16 	vmov	d6, sl, fp
 800ce76:	4a29      	ldr	r2, [pc, #164]	@ (800cf1c <_strtod_l+0x58c>)
 800ce78:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ce7c:	ee17 1a90 	vmov	r1, s15
 800ce80:	400a      	ands	r2, r1
 800ce82:	4282      	cmp	r2, r0
 800ce84:	ec5b ab17 	vmov	sl, fp, d7
 800ce88:	d898      	bhi.n	800cdbc <_strtod_l+0x42c>
 800ce8a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800ce8e:	4282      	cmp	r2, r0
 800ce90:	bf86      	itte	hi
 800ce92:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800cf20 <_strtod_l+0x590>
 800ce96:	f04f 3aff 	movhi.w	sl, #4294967295
 800ce9a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800ce9e:	2200      	movs	r2, #0
 800cea0:	9206      	str	r2, [sp, #24]
 800cea2:	e076      	b.n	800cf92 <_strtod_l+0x602>
 800cea4:	f012 0f01 	tst.w	r2, #1
 800cea8:	d004      	beq.n	800ceb4 <_strtod_l+0x524>
 800ceaa:	ed96 6b00 	vldr	d6, [r6]
 800ceae:	2001      	movs	r0, #1
 800ceb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ceb4:	3101      	adds	r1, #1
 800ceb6:	1052      	asrs	r2, r2, #1
 800ceb8:	3608      	adds	r6, #8
 800ceba:	e7cd      	b.n	800ce58 <_strtod_l+0x4c8>
 800cebc:	d0ef      	beq.n	800ce9e <_strtod_l+0x50e>
 800cebe:	4252      	negs	r2, r2
 800cec0:	f012 000f 	ands.w	r0, r2, #15
 800cec4:	d00a      	beq.n	800cedc <_strtod_l+0x54c>
 800cec6:	4912      	ldr	r1, [pc, #72]	@ (800cf10 <_strtod_l+0x580>)
 800cec8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800cecc:	ed91 7b00 	vldr	d7, [r1]
 800ced0:	ec4b ab16 	vmov	d6, sl, fp
 800ced4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ced8:	ec5b ab17 	vmov	sl, fp, d7
 800cedc:	1112      	asrs	r2, r2, #4
 800cede:	d0de      	beq.n	800ce9e <_strtod_l+0x50e>
 800cee0:	2a1f      	cmp	r2, #31
 800cee2:	dd1f      	ble.n	800cf24 <_strtod_l+0x594>
 800cee4:	2400      	movs	r4, #0
 800cee6:	4625      	mov	r5, r4
 800cee8:	9407      	str	r4, [sp, #28]
 800ceea:	4626      	mov	r6, r4
 800ceec:	9a05      	ldr	r2, [sp, #20]
 800ceee:	2322      	movs	r3, #34	@ 0x22
 800cef0:	f04f 0a00 	mov.w	sl, #0
 800cef4:	f04f 0b00 	mov.w	fp, #0
 800cef8:	6013      	str	r3, [r2, #0]
 800cefa:	e76a      	b.n	800cdd2 <_strtod_l+0x442>
 800cefc:	0800f1e5 	.word	0x0800f1e5
 800cf00:	0800f4c8 	.word	0x0800f4c8
 800cf04:	0800f1dd 	.word	0x0800f1dd
 800cf08:	0800f212 	.word	0x0800f212
 800cf0c:	0800f366 	.word	0x0800f366
 800cf10:	0800f400 	.word	0x0800f400
 800cf14:	0800f3d8 	.word	0x0800f3d8
 800cf18:	7ca00000 	.word	0x7ca00000
 800cf1c:	7ff00000 	.word	0x7ff00000
 800cf20:	7fefffff 	.word	0x7fefffff
 800cf24:	f012 0110 	ands.w	r1, r2, #16
 800cf28:	bf18      	it	ne
 800cf2a:	216a      	movne	r1, #106	@ 0x6a
 800cf2c:	9106      	str	r1, [sp, #24]
 800cf2e:	ec4b ab17 	vmov	d7, sl, fp
 800cf32:	49af      	ldr	r1, [pc, #700]	@ (800d1f0 <_strtod_l+0x860>)
 800cf34:	2000      	movs	r0, #0
 800cf36:	07d6      	lsls	r6, r2, #31
 800cf38:	d504      	bpl.n	800cf44 <_strtod_l+0x5b4>
 800cf3a:	ed91 6b00 	vldr	d6, [r1]
 800cf3e:	2001      	movs	r0, #1
 800cf40:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cf44:	1052      	asrs	r2, r2, #1
 800cf46:	f101 0108 	add.w	r1, r1, #8
 800cf4a:	d1f4      	bne.n	800cf36 <_strtod_l+0x5a6>
 800cf4c:	b108      	cbz	r0, 800cf52 <_strtod_l+0x5c2>
 800cf4e:	ec5b ab17 	vmov	sl, fp, d7
 800cf52:	9a06      	ldr	r2, [sp, #24]
 800cf54:	b1b2      	cbz	r2, 800cf84 <_strtod_l+0x5f4>
 800cf56:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800cf5a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800cf5e:	2a00      	cmp	r2, #0
 800cf60:	4658      	mov	r0, fp
 800cf62:	dd0f      	ble.n	800cf84 <_strtod_l+0x5f4>
 800cf64:	2a1f      	cmp	r2, #31
 800cf66:	dd55      	ble.n	800d014 <_strtod_l+0x684>
 800cf68:	2a34      	cmp	r2, #52	@ 0x34
 800cf6a:	bfde      	ittt	le
 800cf6c:	f04f 32ff 	movle.w	r2, #4294967295
 800cf70:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800cf74:	408a      	lslle	r2, r1
 800cf76:	f04f 0a00 	mov.w	sl, #0
 800cf7a:	bfcc      	ite	gt
 800cf7c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cf80:	ea02 0b00 	andle.w	fp, r2, r0
 800cf84:	ec4b ab17 	vmov	d7, sl, fp
 800cf88:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cf8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf90:	d0a8      	beq.n	800cee4 <_strtod_l+0x554>
 800cf92:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cf94:	9805      	ldr	r0, [sp, #20]
 800cf96:	f8cd 9000 	str.w	r9, [sp]
 800cf9a:	462a      	mov	r2, r5
 800cf9c:	f7ff f8de 	bl	800c15c <__s2b>
 800cfa0:	9007      	str	r0, [sp, #28]
 800cfa2:	2800      	cmp	r0, #0
 800cfa4:	f43f af0a 	beq.w	800cdbc <_strtod_l+0x42c>
 800cfa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfaa:	1b3f      	subs	r7, r7, r4
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	bfb4      	ite	lt
 800cfb0:	463b      	movlt	r3, r7
 800cfb2:	2300      	movge	r3, #0
 800cfb4:	930a      	str	r3, [sp, #40]	@ 0x28
 800cfb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfb8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800d1e0 <_strtod_l+0x850>
 800cfbc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cfc0:	2400      	movs	r4, #0
 800cfc2:	930d      	str	r3, [sp, #52]	@ 0x34
 800cfc4:	4625      	mov	r5, r4
 800cfc6:	9b07      	ldr	r3, [sp, #28]
 800cfc8:	9805      	ldr	r0, [sp, #20]
 800cfca:	6859      	ldr	r1, [r3, #4]
 800cfcc:	f7ff f81e 	bl	800c00c <_Balloc>
 800cfd0:	4606      	mov	r6, r0
 800cfd2:	2800      	cmp	r0, #0
 800cfd4:	f43f aef6 	beq.w	800cdc4 <_strtod_l+0x434>
 800cfd8:	9b07      	ldr	r3, [sp, #28]
 800cfda:	691a      	ldr	r2, [r3, #16]
 800cfdc:	ec4b ab19 	vmov	d9, sl, fp
 800cfe0:	3202      	adds	r2, #2
 800cfe2:	f103 010c 	add.w	r1, r3, #12
 800cfe6:	0092      	lsls	r2, r2, #2
 800cfe8:	300c      	adds	r0, #12
 800cfea:	f7fe f914 	bl	800b216 <memcpy>
 800cfee:	eeb0 0b49 	vmov.f64	d0, d9
 800cff2:	9805      	ldr	r0, [sp, #20]
 800cff4:	aa14      	add	r2, sp, #80	@ 0x50
 800cff6:	a913      	add	r1, sp, #76	@ 0x4c
 800cff8:	f7ff fbe4 	bl	800c7c4 <__d2b>
 800cffc:	9012      	str	r0, [sp, #72]	@ 0x48
 800cffe:	2800      	cmp	r0, #0
 800d000:	f43f aee0 	beq.w	800cdc4 <_strtod_l+0x434>
 800d004:	9805      	ldr	r0, [sp, #20]
 800d006:	2101      	movs	r1, #1
 800d008:	f7ff f93e 	bl	800c288 <__i2b>
 800d00c:	4605      	mov	r5, r0
 800d00e:	b940      	cbnz	r0, 800d022 <_strtod_l+0x692>
 800d010:	2500      	movs	r5, #0
 800d012:	e6d7      	b.n	800cdc4 <_strtod_l+0x434>
 800d014:	f04f 31ff 	mov.w	r1, #4294967295
 800d018:	fa01 f202 	lsl.w	r2, r1, r2
 800d01c:	ea02 0a0a 	and.w	sl, r2, sl
 800d020:	e7b0      	b.n	800cf84 <_strtod_l+0x5f4>
 800d022:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800d024:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d026:	2f00      	cmp	r7, #0
 800d028:	bfab      	itete	ge
 800d02a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800d02c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800d02e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800d032:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800d036:	bfac      	ite	ge
 800d038:	eb07 0903 	addge.w	r9, r7, r3
 800d03c:	eba3 0807 	sublt.w	r8, r3, r7
 800d040:	9b06      	ldr	r3, [sp, #24]
 800d042:	1aff      	subs	r7, r7, r3
 800d044:	4417      	add	r7, r2
 800d046:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800d04a:	4a6a      	ldr	r2, [pc, #424]	@ (800d1f4 <_strtod_l+0x864>)
 800d04c:	3f01      	subs	r7, #1
 800d04e:	4297      	cmp	r7, r2
 800d050:	da51      	bge.n	800d0f6 <_strtod_l+0x766>
 800d052:	1bd1      	subs	r1, r2, r7
 800d054:	291f      	cmp	r1, #31
 800d056:	eba3 0301 	sub.w	r3, r3, r1
 800d05a:	f04f 0201 	mov.w	r2, #1
 800d05e:	dc3e      	bgt.n	800d0de <_strtod_l+0x74e>
 800d060:	408a      	lsls	r2, r1
 800d062:	920c      	str	r2, [sp, #48]	@ 0x30
 800d064:	2200      	movs	r2, #0
 800d066:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d068:	eb09 0703 	add.w	r7, r9, r3
 800d06c:	4498      	add	r8, r3
 800d06e:	9b06      	ldr	r3, [sp, #24]
 800d070:	45b9      	cmp	r9, r7
 800d072:	4498      	add	r8, r3
 800d074:	464b      	mov	r3, r9
 800d076:	bfa8      	it	ge
 800d078:	463b      	movge	r3, r7
 800d07a:	4543      	cmp	r3, r8
 800d07c:	bfa8      	it	ge
 800d07e:	4643      	movge	r3, r8
 800d080:	2b00      	cmp	r3, #0
 800d082:	bfc2      	ittt	gt
 800d084:	1aff      	subgt	r7, r7, r3
 800d086:	eba8 0803 	subgt.w	r8, r8, r3
 800d08a:	eba9 0903 	subgt.w	r9, r9, r3
 800d08e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d090:	2b00      	cmp	r3, #0
 800d092:	dd16      	ble.n	800d0c2 <_strtod_l+0x732>
 800d094:	4629      	mov	r1, r5
 800d096:	9805      	ldr	r0, [sp, #20]
 800d098:	461a      	mov	r2, r3
 800d09a:	f7ff f9ad 	bl	800c3f8 <__pow5mult>
 800d09e:	4605      	mov	r5, r0
 800d0a0:	2800      	cmp	r0, #0
 800d0a2:	d0b5      	beq.n	800d010 <_strtod_l+0x680>
 800d0a4:	4601      	mov	r1, r0
 800d0a6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d0a8:	9805      	ldr	r0, [sp, #20]
 800d0aa:	f7ff f903 	bl	800c2b4 <__multiply>
 800d0ae:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d0b0:	2800      	cmp	r0, #0
 800d0b2:	f43f ae87 	beq.w	800cdc4 <_strtod_l+0x434>
 800d0b6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d0b8:	9805      	ldr	r0, [sp, #20]
 800d0ba:	f7fe ffe7 	bl	800c08c <_Bfree>
 800d0be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0c0:	9312      	str	r3, [sp, #72]	@ 0x48
 800d0c2:	2f00      	cmp	r7, #0
 800d0c4:	dc1b      	bgt.n	800d0fe <_strtod_l+0x76e>
 800d0c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	dd21      	ble.n	800d110 <_strtod_l+0x780>
 800d0cc:	4631      	mov	r1, r6
 800d0ce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d0d0:	9805      	ldr	r0, [sp, #20]
 800d0d2:	f7ff f991 	bl	800c3f8 <__pow5mult>
 800d0d6:	4606      	mov	r6, r0
 800d0d8:	b9d0      	cbnz	r0, 800d110 <_strtod_l+0x780>
 800d0da:	2600      	movs	r6, #0
 800d0dc:	e672      	b.n	800cdc4 <_strtod_l+0x434>
 800d0de:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800d0e2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800d0e6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800d0ea:	37e2      	adds	r7, #226	@ 0xe2
 800d0ec:	fa02 f107 	lsl.w	r1, r2, r7
 800d0f0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d0f2:	920c      	str	r2, [sp, #48]	@ 0x30
 800d0f4:	e7b8      	b.n	800d068 <_strtod_l+0x6d8>
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d0fa:	2201      	movs	r2, #1
 800d0fc:	e7f9      	b.n	800d0f2 <_strtod_l+0x762>
 800d0fe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d100:	9805      	ldr	r0, [sp, #20]
 800d102:	463a      	mov	r2, r7
 800d104:	f7ff f9d2 	bl	800c4ac <__lshift>
 800d108:	9012      	str	r0, [sp, #72]	@ 0x48
 800d10a:	2800      	cmp	r0, #0
 800d10c:	d1db      	bne.n	800d0c6 <_strtod_l+0x736>
 800d10e:	e659      	b.n	800cdc4 <_strtod_l+0x434>
 800d110:	f1b8 0f00 	cmp.w	r8, #0
 800d114:	dd07      	ble.n	800d126 <_strtod_l+0x796>
 800d116:	4631      	mov	r1, r6
 800d118:	9805      	ldr	r0, [sp, #20]
 800d11a:	4642      	mov	r2, r8
 800d11c:	f7ff f9c6 	bl	800c4ac <__lshift>
 800d120:	4606      	mov	r6, r0
 800d122:	2800      	cmp	r0, #0
 800d124:	d0d9      	beq.n	800d0da <_strtod_l+0x74a>
 800d126:	f1b9 0f00 	cmp.w	r9, #0
 800d12a:	dd08      	ble.n	800d13e <_strtod_l+0x7ae>
 800d12c:	4629      	mov	r1, r5
 800d12e:	9805      	ldr	r0, [sp, #20]
 800d130:	464a      	mov	r2, r9
 800d132:	f7ff f9bb 	bl	800c4ac <__lshift>
 800d136:	4605      	mov	r5, r0
 800d138:	2800      	cmp	r0, #0
 800d13a:	f43f ae43 	beq.w	800cdc4 <_strtod_l+0x434>
 800d13e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d140:	9805      	ldr	r0, [sp, #20]
 800d142:	4632      	mov	r2, r6
 800d144:	f7ff fa3a 	bl	800c5bc <__mdiff>
 800d148:	4604      	mov	r4, r0
 800d14a:	2800      	cmp	r0, #0
 800d14c:	f43f ae3a 	beq.w	800cdc4 <_strtod_l+0x434>
 800d150:	2300      	movs	r3, #0
 800d152:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800d156:	60c3      	str	r3, [r0, #12]
 800d158:	4629      	mov	r1, r5
 800d15a:	f7ff fa13 	bl	800c584 <__mcmp>
 800d15e:	2800      	cmp	r0, #0
 800d160:	da4c      	bge.n	800d1fc <_strtod_l+0x86c>
 800d162:	ea58 080a 	orrs.w	r8, r8, sl
 800d166:	d172      	bne.n	800d24e <_strtod_l+0x8be>
 800d168:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d16e      	bne.n	800d24e <_strtod_l+0x8be>
 800d170:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d174:	0d1b      	lsrs	r3, r3, #20
 800d176:	051b      	lsls	r3, r3, #20
 800d178:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d17c:	d967      	bls.n	800d24e <_strtod_l+0x8be>
 800d17e:	6963      	ldr	r3, [r4, #20]
 800d180:	b913      	cbnz	r3, 800d188 <_strtod_l+0x7f8>
 800d182:	6923      	ldr	r3, [r4, #16]
 800d184:	2b01      	cmp	r3, #1
 800d186:	dd62      	ble.n	800d24e <_strtod_l+0x8be>
 800d188:	4621      	mov	r1, r4
 800d18a:	2201      	movs	r2, #1
 800d18c:	9805      	ldr	r0, [sp, #20]
 800d18e:	f7ff f98d 	bl	800c4ac <__lshift>
 800d192:	4629      	mov	r1, r5
 800d194:	4604      	mov	r4, r0
 800d196:	f7ff f9f5 	bl	800c584 <__mcmp>
 800d19a:	2800      	cmp	r0, #0
 800d19c:	dd57      	ble.n	800d24e <_strtod_l+0x8be>
 800d19e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d1a2:	9a06      	ldr	r2, [sp, #24]
 800d1a4:	0d1b      	lsrs	r3, r3, #20
 800d1a6:	051b      	lsls	r3, r3, #20
 800d1a8:	2a00      	cmp	r2, #0
 800d1aa:	d06e      	beq.n	800d28a <_strtod_l+0x8fa>
 800d1ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d1b0:	d86b      	bhi.n	800d28a <_strtod_l+0x8fa>
 800d1b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d1b6:	f67f ae99 	bls.w	800ceec <_strtod_l+0x55c>
 800d1ba:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800d1e8 <_strtod_l+0x858>
 800d1be:	ec4b ab16 	vmov	d6, sl, fp
 800d1c2:	4b0d      	ldr	r3, [pc, #52]	@ (800d1f8 <_strtod_l+0x868>)
 800d1c4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d1c8:	ee17 2a90 	vmov	r2, s15
 800d1cc:	4013      	ands	r3, r2
 800d1ce:	ec5b ab17 	vmov	sl, fp, d7
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	f47f ae01 	bne.w	800cdda <_strtod_l+0x44a>
 800d1d8:	9a05      	ldr	r2, [sp, #20]
 800d1da:	2322      	movs	r3, #34	@ 0x22
 800d1dc:	6013      	str	r3, [r2, #0]
 800d1de:	e5fc      	b.n	800cdda <_strtod_l+0x44a>
 800d1e0:	ffc00000 	.word	0xffc00000
 800d1e4:	41dfffff 	.word	0x41dfffff
 800d1e8:	00000000 	.word	0x00000000
 800d1ec:	39500000 	.word	0x39500000
 800d1f0:	0800f4f0 	.word	0x0800f4f0
 800d1f4:	fffffc02 	.word	0xfffffc02
 800d1f8:	7ff00000 	.word	0x7ff00000
 800d1fc:	46d9      	mov	r9, fp
 800d1fe:	d15d      	bne.n	800d2bc <_strtod_l+0x92c>
 800d200:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d204:	f1b8 0f00 	cmp.w	r8, #0
 800d208:	d02a      	beq.n	800d260 <_strtod_l+0x8d0>
 800d20a:	4aa9      	ldr	r2, [pc, #676]	@ (800d4b0 <_strtod_l+0xb20>)
 800d20c:	4293      	cmp	r3, r2
 800d20e:	d12a      	bne.n	800d266 <_strtod_l+0x8d6>
 800d210:	9b06      	ldr	r3, [sp, #24]
 800d212:	4652      	mov	r2, sl
 800d214:	b1fb      	cbz	r3, 800d256 <_strtod_l+0x8c6>
 800d216:	4ba7      	ldr	r3, [pc, #668]	@ (800d4b4 <_strtod_l+0xb24>)
 800d218:	ea0b 0303 	and.w	r3, fp, r3
 800d21c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d220:	f04f 31ff 	mov.w	r1, #4294967295
 800d224:	d81a      	bhi.n	800d25c <_strtod_l+0x8cc>
 800d226:	0d1b      	lsrs	r3, r3, #20
 800d228:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d22c:	fa01 f303 	lsl.w	r3, r1, r3
 800d230:	429a      	cmp	r2, r3
 800d232:	d118      	bne.n	800d266 <_strtod_l+0x8d6>
 800d234:	4ba0      	ldr	r3, [pc, #640]	@ (800d4b8 <_strtod_l+0xb28>)
 800d236:	4599      	cmp	r9, r3
 800d238:	d102      	bne.n	800d240 <_strtod_l+0x8b0>
 800d23a:	3201      	adds	r2, #1
 800d23c:	f43f adc2 	beq.w	800cdc4 <_strtod_l+0x434>
 800d240:	4b9c      	ldr	r3, [pc, #624]	@ (800d4b4 <_strtod_l+0xb24>)
 800d242:	ea09 0303 	and.w	r3, r9, r3
 800d246:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800d24a:	f04f 0a00 	mov.w	sl, #0
 800d24e:	9b06      	ldr	r3, [sp, #24]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d1b2      	bne.n	800d1ba <_strtod_l+0x82a>
 800d254:	e5c1      	b.n	800cdda <_strtod_l+0x44a>
 800d256:	f04f 33ff 	mov.w	r3, #4294967295
 800d25a:	e7e9      	b.n	800d230 <_strtod_l+0x8a0>
 800d25c:	460b      	mov	r3, r1
 800d25e:	e7e7      	b.n	800d230 <_strtod_l+0x8a0>
 800d260:	ea53 030a 	orrs.w	r3, r3, sl
 800d264:	d09b      	beq.n	800d19e <_strtod_l+0x80e>
 800d266:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d268:	b1c3      	cbz	r3, 800d29c <_strtod_l+0x90c>
 800d26a:	ea13 0f09 	tst.w	r3, r9
 800d26e:	d0ee      	beq.n	800d24e <_strtod_l+0x8be>
 800d270:	9a06      	ldr	r2, [sp, #24]
 800d272:	4650      	mov	r0, sl
 800d274:	4659      	mov	r1, fp
 800d276:	f1b8 0f00 	cmp.w	r8, #0
 800d27a:	d013      	beq.n	800d2a4 <_strtod_l+0x914>
 800d27c:	f7ff fb6d 	bl	800c95a <sulp>
 800d280:	ee39 7b00 	vadd.f64	d7, d9, d0
 800d284:	ec5b ab17 	vmov	sl, fp, d7
 800d288:	e7e1      	b.n	800d24e <_strtod_l+0x8be>
 800d28a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d28e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d292:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d296:	f04f 3aff 	mov.w	sl, #4294967295
 800d29a:	e7d8      	b.n	800d24e <_strtod_l+0x8be>
 800d29c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d29e:	ea13 0f0a 	tst.w	r3, sl
 800d2a2:	e7e4      	b.n	800d26e <_strtod_l+0x8de>
 800d2a4:	f7ff fb59 	bl	800c95a <sulp>
 800d2a8:	ee39 0b40 	vsub.f64	d0, d9, d0
 800d2ac:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d2b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2b4:	ec5b ab10 	vmov	sl, fp, d0
 800d2b8:	d1c9      	bne.n	800d24e <_strtod_l+0x8be>
 800d2ba:	e617      	b.n	800ceec <_strtod_l+0x55c>
 800d2bc:	4629      	mov	r1, r5
 800d2be:	4620      	mov	r0, r4
 800d2c0:	f7ff fad8 	bl	800c874 <__ratio>
 800d2c4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800d2c8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d2cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2d0:	d85d      	bhi.n	800d38e <_strtod_l+0x9fe>
 800d2d2:	f1b8 0f00 	cmp.w	r8, #0
 800d2d6:	d164      	bne.n	800d3a2 <_strtod_l+0xa12>
 800d2d8:	f1ba 0f00 	cmp.w	sl, #0
 800d2dc:	d14b      	bne.n	800d376 <_strtod_l+0x9e6>
 800d2de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d2e2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d160      	bne.n	800d3ac <_strtod_l+0xa1c>
 800d2ea:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800d2ee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800d2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2f6:	d401      	bmi.n	800d2fc <_strtod_l+0x96c>
 800d2f8:	ee20 8b08 	vmul.f64	d8, d0, d8
 800d2fc:	eeb1 ab48 	vneg.f64	d10, d8
 800d300:	486c      	ldr	r0, [pc, #432]	@ (800d4b4 <_strtod_l+0xb24>)
 800d302:	496e      	ldr	r1, [pc, #440]	@ (800d4bc <_strtod_l+0xb2c>)
 800d304:	ea09 0700 	and.w	r7, r9, r0
 800d308:	428f      	cmp	r7, r1
 800d30a:	ec53 2b1a 	vmov	r2, r3, d10
 800d30e:	d17d      	bne.n	800d40c <_strtod_l+0xa7c>
 800d310:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800d314:	ec4b ab1c 	vmov	d12, sl, fp
 800d318:	eeb0 0b4c 	vmov.f64	d0, d12
 800d31c:	f7ff f9e2 	bl	800c6e4 <__ulp>
 800d320:	4864      	ldr	r0, [pc, #400]	@ (800d4b4 <_strtod_l+0xb24>)
 800d322:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800d326:	ee1c 3a90 	vmov	r3, s25
 800d32a:	4a65      	ldr	r2, [pc, #404]	@ (800d4c0 <_strtod_l+0xb30>)
 800d32c:	ea03 0100 	and.w	r1, r3, r0
 800d330:	4291      	cmp	r1, r2
 800d332:	ec5b ab1c 	vmov	sl, fp, d12
 800d336:	d93c      	bls.n	800d3b2 <_strtod_l+0xa22>
 800d338:	ee19 2a90 	vmov	r2, s19
 800d33c:	4b5e      	ldr	r3, [pc, #376]	@ (800d4b8 <_strtod_l+0xb28>)
 800d33e:	429a      	cmp	r2, r3
 800d340:	d104      	bne.n	800d34c <_strtod_l+0x9bc>
 800d342:	ee19 3a10 	vmov	r3, s18
 800d346:	3301      	adds	r3, #1
 800d348:	f43f ad3c 	beq.w	800cdc4 <_strtod_l+0x434>
 800d34c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800d4b8 <_strtod_l+0xb28>
 800d350:	f04f 3aff 	mov.w	sl, #4294967295
 800d354:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d356:	9805      	ldr	r0, [sp, #20]
 800d358:	f7fe fe98 	bl	800c08c <_Bfree>
 800d35c:	9805      	ldr	r0, [sp, #20]
 800d35e:	4631      	mov	r1, r6
 800d360:	f7fe fe94 	bl	800c08c <_Bfree>
 800d364:	9805      	ldr	r0, [sp, #20]
 800d366:	4629      	mov	r1, r5
 800d368:	f7fe fe90 	bl	800c08c <_Bfree>
 800d36c:	9805      	ldr	r0, [sp, #20]
 800d36e:	4621      	mov	r1, r4
 800d370:	f7fe fe8c 	bl	800c08c <_Bfree>
 800d374:	e627      	b.n	800cfc6 <_strtod_l+0x636>
 800d376:	f1ba 0f01 	cmp.w	sl, #1
 800d37a:	d103      	bne.n	800d384 <_strtod_l+0x9f4>
 800d37c:	f1bb 0f00 	cmp.w	fp, #0
 800d380:	f43f adb4 	beq.w	800ceec <_strtod_l+0x55c>
 800d384:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800d388:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800d38c:	e7b8      	b.n	800d300 <_strtod_l+0x970>
 800d38e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800d392:	ee20 8b08 	vmul.f64	d8, d0, d8
 800d396:	f1b8 0f00 	cmp.w	r8, #0
 800d39a:	d0af      	beq.n	800d2fc <_strtod_l+0x96c>
 800d39c:	eeb0 ab48 	vmov.f64	d10, d8
 800d3a0:	e7ae      	b.n	800d300 <_strtod_l+0x970>
 800d3a2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800d3a6:	eeb0 8b4a 	vmov.f64	d8, d10
 800d3aa:	e7a9      	b.n	800d300 <_strtod_l+0x970>
 800d3ac:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800d3b0:	e7a6      	b.n	800d300 <_strtod_l+0x970>
 800d3b2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d3b6:	9b06      	ldr	r3, [sp, #24]
 800d3b8:	46d9      	mov	r9, fp
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d1ca      	bne.n	800d354 <_strtod_l+0x9c4>
 800d3be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d3c2:	0d1b      	lsrs	r3, r3, #20
 800d3c4:	051b      	lsls	r3, r3, #20
 800d3c6:	429f      	cmp	r7, r3
 800d3c8:	d1c4      	bne.n	800d354 <_strtod_l+0x9c4>
 800d3ca:	ec51 0b18 	vmov	r0, r1, d8
 800d3ce:	f7f3 f9b3 	bl	8000738 <__aeabi_d2lz>
 800d3d2:	f7f3 f96b 	bl	80006ac <__aeabi_l2d>
 800d3d6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800d3da:	ec41 0b17 	vmov	d7, r0, r1
 800d3de:	ea49 090a 	orr.w	r9, r9, sl
 800d3e2:	ea59 0908 	orrs.w	r9, r9, r8
 800d3e6:	ee38 8b47 	vsub.f64	d8, d8, d7
 800d3ea:	d03c      	beq.n	800d466 <_strtod_l+0xad6>
 800d3ec:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800d498 <_strtod_l+0xb08>
 800d3f0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d3f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f8:	f53f acef 	bmi.w	800cdda <_strtod_l+0x44a>
 800d3fc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800d4a0 <_strtod_l+0xb10>
 800d400:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d408:	dda4      	ble.n	800d354 <_strtod_l+0x9c4>
 800d40a:	e4e6      	b.n	800cdda <_strtod_l+0x44a>
 800d40c:	9906      	ldr	r1, [sp, #24]
 800d40e:	b1e1      	cbz	r1, 800d44a <_strtod_l+0xaba>
 800d410:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800d414:	d819      	bhi.n	800d44a <_strtod_l+0xaba>
 800d416:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800d41a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d41e:	d811      	bhi.n	800d444 <_strtod_l+0xab4>
 800d420:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800d424:	ee18 3a10 	vmov	r3, s16
 800d428:	2b01      	cmp	r3, #1
 800d42a:	bf38      	it	cc
 800d42c:	2301      	movcc	r3, #1
 800d42e:	ee08 3a10 	vmov	s16, r3
 800d432:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800d436:	f1b8 0f00 	cmp.w	r8, #0
 800d43a:	d111      	bne.n	800d460 <_strtod_l+0xad0>
 800d43c:	eeb1 7b48 	vneg.f64	d7, d8
 800d440:	ec53 2b17 	vmov	r2, r3, d7
 800d444:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800d448:	1bcb      	subs	r3, r1, r7
 800d44a:	eeb0 0b49 	vmov.f64	d0, d9
 800d44e:	ec43 2b1a 	vmov	d10, r2, r3
 800d452:	f7ff f947 	bl	800c6e4 <__ulp>
 800d456:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800d45a:	ec5b ab19 	vmov	sl, fp, d9
 800d45e:	e7aa      	b.n	800d3b6 <_strtod_l+0xa26>
 800d460:	eeb0 7b48 	vmov.f64	d7, d8
 800d464:	e7ec      	b.n	800d440 <_strtod_l+0xab0>
 800d466:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800d4a8 <_strtod_l+0xb18>
 800d46a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d472:	f57f af6f 	bpl.w	800d354 <_strtod_l+0x9c4>
 800d476:	e4b0      	b.n	800cdda <_strtod_l+0x44a>
 800d478:	2300      	movs	r3, #0
 800d47a:	9308      	str	r3, [sp, #32]
 800d47c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d47e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d480:	6013      	str	r3, [r2, #0]
 800d482:	f7ff bac4 	b.w	800ca0e <_strtod_l+0x7e>
 800d486:	2a65      	cmp	r2, #101	@ 0x65
 800d488:	f43f abbf 	beq.w	800cc0a <_strtod_l+0x27a>
 800d48c:	2a45      	cmp	r2, #69	@ 0x45
 800d48e:	f43f abbc 	beq.w	800cc0a <_strtod_l+0x27a>
 800d492:	2101      	movs	r1, #1
 800d494:	f7ff bbf4 	b.w	800cc80 <_strtod_l+0x2f0>
 800d498:	94a03595 	.word	0x94a03595
 800d49c:	3fdfffff 	.word	0x3fdfffff
 800d4a0:	35afe535 	.word	0x35afe535
 800d4a4:	3fe00000 	.word	0x3fe00000
 800d4a8:	94a03595 	.word	0x94a03595
 800d4ac:	3fcfffff 	.word	0x3fcfffff
 800d4b0:	000fffff 	.word	0x000fffff
 800d4b4:	7ff00000 	.word	0x7ff00000
 800d4b8:	7fefffff 	.word	0x7fefffff
 800d4bc:	7fe00000 	.word	0x7fe00000
 800d4c0:	7c9fffff 	.word	0x7c9fffff

0800d4c4 <_strtod_r>:
 800d4c4:	4b01      	ldr	r3, [pc, #4]	@ (800d4cc <_strtod_r+0x8>)
 800d4c6:	f7ff ba63 	b.w	800c990 <_strtod_l>
 800d4ca:	bf00      	nop
 800d4cc:	2400009c 	.word	0x2400009c

0800d4d0 <_strtol_l.isra.0>:
 800d4d0:	2b24      	cmp	r3, #36	@ 0x24
 800d4d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4d6:	4686      	mov	lr, r0
 800d4d8:	4690      	mov	r8, r2
 800d4da:	d801      	bhi.n	800d4e0 <_strtol_l.isra.0+0x10>
 800d4dc:	2b01      	cmp	r3, #1
 800d4de:	d106      	bne.n	800d4ee <_strtol_l.isra.0+0x1e>
 800d4e0:	f7fd fe6c 	bl	800b1bc <__errno>
 800d4e4:	2316      	movs	r3, #22
 800d4e6:	6003      	str	r3, [r0, #0]
 800d4e8:	2000      	movs	r0, #0
 800d4ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4ee:	4834      	ldr	r0, [pc, #208]	@ (800d5c0 <_strtol_l.isra.0+0xf0>)
 800d4f0:	460d      	mov	r5, r1
 800d4f2:	462a      	mov	r2, r5
 800d4f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d4f8:	5d06      	ldrb	r6, [r0, r4]
 800d4fa:	f016 0608 	ands.w	r6, r6, #8
 800d4fe:	d1f8      	bne.n	800d4f2 <_strtol_l.isra.0+0x22>
 800d500:	2c2d      	cmp	r4, #45	@ 0x2d
 800d502:	d110      	bne.n	800d526 <_strtol_l.isra.0+0x56>
 800d504:	782c      	ldrb	r4, [r5, #0]
 800d506:	2601      	movs	r6, #1
 800d508:	1c95      	adds	r5, r2, #2
 800d50a:	f033 0210 	bics.w	r2, r3, #16
 800d50e:	d115      	bne.n	800d53c <_strtol_l.isra.0+0x6c>
 800d510:	2c30      	cmp	r4, #48	@ 0x30
 800d512:	d10d      	bne.n	800d530 <_strtol_l.isra.0+0x60>
 800d514:	782a      	ldrb	r2, [r5, #0]
 800d516:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d51a:	2a58      	cmp	r2, #88	@ 0x58
 800d51c:	d108      	bne.n	800d530 <_strtol_l.isra.0+0x60>
 800d51e:	786c      	ldrb	r4, [r5, #1]
 800d520:	3502      	adds	r5, #2
 800d522:	2310      	movs	r3, #16
 800d524:	e00a      	b.n	800d53c <_strtol_l.isra.0+0x6c>
 800d526:	2c2b      	cmp	r4, #43	@ 0x2b
 800d528:	bf04      	itt	eq
 800d52a:	782c      	ldrbeq	r4, [r5, #0]
 800d52c:	1c95      	addeq	r5, r2, #2
 800d52e:	e7ec      	b.n	800d50a <_strtol_l.isra.0+0x3a>
 800d530:	2b00      	cmp	r3, #0
 800d532:	d1f6      	bne.n	800d522 <_strtol_l.isra.0+0x52>
 800d534:	2c30      	cmp	r4, #48	@ 0x30
 800d536:	bf14      	ite	ne
 800d538:	230a      	movne	r3, #10
 800d53a:	2308      	moveq	r3, #8
 800d53c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d540:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d544:	2200      	movs	r2, #0
 800d546:	fbbc f9f3 	udiv	r9, ip, r3
 800d54a:	4610      	mov	r0, r2
 800d54c:	fb03 ca19 	mls	sl, r3, r9, ip
 800d550:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d554:	2f09      	cmp	r7, #9
 800d556:	d80f      	bhi.n	800d578 <_strtol_l.isra.0+0xa8>
 800d558:	463c      	mov	r4, r7
 800d55a:	42a3      	cmp	r3, r4
 800d55c:	dd1b      	ble.n	800d596 <_strtol_l.isra.0+0xc6>
 800d55e:	1c57      	adds	r7, r2, #1
 800d560:	d007      	beq.n	800d572 <_strtol_l.isra.0+0xa2>
 800d562:	4581      	cmp	r9, r0
 800d564:	d314      	bcc.n	800d590 <_strtol_l.isra.0+0xc0>
 800d566:	d101      	bne.n	800d56c <_strtol_l.isra.0+0x9c>
 800d568:	45a2      	cmp	sl, r4
 800d56a:	db11      	blt.n	800d590 <_strtol_l.isra.0+0xc0>
 800d56c:	fb00 4003 	mla	r0, r0, r3, r4
 800d570:	2201      	movs	r2, #1
 800d572:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d576:	e7eb      	b.n	800d550 <_strtol_l.isra.0+0x80>
 800d578:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d57c:	2f19      	cmp	r7, #25
 800d57e:	d801      	bhi.n	800d584 <_strtol_l.isra.0+0xb4>
 800d580:	3c37      	subs	r4, #55	@ 0x37
 800d582:	e7ea      	b.n	800d55a <_strtol_l.isra.0+0x8a>
 800d584:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d588:	2f19      	cmp	r7, #25
 800d58a:	d804      	bhi.n	800d596 <_strtol_l.isra.0+0xc6>
 800d58c:	3c57      	subs	r4, #87	@ 0x57
 800d58e:	e7e4      	b.n	800d55a <_strtol_l.isra.0+0x8a>
 800d590:	f04f 32ff 	mov.w	r2, #4294967295
 800d594:	e7ed      	b.n	800d572 <_strtol_l.isra.0+0xa2>
 800d596:	1c53      	adds	r3, r2, #1
 800d598:	d108      	bne.n	800d5ac <_strtol_l.isra.0+0xdc>
 800d59a:	2322      	movs	r3, #34	@ 0x22
 800d59c:	f8ce 3000 	str.w	r3, [lr]
 800d5a0:	4660      	mov	r0, ip
 800d5a2:	f1b8 0f00 	cmp.w	r8, #0
 800d5a6:	d0a0      	beq.n	800d4ea <_strtol_l.isra.0+0x1a>
 800d5a8:	1e69      	subs	r1, r5, #1
 800d5aa:	e006      	b.n	800d5ba <_strtol_l.isra.0+0xea>
 800d5ac:	b106      	cbz	r6, 800d5b0 <_strtol_l.isra.0+0xe0>
 800d5ae:	4240      	negs	r0, r0
 800d5b0:	f1b8 0f00 	cmp.w	r8, #0
 800d5b4:	d099      	beq.n	800d4ea <_strtol_l.isra.0+0x1a>
 800d5b6:	2a00      	cmp	r2, #0
 800d5b8:	d1f6      	bne.n	800d5a8 <_strtol_l.isra.0+0xd8>
 800d5ba:	f8c8 1000 	str.w	r1, [r8]
 800d5be:	e794      	b.n	800d4ea <_strtol_l.isra.0+0x1a>
 800d5c0:	0800f519 	.word	0x0800f519

0800d5c4 <_strtol_r>:
 800d5c4:	f7ff bf84 	b.w	800d4d0 <_strtol_l.isra.0>

0800d5c8 <__ssputs_r>:
 800d5c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5cc:	688e      	ldr	r6, [r1, #8]
 800d5ce:	461f      	mov	r7, r3
 800d5d0:	42be      	cmp	r6, r7
 800d5d2:	680b      	ldr	r3, [r1, #0]
 800d5d4:	4682      	mov	sl, r0
 800d5d6:	460c      	mov	r4, r1
 800d5d8:	4690      	mov	r8, r2
 800d5da:	d82d      	bhi.n	800d638 <__ssputs_r+0x70>
 800d5dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d5e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d5e4:	d026      	beq.n	800d634 <__ssputs_r+0x6c>
 800d5e6:	6965      	ldr	r5, [r4, #20]
 800d5e8:	6909      	ldr	r1, [r1, #16]
 800d5ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d5ee:	eba3 0901 	sub.w	r9, r3, r1
 800d5f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5f6:	1c7b      	adds	r3, r7, #1
 800d5f8:	444b      	add	r3, r9
 800d5fa:	106d      	asrs	r5, r5, #1
 800d5fc:	429d      	cmp	r5, r3
 800d5fe:	bf38      	it	cc
 800d600:	461d      	movcc	r5, r3
 800d602:	0553      	lsls	r3, r2, #21
 800d604:	d527      	bpl.n	800d656 <__ssputs_r+0x8e>
 800d606:	4629      	mov	r1, r5
 800d608:	f7fe fc74 	bl	800bef4 <_malloc_r>
 800d60c:	4606      	mov	r6, r0
 800d60e:	b360      	cbz	r0, 800d66a <__ssputs_r+0xa2>
 800d610:	6921      	ldr	r1, [r4, #16]
 800d612:	464a      	mov	r2, r9
 800d614:	f7fd fdff 	bl	800b216 <memcpy>
 800d618:	89a3      	ldrh	r3, [r4, #12]
 800d61a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d61e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d622:	81a3      	strh	r3, [r4, #12]
 800d624:	6126      	str	r6, [r4, #16]
 800d626:	6165      	str	r5, [r4, #20]
 800d628:	444e      	add	r6, r9
 800d62a:	eba5 0509 	sub.w	r5, r5, r9
 800d62e:	6026      	str	r6, [r4, #0]
 800d630:	60a5      	str	r5, [r4, #8]
 800d632:	463e      	mov	r6, r7
 800d634:	42be      	cmp	r6, r7
 800d636:	d900      	bls.n	800d63a <__ssputs_r+0x72>
 800d638:	463e      	mov	r6, r7
 800d63a:	6820      	ldr	r0, [r4, #0]
 800d63c:	4632      	mov	r2, r6
 800d63e:	4641      	mov	r1, r8
 800d640:	f000 fd57 	bl	800e0f2 <memmove>
 800d644:	68a3      	ldr	r3, [r4, #8]
 800d646:	1b9b      	subs	r3, r3, r6
 800d648:	60a3      	str	r3, [r4, #8]
 800d64a:	6823      	ldr	r3, [r4, #0]
 800d64c:	4433      	add	r3, r6
 800d64e:	6023      	str	r3, [r4, #0]
 800d650:	2000      	movs	r0, #0
 800d652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d656:	462a      	mov	r2, r5
 800d658:	f001 f91b 	bl	800e892 <_realloc_r>
 800d65c:	4606      	mov	r6, r0
 800d65e:	2800      	cmp	r0, #0
 800d660:	d1e0      	bne.n	800d624 <__ssputs_r+0x5c>
 800d662:	6921      	ldr	r1, [r4, #16]
 800d664:	4650      	mov	r0, sl
 800d666:	f7fe fbd1 	bl	800be0c <_free_r>
 800d66a:	230c      	movs	r3, #12
 800d66c:	f8ca 3000 	str.w	r3, [sl]
 800d670:	89a3      	ldrh	r3, [r4, #12]
 800d672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d676:	81a3      	strh	r3, [r4, #12]
 800d678:	f04f 30ff 	mov.w	r0, #4294967295
 800d67c:	e7e9      	b.n	800d652 <__ssputs_r+0x8a>
	...

0800d680 <_svfiprintf_r>:
 800d680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d684:	4698      	mov	r8, r3
 800d686:	898b      	ldrh	r3, [r1, #12]
 800d688:	061b      	lsls	r3, r3, #24
 800d68a:	b09d      	sub	sp, #116	@ 0x74
 800d68c:	4607      	mov	r7, r0
 800d68e:	460d      	mov	r5, r1
 800d690:	4614      	mov	r4, r2
 800d692:	d510      	bpl.n	800d6b6 <_svfiprintf_r+0x36>
 800d694:	690b      	ldr	r3, [r1, #16]
 800d696:	b973      	cbnz	r3, 800d6b6 <_svfiprintf_r+0x36>
 800d698:	2140      	movs	r1, #64	@ 0x40
 800d69a:	f7fe fc2b 	bl	800bef4 <_malloc_r>
 800d69e:	6028      	str	r0, [r5, #0]
 800d6a0:	6128      	str	r0, [r5, #16]
 800d6a2:	b930      	cbnz	r0, 800d6b2 <_svfiprintf_r+0x32>
 800d6a4:	230c      	movs	r3, #12
 800d6a6:	603b      	str	r3, [r7, #0]
 800d6a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d6ac:	b01d      	add	sp, #116	@ 0x74
 800d6ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6b2:	2340      	movs	r3, #64	@ 0x40
 800d6b4:	616b      	str	r3, [r5, #20]
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6ba:	2320      	movs	r3, #32
 800d6bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6c0:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6c4:	2330      	movs	r3, #48	@ 0x30
 800d6c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d864 <_svfiprintf_r+0x1e4>
 800d6ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6ce:	f04f 0901 	mov.w	r9, #1
 800d6d2:	4623      	mov	r3, r4
 800d6d4:	469a      	mov	sl, r3
 800d6d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6da:	b10a      	cbz	r2, 800d6e0 <_svfiprintf_r+0x60>
 800d6dc:	2a25      	cmp	r2, #37	@ 0x25
 800d6de:	d1f9      	bne.n	800d6d4 <_svfiprintf_r+0x54>
 800d6e0:	ebba 0b04 	subs.w	fp, sl, r4
 800d6e4:	d00b      	beq.n	800d6fe <_svfiprintf_r+0x7e>
 800d6e6:	465b      	mov	r3, fp
 800d6e8:	4622      	mov	r2, r4
 800d6ea:	4629      	mov	r1, r5
 800d6ec:	4638      	mov	r0, r7
 800d6ee:	f7ff ff6b 	bl	800d5c8 <__ssputs_r>
 800d6f2:	3001      	adds	r0, #1
 800d6f4:	f000 80a7 	beq.w	800d846 <_svfiprintf_r+0x1c6>
 800d6f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6fa:	445a      	add	r2, fp
 800d6fc:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6fe:	f89a 3000 	ldrb.w	r3, [sl]
 800d702:	2b00      	cmp	r3, #0
 800d704:	f000 809f 	beq.w	800d846 <_svfiprintf_r+0x1c6>
 800d708:	2300      	movs	r3, #0
 800d70a:	f04f 32ff 	mov.w	r2, #4294967295
 800d70e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d712:	f10a 0a01 	add.w	sl, sl, #1
 800d716:	9304      	str	r3, [sp, #16]
 800d718:	9307      	str	r3, [sp, #28]
 800d71a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d71e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d720:	4654      	mov	r4, sl
 800d722:	2205      	movs	r2, #5
 800d724:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d728:	484e      	ldr	r0, [pc, #312]	@ (800d864 <_svfiprintf_r+0x1e4>)
 800d72a:	f7f2 fdd9 	bl	80002e0 <memchr>
 800d72e:	9a04      	ldr	r2, [sp, #16]
 800d730:	b9d8      	cbnz	r0, 800d76a <_svfiprintf_r+0xea>
 800d732:	06d0      	lsls	r0, r2, #27
 800d734:	bf44      	itt	mi
 800d736:	2320      	movmi	r3, #32
 800d738:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d73c:	0711      	lsls	r1, r2, #28
 800d73e:	bf44      	itt	mi
 800d740:	232b      	movmi	r3, #43	@ 0x2b
 800d742:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d746:	f89a 3000 	ldrb.w	r3, [sl]
 800d74a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d74c:	d015      	beq.n	800d77a <_svfiprintf_r+0xfa>
 800d74e:	9a07      	ldr	r2, [sp, #28]
 800d750:	4654      	mov	r4, sl
 800d752:	2000      	movs	r0, #0
 800d754:	f04f 0c0a 	mov.w	ip, #10
 800d758:	4621      	mov	r1, r4
 800d75a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d75e:	3b30      	subs	r3, #48	@ 0x30
 800d760:	2b09      	cmp	r3, #9
 800d762:	d94b      	bls.n	800d7fc <_svfiprintf_r+0x17c>
 800d764:	b1b0      	cbz	r0, 800d794 <_svfiprintf_r+0x114>
 800d766:	9207      	str	r2, [sp, #28]
 800d768:	e014      	b.n	800d794 <_svfiprintf_r+0x114>
 800d76a:	eba0 0308 	sub.w	r3, r0, r8
 800d76e:	fa09 f303 	lsl.w	r3, r9, r3
 800d772:	4313      	orrs	r3, r2
 800d774:	9304      	str	r3, [sp, #16]
 800d776:	46a2      	mov	sl, r4
 800d778:	e7d2      	b.n	800d720 <_svfiprintf_r+0xa0>
 800d77a:	9b03      	ldr	r3, [sp, #12]
 800d77c:	1d19      	adds	r1, r3, #4
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	9103      	str	r1, [sp, #12]
 800d782:	2b00      	cmp	r3, #0
 800d784:	bfbb      	ittet	lt
 800d786:	425b      	neglt	r3, r3
 800d788:	f042 0202 	orrlt.w	r2, r2, #2
 800d78c:	9307      	strge	r3, [sp, #28]
 800d78e:	9307      	strlt	r3, [sp, #28]
 800d790:	bfb8      	it	lt
 800d792:	9204      	strlt	r2, [sp, #16]
 800d794:	7823      	ldrb	r3, [r4, #0]
 800d796:	2b2e      	cmp	r3, #46	@ 0x2e
 800d798:	d10a      	bne.n	800d7b0 <_svfiprintf_r+0x130>
 800d79a:	7863      	ldrb	r3, [r4, #1]
 800d79c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d79e:	d132      	bne.n	800d806 <_svfiprintf_r+0x186>
 800d7a0:	9b03      	ldr	r3, [sp, #12]
 800d7a2:	1d1a      	adds	r2, r3, #4
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	9203      	str	r2, [sp, #12]
 800d7a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d7ac:	3402      	adds	r4, #2
 800d7ae:	9305      	str	r3, [sp, #20]
 800d7b0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d874 <_svfiprintf_r+0x1f4>
 800d7b4:	7821      	ldrb	r1, [r4, #0]
 800d7b6:	2203      	movs	r2, #3
 800d7b8:	4650      	mov	r0, sl
 800d7ba:	f7f2 fd91 	bl	80002e0 <memchr>
 800d7be:	b138      	cbz	r0, 800d7d0 <_svfiprintf_r+0x150>
 800d7c0:	9b04      	ldr	r3, [sp, #16]
 800d7c2:	eba0 000a 	sub.w	r0, r0, sl
 800d7c6:	2240      	movs	r2, #64	@ 0x40
 800d7c8:	4082      	lsls	r2, r0
 800d7ca:	4313      	orrs	r3, r2
 800d7cc:	3401      	adds	r4, #1
 800d7ce:	9304      	str	r3, [sp, #16]
 800d7d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7d4:	4824      	ldr	r0, [pc, #144]	@ (800d868 <_svfiprintf_r+0x1e8>)
 800d7d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7da:	2206      	movs	r2, #6
 800d7dc:	f7f2 fd80 	bl	80002e0 <memchr>
 800d7e0:	2800      	cmp	r0, #0
 800d7e2:	d036      	beq.n	800d852 <_svfiprintf_r+0x1d2>
 800d7e4:	4b21      	ldr	r3, [pc, #132]	@ (800d86c <_svfiprintf_r+0x1ec>)
 800d7e6:	bb1b      	cbnz	r3, 800d830 <_svfiprintf_r+0x1b0>
 800d7e8:	9b03      	ldr	r3, [sp, #12]
 800d7ea:	3307      	adds	r3, #7
 800d7ec:	f023 0307 	bic.w	r3, r3, #7
 800d7f0:	3308      	adds	r3, #8
 800d7f2:	9303      	str	r3, [sp, #12]
 800d7f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7f6:	4433      	add	r3, r6
 800d7f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7fa:	e76a      	b.n	800d6d2 <_svfiprintf_r+0x52>
 800d7fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800d800:	460c      	mov	r4, r1
 800d802:	2001      	movs	r0, #1
 800d804:	e7a8      	b.n	800d758 <_svfiprintf_r+0xd8>
 800d806:	2300      	movs	r3, #0
 800d808:	3401      	adds	r4, #1
 800d80a:	9305      	str	r3, [sp, #20]
 800d80c:	4619      	mov	r1, r3
 800d80e:	f04f 0c0a 	mov.w	ip, #10
 800d812:	4620      	mov	r0, r4
 800d814:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d818:	3a30      	subs	r2, #48	@ 0x30
 800d81a:	2a09      	cmp	r2, #9
 800d81c:	d903      	bls.n	800d826 <_svfiprintf_r+0x1a6>
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d0c6      	beq.n	800d7b0 <_svfiprintf_r+0x130>
 800d822:	9105      	str	r1, [sp, #20]
 800d824:	e7c4      	b.n	800d7b0 <_svfiprintf_r+0x130>
 800d826:	fb0c 2101 	mla	r1, ip, r1, r2
 800d82a:	4604      	mov	r4, r0
 800d82c:	2301      	movs	r3, #1
 800d82e:	e7f0      	b.n	800d812 <_svfiprintf_r+0x192>
 800d830:	ab03      	add	r3, sp, #12
 800d832:	9300      	str	r3, [sp, #0]
 800d834:	462a      	mov	r2, r5
 800d836:	4b0e      	ldr	r3, [pc, #56]	@ (800d870 <_svfiprintf_r+0x1f0>)
 800d838:	a904      	add	r1, sp, #16
 800d83a:	4638      	mov	r0, r7
 800d83c:	f7fc fd54 	bl	800a2e8 <_printf_float>
 800d840:	1c42      	adds	r2, r0, #1
 800d842:	4606      	mov	r6, r0
 800d844:	d1d6      	bne.n	800d7f4 <_svfiprintf_r+0x174>
 800d846:	89ab      	ldrh	r3, [r5, #12]
 800d848:	065b      	lsls	r3, r3, #25
 800d84a:	f53f af2d 	bmi.w	800d6a8 <_svfiprintf_r+0x28>
 800d84e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d850:	e72c      	b.n	800d6ac <_svfiprintf_r+0x2c>
 800d852:	ab03      	add	r3, sp, #12
 800d854:	9300      	str	r3, [sp, #0]
 800d856:	462a      	mov	r2, r5
 800d858:	4b05      	ldr	r3, [pc, #20]	@ (800d870 <_svfiprintf_r+0x1f0>)
 800d85a:	a904      	add	r1, sp, #16
 800d85c:	4638      	mov	r0, r7
 800d85e:	f7fc ffcb 	bl	800a7f8 <_printf_i>
 800d862:	e7ed      	b.n	800d840 <_svfiprintf_r+0x1c0>
 800d864:	0800f2f7 	.word	0x0800f2f7
 800d868:	0800f301 	.word	0x0800f301
 800d86c:	0800a2e9 	.word	0x0800a2e9
 800d870:	0800d5c9 	.word	0x0800d5c9
 800d874:	0800f2fd 	.word	0x0800f2fd

0800d878 <_sungetc_r>:
 800d878:	b538      	push	{r3, r4, r5, lr}
 800d87a:	1c4b      	adds	r3, r1, #1
 800d87c:	4614      	mov	r4, r2
 800d87e:	d103      	bne.n	800d888 <_sungetc_r+0x10>
 800d880:	f04f 35ff 	mov.w	r5, #4294967295
 800d884:	4628      	mov	r0, r5
 800d886:	bd38      	pop	{r3, r4, r5, pc}
 800d888:	8993      	ldrh	r3, [r2, #12]
 800d88a:	f023 0320 	bic.w	r3, r3, #32
 800d88e:	8193      	strh	r3, [r2, #12]
 800d890:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d892:	6852      	ldr	r2, [r2, #4]
 800d894:	b2cd      	uxtb	r5, r1
 800d896:	b18b      	cbz	r3, 800d8bc <_sungetc_r+0x44>
 800d898:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d89a:	4293      	cmp	r3, r2
 800d89c:	dd08      	ble.n	800d8b0 <_sungetc_r+0x38>
 800d89e:	6823      	ldr	r3, [r4, #0]
 800d8a0:	1e5a      	subs	r2, r3, #1
 800d8a2:	6022      	str	r2, [r4, #0]
 800d8a4:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d8a8:	6863      	ldr	r3, [r4, #4]
 800d8aa:	3301      	adds	r3, #1
 800d8ac:	6063      	str	r3, [r4, #4]
 800d8ae:	e7e9      	b.n	800d884 <_sungetc_r+0xc>
 800d8b0:	4621      	mov	r1, r4
 800d8b2:	f000 fbe4 	bl	800e07e <__submore>
 800d8b6:	2800      	cmp	r0, #0
 800d8b8:	d0f1      	beq.n	800d89e <_sungetc_r+0x26>
 800d8ba:	e7e1      	b.n	800d880 <_sungetc_r+0x8>
 800d8bc:	6921      	ldr	r1, [r4, #16]
 800d8be:	6823      	ldr	r3, [r4, #0]
 800d8c0:	b151      	cbz	r1, 800d8d8 <_sungetc_r+0x60>
 800d8c2:	4299      	cmp	r1, r3
 800d8c4:	d208      	bcs.n	800d8d8 <_sungetc_r+0x60>
 800d8c6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d8ca:	42a9      	cmp	r1, r5
 800d8cc:	d104      	bne.n	800d8d8 <_sungetc_r+0x60>
 800d8ce:	3b01      	subs	r3, #1
 800d8d0:	3201      	adds	r2, #1
 800d8d2:	6023      	str	r3, [r4, #0]
 800d8d4:	6062      	str	r2, [r4, #4]
 800d8d6:	e7d5      	b.n	800d884 <_sungetc_r+0xc>
 800d8d8:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800d8dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800d8e2:	2303      	movs	r3, #3
 800d8e4:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d8e6:	4623      	mov	r3, r4
 800d8e8:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d8ec:	6023      	str	r3, [r4, #0]
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	e7dc      	b.n	800d8ac <_sungetc_r+0x34>

0800d8f2 <__ssrefill_r>:
 800d8f2:	b510      	push	{r4, lr}
 800d8f4:	460c      	mov	r4, r1
 800d8f6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d8f8:	b169      	cbz	r1, 800d916 <__ssrefill_r+0x24>
 800d8fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8fe:	4299      	cmp	r1, r3
 800d900:	d001      	beq.n	800d906 <__ssrefill_r+0x14>
 800d902:	f7fe fa83 	bl	800be0c <_free_r>
 800d906:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d908:	6063      	str	r3, [r4, #4]
 800d90a:	2000      	movs	r0, #0
 800d90c:	6360      	str	r0, [r4, #52]	@ 0x34
 800d90e:	b113      	cbz	r3, 800d916 <__ssrefill_r+0x24>
 800d910:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d912:	6023      	str	r3, [r4, #0]
 800d914:	bd10      	pop	{r4, pc}
 800d916:	6923      	ldr	r3, [r4, #16]
 800d918:	6023      	str	r3, [r4, #0]
 800d91a:	2300      	movs	r3, #0
 800d91c:	6063      	str	r3, [r4, #4]
 800d91e:	89a3      	ldrh	r3, [r4, #12]
 800d920:	f043 0320 	orr.w	r3, r3, #32
 800d924:	81a3      	strh	r3, [r4, #12]
 800d926:	f04f 30ff 	mov.w	r0, #4294967295
 800d92a:	e7f3      	b.n	800d914 <__ssrefill_r+0x22>

0800d92c <__ssvfiscanf_r>:
 800d92c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d930:	460c      	mov	r4, r1
 800d932:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800d936:	2100      	movs	r1, #0
 800d938:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800d93c:	49a6      	ldr	r1, [pc, #664]	@ (800dbd8 <__ssvfiscanf_r+0x2ac>)
 800d93e:	91a0      	str	r1, [sp, #640]	@ 0x280
 800d940:	f10d 0804 	add.w	r8, sp, #4
 800d944:	49a5      	ldr	r1, [pc, #660]	@ (800dbdc <__ssvfiscanf_r+0x2b0>)
 800d946:	4fa6      	ldr	r7, [pc, #664]	@ (800dbe0 <__ssvfiscanf_r+0x2b4>)
 800d948:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800d94c:	4606      	mov	r6, r0
 800d94e:	91a1      	str	r1, [sp, #644]	@ 0x284
 800d950:	9300      	str	r3, [sp, #0]
 800d952:	f892 9000 	ldrb.w	r9, [r2]
 800d956:	f1b9 0f00 	cmp.w	r9, #0
 800d95a:	f000 8158 	beq.w	800dc0e <__ssvfiscanf_r+0x2e2>
 800d95e:	f817 3009 	ldrb.w	r3, [r7, r9]
 800d962:	f013 0308 	ands.w	r3, r3, #8
 800d966:	f102 0501 	add.w	r5, r2, #1
 800d96a:	d019      	beq.n	800d9a0 <__ssvfiscanf_r+0x74>
 800d96c:	6863      	ldr	r3, [r4, #4]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	dd0f      	ble.n	800d992 <__ssvfiscanf_r+0x66>
 800d972:	6823      	ldr	r3, [r4, #0]
 800d974:	781a      	ldrb	r2, [r3, #0]
 800d976:	5cba      	ldrb	r2, [r7, r2]
 800d978:	0712      	lsls	r2, r2, #28
 800d97a:	d401      	bmi.n	800d980 <__ssvfiscanf_r+0x54>
 800d97c:	462a      	mov	r2, r5
 800d97e:	e7e8      	b.n	800d952 <__ssvfiscanf_r+0x26>
 800d980:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d982:	3201      	adds	r2, #1
 800d984:	9245      	str	r2, [sp, #276]	@ 0x114
 800d986:	6862      	ldr	r2, [r4, #4]
 800d988:	3301      	adds	r3, #1
 800d98a:	3a01      	subs	r2, #1
 800d98c:	6062      	str	r2, [r4, #4]
 800d98e:	6023      	str	r3, [r4, #0]
 800d990:	e7ec      	b.n	800d96c <__ssvfiscanf_r+0x40>
 800d992:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d994:	4621      	mov	r1, r4
 800d996:	4630      	mov	r0, r6
 800d998:	4798      	blx	r3
 800d99a:	2800      	cmp	r0, #0
 800d99c:	d0e9      	beq.n	800d972 <__ssvfiscanf_r+0x46>
 800d99e:	e7ed      	b.n	800d97c <__ssvfiscanf_r+0x50>
 800d9a0:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800d9a4:	f040 8085 	bne.w	800dab2 <__ssvfiscanf_r+0x186>
 800d9a8:	9341      	str	r3, [sp, #260]	@ 0x104
 800d9aa:	9343      	str	r3, [sp, #268]	@ 0x10c
 800d9ac:	7853      	ldrb	r3, [r2, #1]
 800d9ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9b0:	bf02      	ittt	eq
 800d9b2:	2310      	moveq	r3, #16
 800d9b4:	1c95      	addeq	r5, r2, #2
 800d9b6:	9341      	streq	r3, [sp, #260]	@ 0x104
 800d9b8:	220a      	movs	r2, #10
 800d9ba:	46aa      	mov	sl, r5
 800d9bc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d9c0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800d9c4:	2b09      	cmp	r3, #9
 800d9c6:	d91e      	bls.n	800da06 <__ssvfiscanf_r+0xda>
 800d9c8:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800dbe4 <__ssvfiscanf_r+0x2b8>
 800d9cc:	2203      	movs	r2, #3
 800d9ce:	4658      	mov	r0, fp
 800d9d0:	f7f2 fc86 	bl	80002e0 <memchr>
 800d9d4:	b138      	cbz	r0, 800d9e6 <__ssvfiscanf_r+0xba>
 800d9d6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d9d8:	eba0 000b 	sub.w	r0, r0, fp
 800d9dc:	2301      	movs	r3, #1
 800d9de:	4083      	lsls	r3, r0
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	9341      	str	r3, [sp, #260]	@ 0x104
 800d9e4:	4655      	mov	r5, sl
 800d9e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d9ea:	2b78      	cmp	r3, #120	@ 0x78
 800d9ec:	d806      	bhi.n	800d9fc <__ssvfiscanf_r+0xd0>
 800d9ee:	2b57      	cmp	r3, #87	@ 0x57
 800d9f0:	d810      	bhi.n	800da14 <__ssvfiscanf_r+0xe8>
 800d9f2:	2b25      	cmp	r3, #37	@ 0x25
 800d9f4:	d05d      	beq.n	800dab2 <__ssvfiscanf_r+0x186>
 800d9f6:	d857      	bhi.n	800daa8 <__ssvfiscanf_r+0x17c>
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d075      	beq.n	800dae8 <__ssvfiscanf_r+0x1bc>
 800d9fc:	2303      	movs	r3, #3
 800d9fe:	9347      	str	r3, [sp, #284]	@ 0x11c
 800da00:	230a      	movs	r3, #10
 800da02:	9342      	str	r3, [sp, #264]	@ 0x108
 800da04:	e088      	b.n	800db18 <__ssvfiscanf_r+0x1ec>
 800da06:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800da08:	fb02 1103 	mla	r1, r2, r3, r1
 800da0c:	3930      	subs	r1, #48	@ 0x30
 800da0e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800da10:	4655      	mov	r5, sl
 800da12:	e7d2      	b.n	800d9ba <__ssvfiscanf_r+0x8e>
 800da14:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800da18:	2a20      	cmp	r2, #32
 800da1a:	d8ef      	bhi.n	800d9fc <__ssvfiscanf_r+0xd0>
 800da1c:	a101      	add	r1, pc, #4	@ (adr r1, 800da24 <__ssvfiscanf_r+0xf8>)
 800da1e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800da22:	bf00      	nop
 800da24:	0800daf7 	.word	0x0800daf7
 800da28:	0800d9fd 	.word	0x0800d9fd
 800da2c:	0800d9fd 	.word	0x0800d9fd
 800da30:	0800db51 	.word	0x0800db51
 800da34:	0800d9fd 	.word	0x0800d9fd
 800da38:	0800d9fd 	.word	0x0800d9fd
 800da3c:	0800d9fd 	.word	0x0800d9fd
 800da40:	0800d9fd 	.word	0x0800d9fd
 800da44:	0800d9fd 	.word	0x0800d9fd
 800da48:	0800d9fd 	.word	0x0800d9fd
 800da4c:	0800d9fd 	.word	0x0800d9fd
 800da50:	0800db67 	.word	0x0800db67
 800da54:	0800db4d 	.word	0x0800db4d
 800da58:	0800daaf 	.word	0x0800daaf
 800da5c:	0800daaf 	.word	0x0800daaf
 800da60:	0800daaf 	.word	0x0800daaf
 800da64:	0800d9fd 	.word	0x0800d9fd
 800da68:	0800db09 	.word	0x0800db09
 800da6c:	0800d9fd 	.word	0x0800d9fd
 800da70:	0800d9fd 	.word	0x0800d9fd
 800da74:	0800d9fd 	.word	0x0800d9fd
 800da78:	0800d9fd 	.word	0x0800d9fd
 800da7c:	0800db77 	.word	0x0800db77
 800da80:	0800db11 	.word	0x0800db11
 800da84:	0800daef 	.word	0x0800daef
 800da88:	0800d9fd 	.word	0x0800d9fd
 800da8c:	0800d9fd 	.word	0x0800d9fd
 800da90:	0800db73 	.word	0x0800db73
 800da94:	0800d9fd 	.word	0x0800d9fd
 800da98:	0800db4d 	.word	0x0800db4d
 800da9c:	0800d9fd 	.word	0x0800d9fd
 800daa0:	0800d9fd 	.word	0x0800d9fd
 800daa4:	0800daf7 	.word	0x0800daf7
 800daa8:	3b45      	subs	r3, #69	@ 0x45
 800daaa:	2b02      	cmp	r3, #2
 800daac:	d8a6      	bhi.n	800d9fc <__ssvfiscanf_r+0xd0>
 800daae:	2305      	movs	r3, #5
 800dab0:	e031      	b.n	800db16 <__ssvfiscanf_r+0x1ea>
 800dab2:	6863      	ldr	r3, [r4, #4]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	dd0d      	ble.n	800dad4 <__ssvfiscanf_r+0x1a8>
 800dab8:	6823      	ldr	r3, [r4, #0]
 800daba:	781a      	ldrb	r2, [r3, #0]
 800dabc:	454a      	cmp	r2, r9
 800dabe:	f040 80a6 	bne.w	800dc0e <__ssvfiscanf_r+0x2e2>
 800dac2:	3301      	adds	r3, #1
 800dac4:	6862      	ldr	r2, [r4, #4]
 800dac6:	6023      	str	r3, [r4, #0]
 800dac8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800daca:	3a01      	subs	r2, #1
 800dacc:	3301      	adds	r3, #1
 800dace:	6062      	str	r2, [r4, #4]
 800dad0:	9345      	str	r3, [sp, #276]	@ 0x114
 800dad2:	e753      	b.n	800d97c <__ssvfiscanf_r+0x50>
 800dad4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800dad6:	4621      	mov	r1, r4
 800dad8:	4630      	mov	r0, r6
 800dada:	4798      	blx	r3
 800dadc:	2800      	cmp	r0, #0
 800dade:	d0eb      	beq.n	800dab8 <__ssvfiscanf_r+0x18c>
 800dae0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800dae2:	2800      	cmp	r0, #0
 800dae4:	f040 808b 	bne.w	800dbfe <__ssvfiscanf_r+0x2d2>
 800dae8:	f04f 30ff 	mov.w	r0, #4294967295
 800daec:	e08b      	b.n	800dc06 <__ssvfiscanf_r+0x2da>
 800daee:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800daf0:	f042 0220 	orr.w	r2, r2, #32
 800daf4:	9241      	str	r2, [sp, #260]	@ 0x104
 800daf6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800daf8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dafc:	9241      	str	r2, [sp, #260]	@ 0x104
 800dafe:	2210      	movs	r2, #16
 800db00:	2b6e      	cmp	r3, #110	@ 0x6e
 800db02:	9242      	str	r2, [sp, #264]	@ 0x108
 800db04:	d902      	bls.n	800db0c <__ssvfiscanf_r+0x1e0>
 800db06:	e005      	b.n	800db14 <__ssvfiscanf_r+0x1e8>
 800db08:	2300      	movs	r3, #0
 800db0a:	9342      	str	r3, [sp, #264]	@ 0x108
 800db0c:	2303      	movs	r3, #3
 800db0e:	e002      	b.n	800db16 <__ssvfiscanf_r+0x1ea>
 800db10:	2308      	movs	r3, #8
 800db12:	9342      	str	r3, [sp, #264]	@ 0x108
 800db14:	2304      	movs	r3, #4
 800db16:	9347      	str	r3, [sp, #284]	@ 0x11c
 800db18:	6863      	ldr	r3, [r4, #4]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	dd39      	ble.n	800db92 <__ssvfiscanf_r+0x266>
 800db1e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800db20:	0659      	lsls	r1, r3, #25
 800db22:	d404      	bmi.n	800db2e <__ssvfiscanf_r+0x202>
 800db24:	6823      	ldr	r3, [r4, #0]
 800db26:	781a      	ldrb	r2, [r3, #0]
 800db28:	5cba      	ldrb	r2, [r7, r2]
 800db2a:	0712      	lsls	r2, r2, #28
 800db2c:	d438      	bmi.n	800dba0 <__ssvfiscanf_r+0x274>
 800db2e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800db30:	2b02      	cmp	r3, #2
 800db32:	dc47      	bgt.n	800dbc4 <__ssvfiscanf_r+0x298>
 800db34:	466b      	mov	r3, sp
 800db36:	4622      	mov	r2, r4
 800db38:	a941      	add	r1, sp, #260	@ 0x104
 800db3a:	4630      	mov	r0, r6
 800db3c:	f000 f86c 	bl	800dc18 <_scanf_chars>
 800db40:	2801      	cmp	r0, #1
 800db42:	d064      	beq.n	800dc0e <__ssvfiscanf_r+0x2e2>
 800db44:	2802      	cmp	r0, #2
 800db46:	f47f af19 	bne.w	800d97c <__ssvfiscanf_r+0x50>
 800db4a:	e7c9      	b.n	800dae0 <__ssvfiscanf_r+0x1b4>
 800db4c:	220a      	movs	r2, #10
 800db4e:	e7d7      	b.n	800db00 <__ssvfiscanf_r+0x1d4>
 800db50:	4629      	mov	r1, r5
 800db52:	4640      	mov	r0, r8
 800db54:	f000 fa5a 	bl	800e00c <__sccl>
 800db58:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800db5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db5e:	9341      	str	r3, [sp, #260]	@ 0x104
 800db60:	4605      	mov	r5, r0
 800db62:	2301      	movs	r3, #1
 800db64:	e7d7      	b.n	800db16 <__ssvfiscanf_r+0x1ea>
 800db66:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800db68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db6c:	9341      	str	r3, [sp, #260]	@ 0x104
 800db6e:	2300      	movs	r3, #0
 800db70:	e7d1      	b.n	800db16 <__ssvfiscanf_r+0x1ea>
 800db72:	2302      	movs	r3, #2
 800db74:	e7cf      	b.n	800db16 <__ssvfiscanf_r+0x1ea>
 800db76:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800db78:	06c3      	lsls	r3, r0, #27
 800db7a:	f53f aeff 	bmi.w	800d97c <__ssvfiscanf_r+0x50>
 800db7e:	9b00      	ldr	r3, [sp, #0]
 800db80:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800db82:	1d19      	adds	r1, r3, #4
 800db84:	9100      	str	r1, [sp, #0]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	07c0      	lsls	r0, r0, #31
 800db8a:	bf4c      	ite	mi
 800db8c:	801a      	strhmi	r2, [r3, #0]
 800db8e:	601a      	strpl	r2, [r3, #0]
 800db90:	e6f4      	b.n	800d97c <__ssvfiscanf_r+0x50>
 800db92:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800db94:	4621      	mov	r1, r4
 800db96:	4630      	mov	r0, r6
 800db98:	4798      	blx	r3
 800db9a:	2800      	cmp	r0, #0
 800db9c:	d0bf      	beq.n	800db1e <__ssvfiscanf_r+0x1f2>
 800db9e:	e79f      	b.n	800dae0 <__ssvfiscanf_r+0x1b4>
 800dba0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800dba2:	3201      	adds	r2, #1
 800dba4:	9245      	str	r2, [sp, #276]	@ 0x114
 800dba6:	6862      	ldr	r2, [r4, #4]
 800dba8:	3a01      	subs	r2, #1
 800dbaa:	2a00      	cmp	r2, #0
 800dbac:	6062      	str	r2, [r4, #4]
 800dbae:	dd02      	ble.n	800dbb6 <__ssvfiscanf_r+0x28a>
 800dbb0:	3301      	adds	r3, #1
 800dbb2:	6023      	str	r3, [r4, #0]
 800dbb4:	e7b6      	b.n	800db24 <__ssvfiscanf_r+0x1f8>
 800dbb6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800dbb8:	4621      	mov	r1, r4
 800dbba:	4630      	mov	r0, r6
 800dbbc:	4798      	blx	r3
 800dbbe:	2800      	cmp	r0, #0
 800dbc0:	d0b0      	beq.n	800db24 <__ssvfiscanf_r+0x1f8>
 800dbc2:	e78d      	b.n	800dae0 <__ssvfiscanf_r+0x1b4>
 800dbc4:	2b04      	cmp	r3, #4
 800dbc6:	dc0f      	bgt.n	800dbe8 <__ssvfiscanf_r+0x2bc>
 800dbc8:	466b      	mov	r3, sp
 800dbca:	4622      	mov	r2, r4
 800dbcc:	a941      	add	r1, sp, #260	@ 0x104
 800dbce:	4630      	mov	r0, r6
 800dbd0:	f000 f87c 	bl	800dccc <_scanf_i>
 800dbd4:	e7b4      	b.n	800db40 <__ssvfiscanf_r+0x214>
 800dbd6:	bf00      	nop
 800dbd8:	0800d879 	.word	0x0800d879
 800dbdc:	0800d8f3 	.word	0x0800d8f3
 800dbe0:	0800f519 	.word	0x0800f519
 800dbe4:	0800f2fd 	.word	0x0800f2fd
 800dbe8:	4b0a      	ldr	r3, [pc, #40]	@ (800dc14 <__ssvfiscanf_r+0x2e8>)
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	f43f aec6 	beq.w	800d97c <__ssvfiscanf_r+0x50>
 800dbf0:	466b      	mov	r3, sp
 800dbf2:	4622      	mov	r2, r4
 800dbf4:	a941      	add	r1, sp, #260	@ 0x104
 800dbf6:	4630      	mov	r0, r6
 800dbf8:	f7fc ff1c 	bl	800aa34 <_scanf_float>
 800dbfc:	e7a0      	b.n	800db40 <__ssvfiscanf_r+0x214>
 800dbfe:	89a3      	ldrh	r3, [r4, #12]
 800dc00:	065b      	lsls	r3, r3, #25
 800dc02:	f53f af71 	bmi.w	800dae8 <__ssvfiscanf_r+0x1bc>
 800dc06:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800dc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc0e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800dc10:	e7f9      	b.n	800dc06 <__ssvfiscanf_r+0x2da>
 800dc12:	bf00      	nop
 800dc14:	0800aa35 	.word	0x0800aa35

0800dc18 <_scanf_chars>:
 800dc18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc1c:	4615      	mov	r5, r2
 800dc1e:	688a      	ldr	r2, [r1, #8]
 800dc20:	4680      	mov	r8, r0
 800dc22:	460c      	mov	r4, r1
 800dc24:	b932      	cbnz	r2, 800dc34 <_scanf_chars+0x1c>
 800dc26:	698a      	ldr	r2, [r1, #24]
 800dc28:	2a00      	cmp	r2, #0
 800dc2a:	bf14      	ite	ne
 800dc2c:	f04f 32ff 	movne.w	r2, #4294967295
 800dc30:	2201      	moveq	r2, #1
 800dc32:	608a      	str	r2, [r1, #8]
 800dc34:	6822      	ldr	r2, [r4, #0]
 800dc36:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800dcc8 <_scanf_chars+0xb0>
 800dc3a:	06d1      	lsls	r1, r2, #27
 800dc3c:	bf5f      	itttt	pl
 800dc3e:	681a      	ldrpl	r2, [r3, #0]
 800dc40:	1d11      	addpl	r1, r2, #4
 800dc42:	6019      	strpl	r1, [r3, #0]
 800dc44:	6816      	ldrpl	r6, [r2, #0]
 800dc46:	2700      	movs	r7, #0
 800dc48:	69a0      	ldr	r0, [r4, #24]
 800dc4a:	b188      	cbz	r0, 800dc70 <_scanf_chars+0x58>
 800dc4c:	2801      	cmp	r0, #1
 800dc4e:	d107      	bne.n	800dc60 <_scanf_chars+0x48>
 800dc50:	682b      	ldr	r3, [r5, #0]
 800dc52:	781a      	ldrb	r2, [r3, #0]
 800dc54:	6963      	ldr	r3, [r4, #20]
 800dc56:	5c9b      	ldrb	r3, [r3, r2]
 800dc58:	b953      	cbnz	r3, 800dc70 <_scanf_chars+0x58>
 800dc5a:	2f00      	cmp	r7, #0
 800dc5c:	d031      	beq.n	800dcc2 <_scanf_chars+0xaa>
 800dc5e:	e022      	b.n	800dca6 <_scanf_chars+0x8e>
 800dc60:	2802      	cmp	r0, #2
 800dc62:	d120      	bne.n	800dca6 <_scanf_chars+0x8e>
 800dc64:	682b      	ldr	r3, [r5, #0]
 800dc66:	781b      	ldrb	r3, [r3, #0]
 800dc68:	f819 3003 	ldrb.w	r3, [r9, r3]
 800dc6c:	071b      	lsls	r3, r3, #28
 800dc6e:	d41a      	bmi.n	800dca6 <_scanf_chars+0x8e>
 800dc70:	6823      	ldr	r3, [r4, #0]
 800dc72:	06da      	lsls	r2, r3, #27
 800dc74:	bf5e      	ittt	pl
 800dc76:	682b      	ldrpl	r3, [r5, #0]
 800dc78:	781b      	ldrbpl	r3, [r3, #0]
 800dc7a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800dc7e:	682a      	ldr	r2, [r5, #0]
 800dc80:	686b      	ldr	r3, [r5, #4]
 800dc82:	3201      	adds	r2, #1
 800dc84:	602a      	str	r2, [r5, #0]
 800dc86:	68a2      	ldr	r2, [r4, #8]
 800dc88:	3b01      	subs	r3, #1
 800dc8a:	3a01      	subs	r2, #1
 800dc8c:	606b      	str	r3, [r5, #4]
 800dc8e:	3701      	adds	r7, #1
 800dc90:	60a2      	str	r2, [r4, #8]
 800dc92:	b142      	cbz	r2, 800dca6 <_scanf_chars+0x8e>
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	dcd7      	bgt.n	800dc48 <_scanf_chars+0x30>
 800dc98:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dc9c:	4629      	mov	r1, r5
 800dc9e:	4640      	mov	r0, r8
 800dca0:	4798      	blx	r3
 800dca2:	2800      	cmp	r0, #0
 800dca4:	d0d0      	beq.n	800dc48 <_scanf_chars+0x30>
 800dca6:	6823      	ldr	r3, [r4, #0]
 800dca8:	f013 0310 	ands.w	r3, r3, #16
 800dcac:	d105      	bne.n	800dcba <_scanf_chars+0xa2>
 800dcae:	68e2      	ldr	r2, [r4, #12]
 800dcb0:	3201      	adds	r2, #1
 800dcb2:	60e2      	str	r2, [r4, #12]
 800dcb4:	69a2      	ldr	r2, [r4, #24]
 800dcb6:	b102      	cbz	r2, 800dcba <_scanf_chars+0xa2>
 800dcb8:	7033      	strb	r3, [r6, #0]
 800dcba:	6923      	ldr	r3, [r4, #16]
 800dcbc:	443b      	add	r3, r7
 800dcbe:	6123      	str	r3, [r4, #16]
 800dcc0:	2000      	movs	r0, #0
 800dcc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcc6:	bf00      	nop
 800dcc8:	0800f519 	.word	0x0800f519

0800dccc <_scanf_i>:
 800dccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcd0:	4698      	mov	r8, r3
 800dcd2:	4b74      	ldr	r3, [pc, #464]	@ (800dea4 <_scanf_i+0x1d8>)
 800dcd4:	460c      	mov	r4, r1
 800dcd6:	4682      	mov	sl, r0
 800dcd8:	4616      	mov	r6, r2
 800dcda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dcde:	b087      	sub	sp, #28
 800dce0:	ab03      	add	r3, sp, #12
 800dce2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800dce6:	4b70      	ldr	r3, [pc, #448]	@ (800dea8 <_scanf_i+0x1dc>)
 800dce8:	69a1      	ldr	r1, [r4, #24]
 800dcea:	4a70      	ldr	r2, [pc, #448]	@ (800deac <_scanf_i+0x1e0>)
 800dcec:	2903      	cmp	r1, #3
 800dcee:	bf08      	it	eq
 800dcf0:	461a      	moveq	r2, r3
 800dcf2:	68a3      	ldr	r3, [r4, #8]
 800dcf4:	9201      	str	r2, [sp, #4]
 800dcf6:	1e5a      	subs	r2, r3, #1
 800dcf8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800dcfc:	bf88      	it	hi
 800dcfe:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800dd02:	4627      	mov	r7, r4
 800dd04:	bf82      	ittt	hi
 800dd06:	eb03 0905 	addhi.w	r9, r3, r5
 800dd0a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800dd0e:	60a3      	strhi	r3, [r4, #8]
 800dd10:	f857 3b1c 	ldr.w	r3, [r7], #28
 800dd14:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800dd18:	bf98      	it	ls
 800dd1a:	f04f 0900 	movls.w	r9, #0
 800dd1e:	6023      	str	r3, [r4, #0]
 800dd20:	463d      	mov	r5, r7
 800dd22:	f04f 0b00 	mov.w	fp, #0
 800dd26:	6831      	ldr	r1, [r6, #0]
 800dd28:	ab03      	add	r3, sp, #12
 800dd2a:	7809      	ldrb	r1, [r1, #0]
 800dd2c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800dd30:	2202      	movs	r2, #2
 800dd32:	f7f2 fad5 	bl	80002e0 <memchr>
 800dd36:	b328      	cbz	r0, 800dd84 <_scanf_i+0xb8>
 800dd38:	f1bb 0f01 	cmp.w	fp, #1
 800dd3c:	d159      	bne.n	800ddf2 <_scanf_i+0x126>
 800dd3e:	6862      	ldr	r2, [r4, #4]
 800dd40:	b92a      	cbnz	r2, 800dd4e <_scanf_i+0x82>
 800dd42:	6822      	ldr	r2, [r4, #0]
 800dd44:	2108      	movs	r1, #8
 800dd46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dd4a:	6061      	str	r1, [r4, #4]
 800dd4c:	6022      	str	r2, [r4, #0]
 800dd4e:	6822      	ldr	r2, [r4, #0]
 800dd50:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800dd54:	6022      	str	r2, [r4, #0]
 800dd56:	68a2      	ldr	r2, [r4, #8]
 800dd58:	1e51      	subs	r1, r2, #1
 800dd5a:	60a1      	str	r1, [r4, #8]
 800dd5c:	b192      	cbz	r2, 800dd84 <_scanf_i+0xb8>
 800dd5e:	6832      	ldr	r2, [r6, #0]
 800dd60:	1c51      	adds	r1, r2, #1
 800dd62:	6031      	str	r1, [r6, #0]
 800dd64:	7812      	ldrb	r2, [r2, #0]
 800dd66:	f805 2b01 	strb.w	r2, [r5], #1
 800dd6a:	6872      	ldr	r2, [r6, #4]
 800dd6c:	3a01      	subs	r2, #1
 800dd6e:	2a00      	cmp	r2, #0
 800dd70:	6072      	str	r2, [r6, #4]
 800dd72:	dc07      	bgt.n	800dd84 <_scanf_i+0xb8>
 800dd74:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800dd78:	4631      	mov	r1, r6
 800dd7a:	4650      	mov	r0, sl
 800dd7c:	4790      	blx	r2
 800dd7e:	2800      	cmp	r0, #0
 800dd80:	f040 8085 	bne.w	800de8e <_scanf_i+0x1c2>
 800dd84:	f10b 0b01 	add.w	fp, fp, #1
 800dd88:	f1bb 0f03 	cmp.w	fp, #3
 800dd8c:	d1cb      	bne.n	800dd26 <_scanf_i+0x5a>
 800dd8e:	6863      	ldr	r3, [r4, #4]
 800dd90:	b90b      	cbnz	r3, 800dd96 <_scanf_i+0xca>
 800dd92:	230a      	movs	r3, #10
 800dd94:	6063      	str	r3, [r4, #4]
 800dd96:	6863      	ldr	r3, [r4, #4]
 800dd98:	4945      	ldr	r1, [pc, #276]	@ (800deb0 <_scanf_i+0x1e4>)
 800dd9a:	6960      	ldr	r0, [r4, #20]
 800dd9c:	1ac9      	subs	r1, r1, r3
 800dd9e:	f000 f935 	bl	800e00c <__sccl>
 800dda2:	f04f 0b00 	mov.w	fp, #0
 800dda6:	68a3      	ldr	r3, [r4, #8]
 800dda8:	6822      	ldr	r2, [r4, #0]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d03d      	beq.n	800de2a <_scanf_i+0x15e>
 800ddae:	6831      	ldr	r1, [r6, #0]
 800ddb0:	6960      	ldr	r0, [r4, #20]
 800ddb2:	f891 c000 	ldrb.w	ip, [r1]
 800ddb6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ddba:	2800      	cmp	r0, #0
 800ddbc:	d035      	beq.n	800de2a <_scanf_i+0x15e>
 800ddbe:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ddc2:	d124      	bne.n	800de0e <_scanf_i+0x142>
 800ddc4:	0510      	lsls	r0, r2, #20
 800ddc6:	d522      	bpl.n	800de0e <_scanf_i+0x142>
 800ddc8:	f10b 0b01 	add.w	fp, fp, #1
 800ddcc:	f1b9 0f00 	cmp.w	r9, #0
 800ddd0:	d003      	beq.n	800ddda <_scanf_i+0x10e>
 800ddd2:	3301      	adds	r3, #1
 800ddd4:	f109 39ff 	add.w	r9, r9, #4294967295
 800ddd8:	60a3      	str	r3, [r4, #8]
 800ddda:	6873      	ldr	r3, [r6, #4]
 800dddc:	3b01      	subs	r3, #1
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	6073      	str	r3, [r6, #4]
 800dde2:	dd1b      	ble.n	800de1c <_scanf_i+0x150>
 800dde4:	6833      	ldr	r3, [r6, #0]
 800dde6:	3301      	adds	r3, #1
 800dde8:	6033      	str	r3, [r6, #0]
 800ddea:	68a3      	ldr	r3, [r4, #8]
 800ddec:	3b01      	subs	r3, #1
 800ddee:	60a3      	str	r3, [r4, #8]
 800ddf0:	e7d9      	b.n	800dda6 <_scanf_i+0xda>
 800ddf2:	f1bb 0f02 	cmp.w	fp, #2
 800ddf6:	d1ae      	bne.n	800dd56 <_scanf_i+0x8a>
 800ddf8:	6822      	ldr	r2, [r4, #0]
 800ddfa:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ddfe:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800de02:	d1c4      	bne.n	800dd8e <_scanf_i+0xc2>
 800de04:	2110      	movs	r1, #16
 800de06:	6061      	str	r1, [r4, #4]
 800de08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800de0c:	e7a2      	b.n	800dd54 <_scanf_i+0x88>
 800de0e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800de12:	6022      	str	r2, [r4, #0]
 800de14:	780b      	ldrb	r3, [r1, #0]
 800de16:	f805 3b01 	strb.w	r3, [r5], #1
 800de1a:	e7de      	b.n	800ddda <_scanf_i+0x10e>
 800de1c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800de20:	4631      	mov	r1, r6
 800de22:	4650      	mov	r0, sl
 800de24:	4798      	blx	r3
 800de26:	2800      	cmp	r0, #0
 800de28:	d0df      	beq.n	800ddea <_scanf_i+0x11e>
 800de2a:	6823      	ldr	r3, [r4, #0]
 800de2c:	05d9      	lsls	r1, r3, #23
 800de2e:	d50d      	bpl.n	800de4c <_scanf_i+0x180>
 800de30:	42bd      	cmp	r5, r7
 800de32:	d909      	bls.n	800de48 <_scanf_i+0x17c>
 800de34:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800de38:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800de3c:	4632      	mov	r2, r6
 800de3e:	4650      	mov	r0, sl
 800de40:	4798      	blx	r3
 800de42:	f105 39ff 	add.w	r9, r5, #4294967295
 800de46:	464d      	mov	r5, r9
 800de48:	42bd      	cmp	r5, r7
 800de4a:	d028      	beq.n	800de9e <_scanf_i+0x1d2>
 800de4c:	6822      	ldr	r2, [r4, #0]
 800de4e:	f012 0210 	ands.w	r2, r2, #16
 800de52:	d113      	bne.n	800de7c <_scanf_i+0x1b0>
 800de54:	702a      	strb	r2, [r5, #0]
 800de56:	6863      	ldr	r3, [r4, #4]
 800de58:	9e01      	ldr	r6, [sp, #4]
 800de5a:	4639      	mov	r1, r7
 800de5c:	4650      	mov	r0, sl
 800de5e:	47b0      	blx	r6
 800de60:	f8d8 3000 	ldr.w	r3, [r8]
 800de64:	6821      	ldr	r1, [r4, #0]
 800de66:	1d1a      	adds	r2, r3, #4
 800de68:	f8c8 2000 	str.w	r2, [r8]
 800de6c:	f011 0f20 	tst.w	r1, #32
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	d00f      	beq.n	800de94 <_scanf_i+0x1c8>
 800de74:	6018      	str	r0, [r3, #0]
 800de76:	68e3      	ldr	r3, [r4, #12]
 800de78:	3301      	adds	r3, #1
 800de7a:	60e3      	str	r3, [r4, #12]
 800de7c:	6923      	ldr	r3, [r4, #16]
 800de7e:	1bed      	subs	r5, r5, r7
 800de80:	445d      	add	r5, fp
 800de82:	442b      	add	r3, r5
 800de84:	6123      	str	r3, [r4, #16]
 800de86:	2000      	movs	r0, #0
 800de88:	b007      	add	sp, #28
 800de8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de8e:	f04f 0b00 	mov.w	fp, #0
 800de92:	e7ca      	b.n	800de2a <_scanf_i+0x15e>
 800de94:	07ca      	lsls	r2, r1, #31
 800de96:	bf4c      	ite	mi
 800de98:	8018      	strhmi	r0, [r3, #0]
 800de9a:	6018      	strpl	r0, [r3, #0]
 800de9c:	e7eb      	b.n	800de76 <_scanf_i+0x1aa>
 800de9e:	2001      	movs	r0, #1
 800dea0:	e7f2      	b.n	800de88 <_scanf_i+0x1bc>
 800dea2:	bf00      	nop
 800dea4:	0800f18c 	.word	0x0800f18c
 800dea8:	0800d5c5 	.word	0x0800d5c5
 800deac:	0800e9cd 	.word	0x0800e9cd
 800deb0:	0800f318 	.word	0x0800f318

0800deb4 <__sflush_r>:
 800deb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800deb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800debc:	0716      	lsls	r6, r2, #28
 800debe:	4605      	mov	r5, r0
 800dec0:	460c      	mov	r4, r1
 800dec2:	d454      	bmi.n	800df6e <__sflush_r+0xba>
 800dec4:	684b      	ldr	r3, [r1, #4]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	dc02      	bgt.n	800ded0 <__sflush_r+0x1c>
 800deca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800decc:	2b00      	cmp	r3, #0
 800dece:	dd48      	ble.n	800df62 <__sflush_r+0xae>
 800ded0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ded2:	2e00      	cmp	r6, #0
 800ded4:	d045      	beq.n	800df62 <__sflush_r+0xae>
 800ded6:	2300      	movs	r3, #0
 800ded8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dedc:	682f      	ldr	r7, [r5, #0]
 800dede:	6a21      	ldr	r1, [r4, #32]
 800dee0:	602b      	str	r3, [r5, #0]
 800dee2:	d030      	beq.n	800df46 <__sflush_r+0x92>
 800dee4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dee6:	89a3      	ldrh	r3, [r4, #12]
 800dee8:	0759      	lsls	r1, r3, #29
 800deea:	d505      	bpl.n	800def8 <__sflush_r+0x44>
 800deec:	6863      	ldr	r3, [r4, #4]
 800deee:	1ad2      	subs	r2, r2, r3
 800def0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800def2:	b10b      	cbz	r3, 800def8 <__sflush_r+0x44>
 800def4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800def6:	1ad2      	subs	r2, r2, r3
 800def8:	2300      	movs	r3, #0
 800defa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800defc:	6a21      	ldr	r1, [r4, #32]
 800defe:	4628      	mov	r0, r5
 800df00:	47b0      	blx	r6
 800df02:	1c43      	adds	r3, r0, #1
 800df04:	89a3      	ldrh	r3, [r4, #12]
 800df06:	d106      	bne.n	800df16 <__sflush_r+0x62>
 800df08:	6829      	ldr	r1, [r5, #0]
 800df0a:	291d      	cmp	r1, #29
 800df0c:	d82b      	bhi.n	800df66 <__sflush_r+0xb2>
 800df0e:	4a2a      	ldr	r2, [pc, #168]	@ (800dfb8 <__sflush_r+0x104>)
 800df10:	40ca      	lsrs	r2, r1
 800df12:	07d6      	lsls	r6, r2, #31
 800df14:	d527      	bpl.n	800df66 <__sflush_r+0xb2>
 800df16:	2200      	movs	r2, #0
 800df18:	6062      	str	r2, [r4, #4]
 800df1a:	04d9      	lsls	r1, r3, #19
 800df1c:	6922      	ldr	r2, [r4, #16]
 800df1e:	6022      	str	r2, [r4, #0]
 800df20:	d504      	bpl.n	800df2c <__sflush_r+0x78>
 800df22:	1c42      	adds	r2, r0, #1
 800df24:	d101      	bne.n	800df2a <__sflush_r+0x76>
 800df26:	682b      	ldr	r3, [r5, #0]
 800df28:	b903      	cbnz	r3, 800df2c <__sflush_r+0x78>
 800df2a:	6560      	str	r0, [r4, #84]	@ 0x54
 800df2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800df2e:	602f      	str	r7, [r5, #0]
 800df30:	b1b9      	cbz	r1, 800df62 <__sflush_r+0xae>
 800df32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800df36:	4299      	cmp	r1, r3
 800df38:	d002      	beq.n	800df40 <__sflush_r+0x8c>
 800df3a:	4628      	mov	r0, r5
 800df3c:	f7fd ff66 	bl	800be0c <_free_r>
 800df40:	2300      	movs	r3, #0
 800df42:	6363      	str	r3, [r4, #52]	@ 0x34
 800df44:	e00d      	b.n	800df62 <__sflush_r+0xae>
 800df46:	2301      	movs	r3, #1
 800df48:	4628      	mov	r0, r5
 800df4a:	47b0      	blx	r6
 800df4c:	4602      	mov	r2, r0
 800df4e:	1c50      	adds	r0, r2, #1
 800df50:	d1c9      	bne.n	800dee6 <__sflush_r+0x32>
 800df52:	682b      	ldr	r3, [r5, #0]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d0c6      	beq.n	800dee6 <__sflush_r+0x32>
 800df58:	2b1d      	cmp	r3, #29
 800df5a:	d001      	beq.n	800df60 <__sflush_r+0xac>
 800df5c:	2b16      	cmp	r3, #22
 800df5e:	d11e      	bne.n	800df9e <__sflush_r+0xea>
 800df60:	602f      	str	r7, [r5, #0]
 800df62:	2000      	movs	r0, #0
 800df64:	e022      	b.n	800dfac <__sflush_r+0xf8>
 800df66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df6a:	b21b      	sxth	r3, r3
 800df6c:	e01b      	b.n	800dfa6 <__sflush_r+0xf2>
 800df6e:	690f      	ldr	r7, [r1, #16]
 800df70:	2f00      	cmp	r7, #0
 800df72:	d0f6      	beq.n	800df62 <__sflush_r+0xae>
 800df74:	0793      	lsls	r3, r2, #30
 800df76:	680e      	ldr	r6, [r1, #0]
 800df78:	bf08      	it	eq
 800df7a:	694b      	ldreq	r3, [r1, #20]
 800df7c:	600f      	str	r7, [r1, #0]
 800df7e:	bf18      	it	ne
 800df80:	2300      	movne	r3, #0
 800df82:	eba6 0807 	sub.w	r8, r6, r7
 800df86:	608b      	str	r3, [r1, #8]
 800df88:	f1b8 0f00 	cmp.w	r8, #0
 800df8c:	dde9      	ble.n	800df62 <__sflush_r+0xae>
 800df8e:	6a21      	ldr	r1, [r4, #32]
 800df90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800df92:	4643      	mov	r3, r8
 800df94:	463a      	mov	r2, r7
 800df96:	4628      	mov	r0, r5
 800df98:	47b0      	blx	r6
 800df9a:	2800      	cmp	r0, #0
 800df9c:	dc08      	bgt.n	800dfb0 <__sflush_r+0xfc>
 800df9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dfa6:	81a3      	strh	r3, [r4, #12]
 800dfa8:	f04f 30ff 	mov.w	r0, #4294967295
 800dfac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfb0:	4407      	add	r7, r0
 800dfb2:	eba8 0800 	sub.w	r8, r8, r0
 800dfb6:	e7e7      	b.n	800df88 <__sflush_r+0xd4>
 800dfb8:	20400001 	.word	0x20400001

0800dfbc <_fflush_r>:
 800dfbc:	b538      	push	{r3, r4, r5, lr}
 800dfbe:	690b      	ldr	r3, [r1, #16]
 800dfc0:	4605      	mov	r5, r0
 800dfc2:	460c      	mov	r4, r1
 800dfc4:	b913      	cbnz	r3, 800dfcc <_fflush_r+0x10>
 800dfc6:	2500      	movs	r5, #0
 800dfc8:	4628      	mov	r0, r5
 800dfca:	bd38      	pop	{r3, r4, r5, pc}
 800dfcc:	b118      	cbz	r0, 800dfd6 <_fflush_r+0x1a>
 800dfce:	6a03      	ldr	r3, [r0, #32]
 800dfd0:	b90b      	cbnz	r3, 800dfd6 <_fflush_r+0x1a>
 800dfd2:	f7fc ffc1 	bl	800af58 <__sinit>
 800dfd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d0f3      	beq.n	800dfc6 <_fflush_r+0xa>
 800dfde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dfe0:	07d0      	lsls	r0, r2, #31
 800dfe2:	d404      	bmi.n	800dfee <_fflush_r+0x32>
 800dfe4:	0599      	lsls	r1, r3, #22
 800dfe6:	d402      	bmi.n	800dfee <_fflush_r+0x32>
 800dfe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dfea:	f7fd f912 	bl	800b212 <__retarget_lock_acquire_recursive>
 800dfee:	4628      	mov	r0, r5
 800dff0:	4621      	mov	r1, r4
 800dff2:	f7ff ff5f 	bl	800deb4 <__sflush_r>
 800dff6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dff8:	07da      	lsls	r2, r3, #31
 800dffa:	4605      	mov	r5, r0
 800dffc:	d4e4      	bmi.n	800dfc8 <_fflush_r+0xc>
 800dffe:	89a3      	ldrh	r3, [r4, #12]
 800e000:	059b      	lsls	r3, r3, #22
 800e002:	d4e1      	bmi.n	800dfc8 <_fflush_r+0xc>
 800e004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e006:	f7fd f905 	bl	800b214 <__retarget_lock_release_recursive>
 800e00a:	e7dd      	b.n	800dfc8 <_fflush_r+0xc>

0800e00c <__sccl>:
 800e00c:	b570      	push	{r4, r5, r6, lr}
 800e00e:	780b      	ldrb	r3, [r1, #0]
 800e010:	4604      	mov	r4, r0
 800e012:	2b5e      	cmp	r3, #94	@ 0x5e
 800e014:	bf0b      	itete	eq
 800e016:	784b      	ldrbeq	r3, [r1, #1]
 800e018:	1c4a      	addne	r2, r1, #1
 800e01a:	1c8a      	addeq	r2, r1, #2
 800e01c:	2100      	movne	r1, #0
 800e01e:	bf08      	it	eq
 800e020:	2101      	moveq	r1, #1
 800e022:	3801      	subs	r0, #1
 800e024:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800e028:	f800 1f01 	strb.w	r1, [r0, #1]!
 800e02c:	42a8      	cmp	r0, r5
 800e02e:	d1fb      	bne.n	800e028 <__sccl+0x1c>
 800e030:	b90b      	cbnz	r3, 800e036 <__sccl+0x2a>
 800e032:	1e50      	subs	r0, r2, #1
 800e034:	bd70      	pop	{r4, r5, r6, pc}
 800e036:	f081 0101 	eor.w	r1, r1, #1
 800e03a:	54e1      	strb	r1, [r4, r3]
 800e03c:	4610      	mov	r0, r2
 800e03e:	4602      	mov	r2, r0
 800e040:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e044:	2d2d      	cmp	r5, #45	@ 0x2d
 800e046:	d005      	beq.n	800e054 <__sccl+0x48>
 800e048:	2d5d      	cmp	r5, #93	@ 0x5d
 800e04a:	d016      	beq.n	800e07a <__sccl+0x6e>
 800e04c:	2d00      	cmp	r5, #0
 800e04e:	d0f1      	beq.n	800e034 <__sccl+0x28>
 800e050:	462b      	mov	r3, r5
 800e052:	e7f2      	b.n	800e03a <__sccl+0x2e>
 800e054:	7846      	ldrb	r6, [r0, #1]
 800e056:	2e5d      	cmp	r6, #93	@ 0x5d
 800e058:	d0fa      	beq.n	800e050 <__sccl+0x44>
 800e05a:	42b3      	cmp	r3, r6
 800e05c:	dcf8      	bgt.n	800e050 <__sccl+0x44>
 800e05e:	3002      	adds	r0, #2
 800e060:	461a      	mov	r2, r3
 800e062:	3201      	adds	r2, #1
 800e064:	4296      	cmp	r6, r2
 800e066:	54a1      	strb	r1, [r4, r2]
 800e068:	dcfb      	bgt.n	800e062 <__sccl+0x56>
 800e06a:	1af2      	subs	r2, r6, r3
 800e06c:	3a01      	subs	r2, #1
 800e06e:	1c5d      	adds	r5, r3, #1
 800e070:	42b3      	cmp	r3, r6
 800e072:	bfa8      	it	ge
 800e074:	2200      	movge	r2, #0
 800e076:	18ab      	adds	r3, r5, r2
 800e078:	e7e1      	b.n	800e03e <__sccl+0x32>
 800e07a:	4610      	mov	r0, r2
 800e07c:	e7da      	b.n	800e034 <__sccl+0x28>

0800e07e <__submore>:
 800e07e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e082:	460c      	mov	r4, r1
 800e084:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e086:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e08a:	4299      	cmp	r1, r3
 800e08c:	d11d      	bne.n	800e0ca <__submore+0x4c>
 800e08e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e092:	f7fd ff2f 	bl	800bef4 <_malloc_r>
 800e096:	b918      	cbnz	r0, 800e0a0 <__submore+0x22>
 800e098:	f04f 30ff 	mov.w	r0, #4294967295
 800e09c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e0a4:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e0a6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800e0aa:	6360      	str	r0, [r4, #52]	@ 0x34
 800e0ac:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800e0b0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800e0b4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800e0b8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800e0bc:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800e0c0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800e0c4:	6020      	str	r0, [r4, #0]
 800e0c6:	2000      	movs	r0, #0
 800e0c8:	e7e8      	b.n	800e09c <__submore+0x1e>
 800e0ca:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800e0cc:	0077      	lsls	r7, r6, #1
 800e0ce:	463a      	mov	r2, r7
 800e0d0:	f000 fbdf 	bl	800e892 <_realloc_r>
 800e0d4:	4605      	mov	r5, r0
 800e0d6:	2800      	cmp	r0, #0
 800e0d8:	d0de      	beq.n	800e098 <__submore+0x1a>
 800e0da:	eb00 0806 	add.w	r8, r0, r6
 800e0de:	4601      	mov	r1, r0
 800e0e0:	4632      	mov	r2, r6
 800e0e2:	4640      	mov	r0, r8
 800e0e4:	f7fd f897 	bl	800b216 <memcpy>
 800e0e8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800e0ec:	f8c4 8000 	str.w	r8, [r4]
 800e0f0:	e7e9      	b.n	800e0c6 <__submore+0x48>

0800e0f2 <memmove>:
 800e0f2:	4288      	cmp	r0, r1
 800e0f4:	b510      	push	{r4, lr}
 800e0f6:	eb01 0402 	add.w	r4, r1, r2
 800e0fa:	d902      	bls.n	800e102 <memmove+0x10>
 800e0fc:	4284      	cmp	r4, r0
 800e0fe:	4623      	mov	r3, r4
 800e100:	d807      	bhi.n	800e112 <memmove+0x20>
 800e102:	1e43      	subs	r3, r0, #1
 800e104:	42a1      	cmp	r1, r4
 800e106:	d008      	beq.n	800e11a <memmove+0x28>
 800e108:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e10c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e110:	e7f8      	b.n	800e104 <memmove+0x12>
 800e112:	4402      	add	r2, r0
 800e114:	4601      	mov	r1, r0
 800e116:	428a      	cmp	r2, r1
 800e118:	d100      	bne.n	800e11c <memmove+0x2a>
 800e11a:	bd10      	pop	{r4, pc}
 800e11c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e120:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e124:	e7f7      	b.n	800e116 <memmove+0x24>

0800e126 <strchr>:
 800e126:	b2c9      	uxtb	r1, r1
 800e128:	4603      	mov	r3, r0
 800e12a:	4618      	mov	r0, r3
 800e12c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e130:	b112      	cbz	r2, 800e138 <strchr+0x12>
 800e132:	428a      	cmp	r2, r1
 800e134:	d1f9      	bne.n	800e12a <strchr+0x4>
 800e136:	4770      	bx	lr
 800e138:	2900      	cmp	r1, #0
 800e13a:	bf18      	it	ne
 800e13c:	2000      	movne	r0, #0
 800e13e:	4770      	bx	lr

0800e140 <strncmp>:
 800e140:	b510      	push	{r4, lr}
 800e142:	b16a      	cbz	r2, 800e160 <strncmp+0x20>
 800e144:	3901      	subs	r1, #1
 800e146:	1884      	adds	r4, r0, r2
 800e148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e14c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e150:	429a      	cmp	r2, r3
 800e152:	d103      	bne.n	800e15c <strncmp+0x1c>
 800e154:	42a0      	cmp	r0, r4
 800e156:	d001      	beq.n	800e15c <strncmp+0x1c>
 800e158:	2a00      	cmp	r2, #0
 800e15a:	d1f5      	bne.n	800e148 <strncmp+0x8>
 800e15c:	1ad0      	subs	r0, r2, r3
 800e15e:	bd10      	pop	{r4, pc}
 800e160:	4610      	mov	r0, r2
 800e162:	e7fc      	b.n	800e15e <strncmp+0x1e>

0800e164 <_sbrk_r>:
 800e164:	b538      	push	{r3, r4, r5, lr}
 800e166:	4d06      	ldr	r5, [pc, #24]	@ (800e180 <_sbrk_r+0x1c>)
 800e168:	2300      	movs	r3, #0
 800e16a:	4604      	mov	r4, r0
 800e16c:	4608      	mov	r0, r1
 800e16e:	602b      	str	r3, [r5, #0]
 800e170:	f7f3 fc76 	bl	8001a60 <_sbrk>
 800e174:	1c43      	adds	r3, r0, #1
 800e176:	d102      	bne.n	800e17e <_sbrk_r+0x1a>
 800e178:	682b      	ldr	r3, [r5, #0]
 800e17a:	b103      	cbz	r3, 800e17e <_sbrk_r+0x1a>
 800e17c:	6023      	str	r3, [r4, #0]
 800e17e:	bd38      	pop	{r3, r4, r5, pc}
 800e180:	2400068c 	.word	0x2400068c
 800e184:	00000000 	.word	0x00000000

0800e188 <nan>:
 800e188:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e190 <nan+0x8>
 800e18c:	4770      	bx	lr
 800e18e:	bf00      	nop
 800e190:	00000000 	.word	0x00000000
 800e194:	7ff80000 	.word	0x7ff80000

0800e198 <__assert_func>:
 800e198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e19a:	4614      	mov	r4, r2
 800e19c:	461a      	mov	r2, r3
 800e19e:	4b09      	ldr	r3, [pc, #36]	@ (800e1c4 <__assert_func+0x2c>)
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	4605      	mov	r5, r0
 800e1a4:	68d8      	ldr	r0, [r3, #12]
 800e1a6:	b14c      	cbz	r4, 800e1bc <__assert_func+0x24>
 800e1a8:	4b07      	ldr	r3, [pc, #28]	@ (800e1c8 <__assert_func+0x30>)
 800e1aa:	9100      	str	r1, [sp, #0]
 800e1ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e1b0:	4906      	ldr	r1, [pc, #24]	@ (800e1cc <__assert_func+0x34>)
 800e1b2:	462b      	mov	r3, r5
 800e1b4:	f000 fc1a 	bl	800e9ec <fiprintf>
 800e1b8:	f000 fc2a 	bl	800ea10 <abort>
 800e1bc:	4b04      	ldr	r3, [pc, #16]	@ (800e1d0 <__assert_func+0x38>)
 800e1be:	461c      	mov	r4, r3
 800e1c0:	e7f3      	b.n	800e1aa <__assert_func+0x12>
 800e1c2:	bf00      	nop
 800e1c4:	2400004c 	.word	0x2400004c
 800e1c8:	0800f32b 	.word	0x0800f32b
 800e1cc:	0800f338 	.word	0x0800f338
 800e1d0:	0800f366 	.word	0x0800f366

0800e1d4 <_calloc_r>:
 800e1d4:	b570      	push	{r4, r5, r6, lr}
 800e1d6:	fba1 5402 	umull	r5, r4, r1, r2
 800e1da:	b934      	cbnz	r4, 800e1ea <_calloc_r+0x16>
 800e1dc:	4629      	mov	r1, r5
 800e1de:	f7fd fe89 	bl	800bef4 <_malloc_r>
 800e1e2:	4606      	mov	r6, r0
 800e1e4:	b928      	cbnz	r0, 800e1f2 <_calloc_r+0x1e>
 800e1e6:	4630      	mov	r0, r6
 800e1e8:	bd70      	pop	{r4, r5, r6, pc}
 800e1ea:	220c      	movs	r2, #12
 800e1ec:	6002      	str	r2, [r0, #0]
 800e1ee:	2600      	movs	r6, #0
 800e1f0:	e7f9      	b.n	800e1e6 <_calloc_r+0x12>
 800e1f2:	462a      	mov	r2, r5
 800e1f4:	4621      	mov	r1, r4
 800e1f6:	f7fc ff78 	bl	800b0ea <memset>
 800e1fa:	e7f4      	b.n	800e1e6 <_calloc_r+0x12>

0800e1fc <rshift>:
 800e1fc:	6903      	ldr	r3, [r0, #16]
 800e1fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e202:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e206:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e20a:	f100 0414 	add.w	r4, r0, #20
 800e20e:	dd45      	ble.n	800e29c <rshift+0xa0>
 800e210:	f011 011f 	ands.w	r1, r1, #31
 800e214:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e218:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e21c:	d10c      	bne.n	800e238 <rshift+0x3c>
 800e21e:	f100 0710 	add.w	r7, r0, #16
 800e222:	4629      	mov	r1, r5
 800e224:	42b1      	cmp	r1, r6
 800e226:	d334      	bcc.n	800e292 <rshift+0x96>
 800e228:	1a9b      	subs	r3, r3, r2
 800e22a:	009b      	lsls	r3, r3, #2
 800e22c:	1eea      	subs	r2, r5, #3
 800e22e:	4296      	cmp	r6, r2
 800e230:	bf38      	it	cc
 800e232:	2300      	movcc	r3, #0
 800e234:	4423      	add	r3, r4
 800e236:	e015      	b.n	800e264 <rshift+0x68>
 800e238:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e23c:	f1c1 0820 	rsb	r8, r1, #32
 800e240:	40cf      	lsrs	r7, r1
 800e242:	f105 0e04 	add.w	lr, r5, #4
 800e246:	46a1      	mov	r9, r4
 800e248:	4576      	cmp	r6, lr
 800e24a:	46f4      	mov	ip, lr
 800e24c:	d815      	bhi.n	800e27a <rshift+0x7e>
 800e24e:	1a9a      	subs	r2, r3, r2
 800e250:	0092      	lsls	r2, r2, #2
 800e252:	3a04      	subs	r2, #4
 800e254:	3501      	adds	r5, #1
 800e256:	42ae      	cmp	r6, r5
 800e258:	bf38      	it	cc
 800e25a:	2200      	movcc	r2, #0
 800e25c:	18a3      	adds	r3, r4, r2
 800e25e:	50a7      	str	r7, [r4, r2]
 800e260:	b107      	cbz	r7, 800e264 <rshift+0x68>
 800e262:	3304      	adds	r3, #4
 800e264:	1b1a      	subs	r2, r3, r4
 800e266:	42a3      	cmp	r3, r4
 800e268:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e26c:	bf08      	it	eq
 800e26e:	2300      	moveq	r3, #0
 800e270:	6102      	str	r2, [r0, #16]
 800e272:	bf08      	it	eq
 800e274:	6143      	streq	r3, [r0, #20]
 800e276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e27a:	f8dc c000 	ldr.w	ip, [ip]
 800e27e:	fa0c fc08 	lsl.w	ip, ip, r8
 800e282:	ea4c 0707 	orr.w	r7, ip, r7
 800e286:	f849 7b04 	str.w	r7, [r9], #4
 800e28a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e28e:	40cf      	lsrs	r7, r1
 800e290:	e7da      	b.n	800e248 <rshift+0x4c>
 800e292:	f851 cb04 	ldr.w	ip, [r1], #4
 800e296:	f847 cf04 	str.w	ip, [r7, #4]!
 800e29a:	e7c3      	b.n	800e224 <rshift+0x28>
 800e29c:	4623      	mov	r3, r4
 800e29e:	e7e1      	b.n	800e264 <rshift+0x68>

0800e2a0 <__hexdig_fun>:
 800e2a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e2a4:	2b09      	cmp	r3, #9
 800e2a6:	d802      	bhi.n	800e2ae <__hexdig_fun+0xe>
 800e2a8:	3820      	subs	r0, #32
 800e2aa:	b2c0      	uxtb	r0, r0
 800e2ac:	4770      	bx	lr
 800e2ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e2b2:	2b05      	cmp	r3, #5
 800e2b4:	d801      	bhi.n	800e2ba <__hexdig_fun+0x1a>
 800e2b6:	3847      	subs	r0, #71	@ 0x47
 800e2b8:	e7f7      	b.n	800e2aa <__hexdig_fun+0xa>
 800e2ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e2be:	2b05      	cmp	r3, #5
 800e2c0:	d801      	bhi.n	800e2c6 <__hexdig_fun+0x26>
 800e2c2:	3827      	subs	r0, #39	@ 0x27
 800e2c4:	e7f1      	b.n	800e2aa <__hexdig_fun+0xa>
 800e2c6:	2000      	movs	r0, #0
 800e2c8:	4770      	bx	lr
	...

0800e2cc <__gethex>:
 800e2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2d0:	b085      	sub	sp, #20
 800e2d2:	468a      	mov	sl, r1
 800e2d4:	9302      	str	r3, [sp, #8]
 800e2d6:	680b      	ldr	r3, [r1, #0]
 800e2d8:	9001      	str	r0, [sp, #4]
 800e2da:	4690      	mov	r8, r2
 800e2dc:	1c9c      	adds	r4, r3, #2
 800e2de:	46a1      	mov	r9, r4
 800e2e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e2e4:	2830      	cmp	r0, #48	@ 0x30
 800e2e6:	d0fa      	beq.n	800e2de <__gethex+0x12>
 800e2e8:	eba9 0303 	sub.w	r3, r9, r3
 800e2ec:	f1a3 0b02 	sub.w	fp, r3, #2
 800e2f0:	f7ff ffd6 	bl	800e2a0 <__hexdig_fun>
 800e2f4:	4605      	mov	r5, r0
 800e2f6:	2800      	cmp	r0, #0
 800e2f8:	d168      	bne.n	800e3cc <__gethex+0x100>
 800e2fa:	49a0      	ldr	r1, [pc, #640]	@ (800e57c <__gethex+0x2b0>)
 800e2fc:	2201      	movs	r2, #1
 800e2fe:	4648      	mov	r0, r9
 800e300:	f7ff ff1e 	bl	800e140 <strncmp>
 800e304:	4607      	mov	r7, r0
 800e306:	2800      	cmp	r0, #0
 800e308:	d167      	bne.n	800e3da <__gethex+0x10e>
 800e30a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e30e:	4626      	mov	r6, r4
 800e310:	f7ff ffc6 	bl	800e2a0 <__hexdig_fun>
 800e314:	2800      	cmp	r0, #0
 800e316:	d062      	beq.n	800e3de <__gethex+0x112>
 800e318:	4623      	mov	r3, r4
 800e31a:	7818      	ldrb	r0, [r3, #0]
 800e31c:	2830      	cmp	r0, #48	@ 0x30
 800e31e:	4699      	mov	r9, r3
 800e320:	f103 0301 	add.w	r3, r3, #1
 800e324:	d0f9      	beq.n	800e31a <__gethex+0x4e>
 800e326:	f7ff ffbb 	bl	800e2a0 <__hexdig_fun>
 800e32a:	fab0 f580 	clz	r5, r0
 800e32e:	096d      	lsrs	r5, r5, #5
 800e330:	f04f 0b01 	mov.w	fp, #1
 800e334:	464a      	mov	r2, r9
 800e336:	4616      	mov	r6, r2
 800e338:	3201      	adds	r2, #1
 800e33a:	7830      	ldrb	r0, [r6, #0]
 800e33c:	f7ff ffb0 	bl	800e2a0 <__hexdig_fun>
 800e340:	2800      	cmp	r0, #0
 800e342:	d1f8      	bne.n	800e336 <__gethex+0x6a>
 800e344:	498d      	ldr	r1, [pc, #564]	@ (800e57c <__gethex+0x2b0>)
 800e346:	2201      	movs	r2, #1
 800e348:	4630      	mov	r0, r6
 800e34a:	f7ff fef9 	bl	800e140 <strncmp>
 800e34e:	2800      	cmp	r0, #0
 800e350:	d13f      	bne.n	800e3d2 <__gethex+0x106>
 800e352:	b944      	cbnz	r4, 800e366 <__gethex+0x9a>
 800e354:	1c74      	adds	r4, r6, #1
 800e356:	4622      	mov	r2, r4
 800e358:	4616      	mov	r6, r2
 800e35a:	3201      	adds	r2, #1
 800e35c:	7830      	ldrb	r0, [r6, #0]
 800e35e:	f7ff ff9f 	bl	800e2a0 <__hexdig_fun>
 800e362:	2800      	cmp	r0, #0
 800e364:	d1f8      	bne.n	800e358 <__gethex+0x8c>
 800e366:	1ba4      	subs	r4, r4, r6
 800e368:	00a7      	lsls	r7, r4, #2
 800e36a:	7833      	ldrb	r3, [r6, #0]
 800e36c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e370:	2b50      	cmp	r3, #80	@ 0x50
 800e372:	d13e      	bne.n	800e3f2 <__gethex+0x126>
 800e374:	7873      	ldrb	r3, [r6, #1]
 800e376:	2b2b      	cmp	r3, #43	@ 0x2b
 800e378:	d033      	beq.n	800e3e2 <__gethex+0x116>
 800e37a:	2b2d      	cmp	r3, #45	@ 0x2d
 800e37c:	d034      	beq.n	800e3e8 <__gethex+0x11c>
 800e37e:	1c71      	adds	r1, r6, #1
 800e380:	2400      	movs	r4, #0
 800e382:	7808      	ldrb	r0, [r1, #0]
 800e384:	f7ff ff8c 	bl	800e2a0 <__hexdig_fun>
 800e388:	1e43      	subs	r3, r0, #1
 800e38a:	b2db      	uxtb	r3, r3
 800e38c:	2b18      	cmp	r3, #24
 800e38e:	d830      	bhi.n	800e3f2 <__gethex+0x126>
 800e390:	f1a0 0210 	sub.w	r2, r0, #16
 800e394:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e398:	f7ff ff82 	bl	800e2a0 <__hexdig_fun>
 800e39c:	f100 3cff 	add.w	ip, r0, #4294967295
 800e3a0:	fa5f fc8c 	uxtb.w	ip, ip
 800e3a4:	f1bc 0f18 	cmp.w	ip, #24
 800e3a8:	f04f 030a 	mov.w	r3, #10
 800e3ac:	d91e      	bls.n	800e3ec <__gethex+0x120>
 800e3ae:	b104      	cbz	r4, 800e3b2 <__gethex+0xe6>
 800e3b0:	4252      	negs	r2, r2
 800e3b2:	4417      	add	r7, r2
 800e3b4:	f8ca 1000 	str.w	r1, [sl]
 800e3b8:	b1ed      	cbz	r5, 800e3f6 <__gethex+0x12a>
 800e3ba:	f1bb 0f00 	cmp.w	fp, #0
 800e3be:	bf0c      	ite	eq
 800e3c0:	2506      	moveq	r5, #6
 800e3c2:	2500      	movne	r5, #0
 800e3c4:	4628      	mov	r0, r5
 800e3c6:	b005      	add	sp, #20
 800e3c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3cc:	2500      	movs	r5, #0
 800e3ce:	462c      	mov	r4, r5
 800e3d0:	e7b0      	b.n	800e334 <__gethex+0x68>
 800e3d2:	2c00      	cmp	r4, #0
 800e3d4:	d1c7      	bne.n	800e366 <__gethex+0x9a>
 800e3d6:	4627      	mov	r7, r4
 800e3d8:	e7c7      	b.n	800e36a <__gethex+0x9e>
 800e3da:	464e      	mov	r6, r9
 800e3dc:	462f      	mov	r7, r5
 800e3de:	2501      	movs	r5, #1
 800e3e0:	e7c3      	b.n	800e36a <__gethex+0x9e>
 800e3e2:	2400      	movs	r4, #0
 800e3e4:	1cb1      	adds	r1, r6, #2
 800e3e6:	e7cc      	b.n	800e382 <__gethex+0xb6>
 800e3e8:	2401      	movs	r4, #1
 800e3ea:	e7fb      	b.n	800e3e4 <__gethex+0x118>
 800e3ec:	fb03 0002 	mla	r0, r3, r2, r0
 800e3f0:	e7ce      	b.n	800e390 <__gethex+0xc4>
 800e3f2:	4631      	mov	r1, r6
 800e3f4:	e7de      	b.n	800e3b4 <__gethex+0xe8>
 800e3f6:	eba6 0309 	sub.w	r3, r6, r9
 800e3fa:	3b01      	subs	r3, #1
 800e3fc:	4629      	mov	r1, r5
 800e3fe:	2b07      	cmp	r3, #7
 800e400:	dc0a      	bgt.n	800e418 <__gethex+0x14c>
 800e402:	9801      	ldr	r0, [sp, #4]
 800e404:	f7fd fe02 	bl	800c00c <_Balloc>
 800e408:	4604      	mov	r4, r0
 800e40a:	b940      	cbnz	r0, 800e41e <__gethex+0x152>
 800e40c:	4b5c      	ldr	r3, [pc, #368]	@ (800e580 <__gethex+0x2b4>)
 800e40e:	4602      	mov	r2, r0
 800e410:	21e4      	movs	r1, #228	@ 0xe4
 800e412:	485c      	ldr	r0, [pc, #368]	@ (800e584 <__gethex+0x2b8>)
 800e414:	f7ff fec0 	bl	800e198 <__assert_func>
 800e418:	3101      	adds	r1, #1
 800e41a:	105b      	asrs	r3, r3, #1
 800e41c:	e7ef      	b.n	800e3fe <__gethex+0x132>
 800e41e:	f100 0a14 	add.w	sl, r0, #20
 800e422:	2300      	movs	r3, #0
 800e424:	4655      	mov	r5, sl
 800e426:	469b      	mov	fp, r3
 800e428:	45b1      	cmp	r9, r6
 800e42a:	d337      	bcc.n	800e49c <__gethex+0x1d0>
 800e42c:	f845 bb04 	str.w	fp, [r5], #4
 800e430:	eba5 050a 	sub.w	r5, r5, sl
 800e434:	10ad      	asrs	r5, r5, #2
 800e436:	6125      	str	r5, [r4, #16]
 800e438:	4658      	mov	r0, fp
 800e43a:	f7fd fed9 	bl	800c1f0 <__hi0bits>
 800e43e:	016d      	lsls	r5, r5, #5
 800e440:	f8d8 6000 	ldr.w	r6, [r8]
 800e444:	1a2d      	subs	r5, r5, r0
 800e446:	42b5      	cmp	r5, r6
 800e448:	dd54      	ble.n	800e4f4 <__gethex+0x228>
 800e44a:	1bad      	subs	r5, r5, r6
 800e44c:	4629      	mov	r1, r5
 800e44e:	4620      	mov	r0, r4
 800e450:	f7fe fa62 	bl	800c918 <__any_on>
 800e454:	4681      	mov	r9, r0
 800e456:	b178      	cbz	r0, 800e478 <__gethex+0x1ac>
 800e458:	1e6b      	subs	r3, r5, #1
 800e45a:	1159      	asrs	r1, r3, #5
 800e45c:	f003 021f 	and.w	r2, r3, #31
 800e460:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e464:	f04f 0901 	mov.w	r9, #1
 800e468:	fa09 f202 	lsl.w	r2, r9, r2
 800e46c:	420a      	tst	r2, r1
 800e46e:	d003      	beq.n	800e478 <__gethex+0x1ac>
 800e470:	454b      	cmp	r3, r9
 800e472:	dc36      	bgt.n	800e4e2 <__gethex+0x216>
 800e474:	f04f 0902 	mov.w	r9, #2
 800e478:	4629      	mov	r1, r5
 800e47a:	4620      	mov	r0, r4
 800e47c:	f7ff febe 	bl	800e1fc <rshift>
 800e480:	442f      	add	r7, r5
 800e482:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e486:	42bb      	cmp	r3, r7
 800e488:	da42      	bge.n	800e510 <__gethex+0x244>
 800e48a:	9801      	ldr	r0, [sp, #4]
 800e48c:	4621      	mov	r1, r4
 800e48e:	f7fd fdfd 	bl	800c08c <_Bfree>
 800e492:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e494:	2300      	movs	r3, #0
 800e496:	6013      	str	r3, [r2, #0]
 800e498:	25a3      	movs	r5, #163	@ 0xa3
 800e49a:	e793      	b.n	800e3c4 <__gethex+0xf8>
 800e49c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e4a0:	2a2e      	cmp	r2, #46	@ 0x2e
 800e4a2:	d012      	beq.n	800e4ca <__gethex+0x1fe>
 800e4a4:	2b20      	cmp	r3, #32
 800e4a6:	d104      	bne.n	800e4b2 <__gethex+0x1e6>
 800e4a8:	f845 bb04 	str.w	fp, [r5], #4
 800e4ac:	f04f 0b00 	mov.w	fp, #0
 800e4b0:	465b      	mov	r3, fp
 800e4b2:	7830      	ldrb	r0, [r6, #0]
 800e4b4:	9303      	str	r3, [sp, #12]
 800e4b6:	f7ff fef3 	bl	800e2a0 <__hexdig_fun>
 800e4ba:	9b03      	ldr	r3, [sp, #12]
 800e4bc:	f000 000f 	and.w	r0, r0, #15
 800e4c0:	4098      	lsls	r0, r3
 800e4c2:	ea4b 0b00 	orr.w	fp, fp, r0
 800e4c6:	3304      	adds	r3, #4
 800e4c8:	e7ae      	b.n	800e428 <__gethex+0x15c>
 800e4ca:	45b1      	cmp	r9, r6
 800e4cc:	d8ea      	bhi.n	800e4a4 <__gethex+0x1d8>
 800e4ce:	492b      	ldr	r1, [pc, #172]	@ (800e57c <__gethex+0x2b0>)
 800e4d0:	9303      	str	r3, [sp, #12]
 800e4d2:	2201      	movs	r2, #1
 800e4d4:	4630      	mov	r0, r6
 800e4d6:	f7ff fe33 	bl	800e140 <strncmp>
 800e4da:	9b03      	ldr	r3, [sp, #12]
 800e4dc:	2800      	cmp	r0, #0
 800e4de:	d1e1      	bne.n	800e4a4 <__gethex+0x1d8>
 800e4e0:	e7a2      	b.n	800e428 <__gethex+0x15c>
 800e4e2:	1ea9      	subs	r1, r5, #2
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	f7fe fa17 	bl	800c918 <__any_on>
 800e4ea:	2800      	cmp	r0, #0
 800e4ec:	d0c2      	beq.n	800e474 <__gethex+0x1a8>
 800e4ee:	f04f 0903 	mov.w	r9, #3
 800e4f2:	e7c1      	b.n	800e478 <__gethex+0x1ac>
 800e4f4:	da09      	bge.n	800e50a <__gethex+0x23e>
 800e4f6:	1b75      	subs	r5, r6, r5
 800e4f8:	4621      	mov	r1, r4
 800e4fa:	9801      	ldr	r0, [sp, #4]
 800e4fc:	462a      	mov	r2, r5
 800e4fe:	f7fd ffd5 	bl	800c4ac <__lshift>
 800e502:	1b7f      	subs	r7, r7, r5
 800e504:	4604      	mov	r4, r0
 800e506:	f100 0a14 	add.w	sl, r0, #20
 800e50a:	f04f 0900 	mov.w	r9, #0
 800e50e:	e7b8      	b.n	800e482 <__gethex+0x1b6>
 800e510:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e514:	42bd      	cmp	r5, r7
 800e516:	dd6f      	ble.n	800e5f8 <__gethex+0x32c>
 800e518:	1bed      	subs	r5, r5, r7
 800e51a:	42ae      	cmp	r6, r5
 800e51c:	dc34      	bgt.n	800e588 <__gethex+0x2bc>
 800e51e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e522:	2b02      	cmp	r3, #2
 800e524:	d022      	beq.n	800e56c <__gethex+0x2a0>
 800e526:	2b03      	cmp	r3, #3
 800e528:	d024      	beq.n	800e574 <__gethex+0x2a8>
 800e52a:	2b01      	cmp	r3, #1
 800e52c:	d115      	bne.n	800e55a <__gethex+0x28e>
 800e52e:	42ae      	cmp	r6, r5
 800e530:	d113      	bne.n	800e55a <__gethex+0x28e>
 800e532:	2e01      	cmp	r6, #1
 800e534:	d10b      	bne.n	800e54e <__gethex+0x282>
 800e536:	9a02      	ldr	r2, [sp, #8]
 800e538:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e53c:	6013      	str	r3, [r2, #0]
 800e53e:	2301      	movs	r3, #1
 800e540:	6123      	str	r3, [r4, #16]
 800e542:	f8ca 3000 	str.w	r3, [sl]
 800e546:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e548:	2562      	movs	r5, #98	@ 0x62
 800e54a:	601c      	str	r4, [r3, #0]
 800e54c:	e73a      	b.n	800e3c4 <__gethex+0xf8>
 800e54e:	1e71      	subs	r1, r6, #1
 800e550:	4620      	mov	r0, r4
 800e552:	f7fe f9e1 	bl	800c918 <__any_on>
 800e556:	2800      	cmp	r0, #0
 800e558:	d1ed      	bne.n	800e536 <__gethex+0x26a>
 800e55a:	9801      	ldr	r0, [sp, #4]
 800e55c:	4621      	mov	r1, r4
 800e55e:	f7fd fd95 	bl	800c08c <_Bfree>
 800e562:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e564:	2300      	movs	r3, #0
 800e566:	6013      	str	r3, [r2, #0]
 800e568:	2550      	movs	r5, #80	@ 0x50
 800e56a:	e72b      	b.n	800e3c4 <__gethex+0xf8>
 800e56c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d1f3      	bne.n	800e55a <__gethex+0x28e>
 800e572:	e7e0      	b.n	800e536 <__gethex+0x26a>
 800e574:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e576:	2b00      	cmp	r3, #0
 800e578:	d1dd      	bne.n	800e536 <__gethex+0x26a>
 800e57a:	e7ee      	b.n	800e55a <__gethex+0x28e>
 800e57c:	0800f2f5 	.word	0x0800f2f5
 800e580:	0800f28b 	.word	0x0800f28b
 800e584:	0800f367 	.word	0x0800f367
 800e588:	1e6f      	subs	r7, r5, #1
 800e58a:	f1b9 0f00 	cmp.w	r9, #0
 800e58e:	d130      	bne.n	800e5f2 <__gethex+0x326>
 800e590:	b127      	cbz	r7, 800e59c <__gethex+0x2d0>
 800e592:	4639      	mov	r1, r7
 800e594:	4620      	mov	r0, r4
 800e596:	f7fe f9bf 	bl	800c918 <__any_on>
 800e59a:	4681      	mov	r9, r0
 800e59c:	117a      	asrs	r2, r7, #5
 800e59e:	2301      	movs	r3, #1
 800e5a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e5a4:	f007 071f 	and.w	r7, r7, #31
 800e5a8:	40bb      	lsls	r3, r7
 800e5aa:	4213      	tst	r3, r2
 800e5ac:	4629      	mov	r1, r5
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	bf18      	it	ne
 800e5b2:	f049 0902 	orrne.w	r9, r9, #2
 800e5b6:	f7ff fe21 	bl	800e1fc <rshift>
 800e5ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e5be:	1b76      	subs	r6, r6, r5
 800e5c0:	2502      	movs	r5, #2
 800e5c2:	f1b9 0f00 	cmp.w	r9, #0
 800e5c6:	d047      	beq.n	800e658 <__gethex+0x38c>
 800e5c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e5cc:	2b02      	cmp	r3, #2
 800e5ce:	d015      	beq.n	800e5fc <__gethex+0x330>
 800e5d0:	2b03      	cmp	r3, #3
 800e5d2:	d017      	beq.n	800e604 <__gethex+0x338>
 800e5d4:	2b01      	cmp	r3, #1
 800e5d6:	d109      	bne.n	800e5ec <__gethex+0x320>
 800e5d8:	f019 0f02 	tst.w	r9, #2
 800e5dc:	d006      	beq.n	800e5ec <__gethex+0x320>
 800e5de:	f8da 3000 	ldr.w	r3, [sl]
 800e5e2:	ea49 0903 	orr.w	r9, r9, r3
 800e5e6:	f019 0f01 	tst.w	r9, #1
 800e5ea:	d10e      	bne.n	800e60a <__gethex+0x33e>
 800e5ec:	f045 0510 	orr.w	r5, r5, #16
 800e5f0:	e032      	b.n	800e658 <__gethex+0x38c>
 800e5f2:	f04f 0901 	mov.w	r9, #1
 800e5f6:	e7d1      	b.n	800e59c <__gethex+0x2d0>
 800e5f8:	2501      	movs	r5, #1
 800e5fa:	e7e2      	b.n	800e5c2 <__gethex+0x2f6>
 800e5fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5fe:	f1c3 0301 	rsb	r3, r3, #1
 800e602:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e606:	2b00      	cmp	r3, #0
 800e608:	d0f0      	beq.n	800e5ec <__gethex+0x320>
 800e60a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e60e:	f104 0314 	add.w	r3, r4, #20
 800e612:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e616:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e61a:	f04f 0c00 	mov.w	ip, #0
 800e61e:	4618      	mov	r0, r3
 800e620:	f853 2b04 	ldr.w	r2, [r3], #4
 800e624:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e628:	d01b      	beq.n	800e662 <__gethex+0x396>
 800e62a:	3201      	adds	r2, #1
 800e62c:	6002      	str	r2, [r0, #0]
 800e62e:	2d02      	cmp	r5, #2
 800e630:	f104 0314 	add.w	r3, r4, #20
 800e634:	d13c      	bne.n	800e6b0 <__gethex+0x3e4>
 800e636:	f8d8 2000 	ldr.w	r2, [r8]
 800e63a:	3a01      	subs	r2, #1
 800e63c:	42b2      	cmp	r2, r6
 800e63e:	d109      	bne.n	800e654 <__gethex+0x388>
 800e640:	1171      	asrs	r1, r6, #5
 800e642:	2201      	movs	r2, #1
 800e644:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e648:	f006 061f 	and.w	r6, r6, #31
 800e64c:	fa02 f606 	lsl.w	r6, r2, r6
 800e650:	421e      	tst	r6, r3
 800e652:	d13a      	bne.n	800e6ca <__gethex+0x3fe>
 800e654:	f045 0520 	orr.w	r5, r5, #32
 800e658:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e65a:	601c      	str	r4, [r3, #0]
 800e65c:	9b02      	ldr	r3, [sp, #8]
 800e65e:	601f      	str	r7, [r3, #0]
 800e660:	e6b0      	b.n	800e3c4 <__gethex+0xf8>
 800e662:	4299      	cmp	r1, r3
 800e664:	f843 cc04 	str.w	ip, [r3, #-4]
 800e668:	d8d9      	bhi.n	800e61e <__gethex+0x352>
 800e66a:	68a3      	ldr	r3, [r4, #8]
 800e66c:	459b      	cmp	fp, r3
 800e66e:	db17      	blt.n	800e6a0 <__gethex+0x3d4>
 800e670:	6861      	ldr	r1, [r4, #4]
 800e672:	9801      	ldr	r0, [sp, #4]
 800e674:	3101      	adds	r1, #1
 800e676:	f7fd fcc9 	bl	800c00c <_Balloc>
 800e67a:	4681      	mov	r9, r0
 800e67c:	b918      	cbnz	r0, 800e686 <__gethex+0x3ba>
 800e67e:	4b1a      	ldr	r3, [pc, #104]	@ (800e6e8 <__gethex+0x41c>)
 800e680:	4602      	mov	r2, r0
 800e682:	2184      	movs	r1, #132	@ 0x84
 800e684:	e6c5      	b.n	800e412 <__gethex+0x146>
 800e686:	6922      	ldr	r2, [r4, #16]
 800e688:	3202      	adds	r2, #2
 800e68a:	f104 010c 	add.w	r1, r4, #12
 800e68e:	0092      	lsls	r2, r2, #2
 800e690:	300c      	adds	r0, #12
 800e692:	f7fc fdc0 	bl	800b216 <memcpy>
 800e696:	4621      	mov	r1, r4
 800e698:	9801      	ldr	r0, [sp, #4]
 800e69a:	f7fd fcf7 	bl	800c08c <_Bfree>
 800e69e:	464c      	mov	r4, r9
 800e6a0:	6923      	ldr	r3, [r4, #16]
 800e6a2:	1c5a      	adds	r2, r3, #1
 800e6a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e6a8:	6122      	str	r2, [r4, #16]
 800e6aa:	2201      	movs	r2, #1
 800e6ac:	615a      	str	r2, [r3, #20]
 800e6ae:	e7be      	b.n	800e62e <__gethex+0x362>
 800e6b0:	6922      	ldr	r2, [r4, #16]
 800e6b2:	455a      	cmp	r2, fp
 800e6b4:	dd0b      	ble.n	800e6ce <__gethex+0x402>
 800e6b6:	2101      	movs	r1, #1
 800e6b8:	4620      	mov	r0, r4
 800e6ba:	f7ff fd9f 	bl	800e1fc <rshift>
 800e6be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e6c2:	3701      	adds	r7, #1
 800e6c4:	42bb      	cmp	r3, r7
 800e6c6:	f6ff aee0 	blt.w	800e48a <__gethex+0x1be>
 800e6ca:	2501      	movs	r5, #1
 800e6cc:	e7c2      	b.n	800e654 <__gethex+0x388>
 800e6ce:	f016 061f 	ands.w	r6, r6, #31
 800e6d2:	d0fa      	beq.n	800e6ca <__gethex+0x3fe>
 800e6d4:	4453      	add	r3, sl
 800e6d6:	f1c6 0620 	rsb	r6, r6, #32
 800e6da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e6de:	f7fd fd87 	bl	800c1f0 <__hi0bits>
 800e6e2:	42b0      	cmp	r0, r6
 800e6e4:	dbe7      	blt.n	800e6b6 <__gethex+0x3ea>
 800e6e6:	e7f0      	b.n	800e6ca <__gethex+0x3fe>
 800e6e8:	0800f28b 	.word	0x0800f28b

0800e6ec <L_shift>:
 800e6ec:	f1c2 0208 	rsb	r2, r2, #8
 800e6f0:	0092      	lsls	r2, r2, #2
 800e6f2:	b570      	push	{r4, r5, r6, lr}
 800e6f4:	f1c2 0620 	rsb	r6, r2, #32
 800e6f8:	6843      	ldr	r3, [r0, #4]
 800e6fa:	6804      	ldr	r4, [r0, #0]
 800e6fc:	fa03 f506 	lsl.w	r5, r3, r6
 800e700:	432c      	orrs	r4, r5
 800e702:	40d3      	lsrs	r3, r2
 800e704:	6004      	str	r4, [r0, #0]
 800e706:	f840 3f04 	str.w	r3, [r0, #4]!
 800e70a:	4288      	cmp	r0, r1
 800e70c:	d3f4      	bcc.n	800e6f8 <L_shift+0xc>
 800e70e:	bd70      	pop	{r4, r5, r6, pc}

0800e710 <__match>:
 800e710:	b530      	push	{r4, r5, lr}
 800e712:	6803      	ldr	r3, [r0, #0]
 800e714:	3301      	adds	r3, #1
 800e716:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e71a:	b914      	cbnz	r4, 800e722 <__match+0x12>
 800e71c:	6003      	str	r3, [r0, #0]
 800e71e:	2001      	movs	r0, #1
 800e720:	bd30      	pop	{r4, r5, pc}
 800e722:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e726:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e72a:	2d19      	cmp	r5, #25
 800e72c:	bf98      	it	ls
 800e72e:	3220      	addls	r2, #32
 800e730:	42a2      	cmp	r2, r4
 800e732:	d0f0      	beq.n	800e716 <__match+0x6>
 800e734:	2000      	movs	r0, #0
 800e736:	e7f3      	b.n	800e720 <__match+0x10>

0800e738 <__hexnan>:
 800e738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e73c:	680b      	ldr	r3, [r1, #0]
 800e73e:	6801      	ldr	r1, [r0, #0]
 800e740:	115e      	asrs	r6, r3, #5
 800e742:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e746:	f013 031f 	ands.w	r3, r3, #31
 800e74a:	b087      	sub	sp, #28
 800e74c:	bf18      	it	ne
 800e74e:	3604      	addne	r6, #4
 800e750:	2500      	movs	r5, #0
 800e752:	1f37      	subs	r7, r6, #4
 800e754:	4682      	mov	sl, r0
 800e756:	4690      	mov	r8, r2
 800e758:	9301      	str	r3, [sp, #4]
 800e75a:	f846 5c04 	str.w	r5, [r6, #-4]
 800e75e:	46b9      	mov	r9, r7
 800e760:	463c      	mov	r4, r7
 800e762:	9502      	str	r5, [sp, #8]
 800e764:	46ab      	mov	fp, r5
 800e766:	784a      	ldrb	r2, [r1, #1]
 800e768:	1c4b      	adds	r3, r1, #1
 800e76a:	9303      	str	r3, [sp, #12]
 800e76c:	b342      	cbz	r2, 800e7c0 <__hexnan+0x88>
 800e76e:	4610      	mov	r0, r2
 800e770:	9105      	str	r1, [sp, #20]
 800e772:	9204      	str	r2, [sp, #16]
 800e774:	f7ff fd94 	bl	800e2a0 <__hexdig_fun>
 800e778:	2800      	cmp	r0, #0
 800e77a:	d151      	bne.n	800e820 <__hexnan+0xe8>
 800e77c:	9a04      	ldr	r2, [sp, #16]
 800e77e:	9905      	ldr	r1, [sp, #20]
 800e780:	2a20      	cmp	r2, #32
 800e782:	d818      	bhi.n	800e7b6 <__hexnan+0x7e>
 800e784:	9b02      	ldr	r3, [sp, #8]
 800e786:	459b      	cmp	fp, r3
 800e788:	dd13      	ble.n	800e7b2 <__hexnan+0x7a>
 800e78a:	454c      	cmp	r4, r9
 800e78c:	d206      	bcs.n	800e79c <__hexnan+0x64>
 800e78e:	2d07      	cmp	r5, #7
 800e790:	dc04      	bgt.n	800e79c <__hexnan+0x64>
 800e792:	462a      	mov	r2, r5
 800e794:	4649      	mov	r1, r9
 800e796:	4620      	mov	r0, r4
 800e798:	f7ff ffa8 	bl	800e6ec <L_shift>
 800e79c:	4544      	cmp	r4, r8
 800e79e:	d952      	bls.n	800e846 <__hexnan+0x10e>
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	f1a4 0904 	sub.w	r9, r4, #4
 800e7a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800e7aa:	f8cd b008 	str.w	fp, [sp, #8]
 800e7ae:	464c      	mov	r4, r9
 800e7b0:	461d      	mov	r5, r3
 800e7b2:	9903      	ldr	r1, [sp, #12]
 800e7b4:	e7d7      	b.n	800e766 <__hexnan+0x2e>
 800e7b6:	2a29      	cmp	r2, #41	@ 0x29
 800e7b8:	d157      	bne.n	800e86a <__hexnan+0x132>
 800e7ba:	3102      	adds	r1, #2
 800e7bc:	f8ca 1000 	str.w	r1, [sl]
 800e7c0:	f1bb 0f00 	cmp.w	fp, #0
 800e7c4:	d051      	beq.n	800e86a <__hexnan+0x132>
 800e7c6:	454c      	cmp	r4, r9
 800e7c8:	d206      	bcs.n	800e7d8 <__hexnan+0xa0>
 800e7ca:	2d07      	cmp	r5, #7
 800e7cc:	dc04      	bgt.n	800e7d8 <__hexnan+0xa0>
 800e7ce:	462a      	mov	r2, r5
 800e7d0:	4649      	mov	r1, r9
 800e7d2:	4620      	mov	r0, r4
 800e7d4:	f7ff ff8a 	bl	800e6ec <L_shift>
 800e7d8:	4544      	cmp	r4, r8
 800e7da:	d936      	bls.n	800e84a <__hexnan+0x112>
 800e7dc:	f1a8 0204 	sub.w	r2, r8, #4
 800e7e0:	4623      	mov	r3, r4
 800e7e2:	f853 1b04 	ldr.w	r1, [r3], #4
 800e7e6:	f842 1f04 	str.w	r1, [r2, #4]!
 800e7ea:	429f      	cmp	r7, r3
 800e7ec:	d2f9      	bcs.n	800e7e2 <__hexnan+0xaa>
 800e7ee:	1b3b      	subs	r3, r7, r4
 800e7f0:	f023 0303 	bic.w	r3, r3, #3
 800e7f4:	3304      	adds	r3, #4
 800e7f6:	3401      	adds	r4, #1
 800e7f8:	3e03      	subs	r6, #3
 800e7fa:	42b4      	cmp	r4, r6
 800e7fc:	bf88      	it	hi
 800e7fe:	2304      	movhi	r3, #4
 800e800:	4443      	add	r3, r8
 800e802:	2200      	movs	r2, #0
 800e804:	f843 2b04 	str.w	r2, [r3], #4
 800e808:	429f      	cmp	r7, r3
 800e80a:	d2fb      	bcs.n	800e804 <__hexnan+0xcc>
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	b91b      	cbnz	r3, 800e818 <__hexnan+0xe0>
 800e810:	4547      	cmp	r7, r8
 800e812:	d128      	bne.n	800e866 <__hexnan+0x12e>
 800e814:	2301      	movs	r3, #1
 800e816:	603b      	str	r3, [r7, #0]
 800e818:	2005      	movs	r0, #5
 800e81a:	b007      	add	sp, #28
 800e81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e820:	3501      	adds	r5, #1
 800e822:	2d08      	cmp	r5, #8
 800e824:	f10b 0b01 	add.w	fp, fp, #1
 800e828:	dd06      	ble.n	800e838 <__hexnan+0x100>
 800e82a:	4544      	cmp	r4, r8
 800e82c:	d9c1      	bls.n	800e7b2 <__hexnan+0x7a>
 800e82e:	2300      	movs	r3, #0
 800e830:	f844 3c04 	str.w	r3, [r4, #-4]
 800e834:	2501      	movs	r5, #1
 800e836:	3c04      	subs	r4, #4
 800e838:	6822      	ldr	r2, [r4, #0]
 800e83a:	f000 000f 	and.w	r0, r0, #15
 800e83e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e842:	6020      	str	r0, [r4, #0]
 800e844:	e7b5      	b.n	800e7b2 <__hexnan+0x7a>
 800e846:	2508      	movs	r5, #8
 800e848:	e7b3      	b.n	800e7b2 <__hexnan+0x7a>
 800e84a:	9b01      	ldr	r3, [sp, #4]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d0dd      	beq.n	800e80c <__hexnan+0xd4>
 800e850:	f1c3 0320 	rsb	r3, r3, #32
 800e854:	f04f 32ff 	mov.w	r2, #4294967295
 800e858:	40da      	lsrs	r2, r3
 800e85a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e85e:	4013      	ands	r3, r2
 800e860:	f846 3c04 	str.w	r3, [r6, #-4]
 800e864:	e7d2      	b.n	800e80c <__hexnan+0xd4>
 800e866:	3f04      	subs	r7, #4
 800e868:	e7d0      	b.n	800e80c <__hexnan+0xd4>
 800e86a:	2004      	movs	r0, #4
 800e86c:	e7d5      	b.n	800e81a <__hexnan+0xe2>

0800e86e <__ascii_mbtowc>:
 800e86e:	b082      	sub	sp, #8
 800e870:	b901      	cbnz	r1, 800e874 <__ascii_mbtowc+0x6>
 800e872:	a901      	add	r1, sp, #4
 800e874:	b142      	cbz	r2, 800e888 <__ascii_mbtowc+0x1a>
 800e876:	b14b      	cbz	r3, 800e88c <__ascii_mbtowc+0x1e>
 800e878:	7813      	ldrb	r3, [r2, #0]
 800e87a:	600b      	str	r3, [r1, #0]
 800e87c:	7812      	ldrb	r2, [r2, #0]
 800e87e:	1e10      	subs	r0, r2, #0
 800e880:	bf18      	it	ne
 800e882:	2001      	movne	r0, #1
 800e884:	b002      	add	sp, #8
 800e886:	4770      	bx	lr
 800e888:	4610      	mov	r0, r2
 800e88a:	e7fb      	b.n	800e884 <__ascii_mbtowc+0x16>
 800e88c:	f06f 0001 	mvn.w	r0, #1
 800e890:	e7f8      	b.n	800e884 <__ascii_mbtowc+0x16>

0800e892 <_realloc_r>:
 800e892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e896:	4607      	mov	r7, r0
 800e898:	4614      	mov	r4, r2
 800e89a:	460d      	mov	r5, r1
 800e89c:	b921      	cbnz	r1, 800e8a8 <_realloc_r+0x16>
 800e89e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e8a2:	4611      	mov	r1, r2
 800e8a4:	f7fd bb26 	b.w	800bef4 <_malloc_r>
 800e8a8:	b92a      	cbnz	r2, 800e8b6 <_realloc_r+0x24>
 800e8aa:	f7fd faaf 	bl	800be0c <_free_r>
 800e8ae:	4625      	mov	r5, r4
 800e8b0:	4628      	mov	r0, r5
 800e8b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8b6:	f000 f8b2 	bl	800ea1e <_malloc_usable_size_r>
 800e8ba:	4284      	cmp	r4, r0
 800e8bc:	4606      	mov	r6, r0
 800e8be:	d802      	bhi.n	800e8c6 <_realloc_r+0x34>
 800e8c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e8c4:	d8f4      	bhi.n	800e8b0 <_realloc_r+0x1e>
 800e8c6:	4621      	mov	r1, r4
 800e8c8:	4638      	mov	r0, r7
 800e8ca:	f7fd fb13 	bl	800bef4 <_malloc_r>
 800e8ce:	4680      	mov	r8, r0
 800e8d0:	b908      	cbnz	r0, 800e8d6 <_realloc_r+0x44>
 800e8d2:	4645      	mov	r5, r8
 800e8d4:	e7ec      	b.n	800e8b0 <_realloc_r+0x1e>
 800e8d6:	42b4      	cmp	r4, r6
 800e8d8:	4622      	mov	r2, r4
 800e8da:	4629      	mov	r1, r5
 800e8dc:	bf28      	it	cs
 800e8de:	4632      	movcs	r2, r6
 800e8e0:	f7fc fc99 	bl	800b216 <memcpy>
 800e8e4:	4629      	mov	r1, r5
 800e8e6:	4638      	mov	r0, r7
 800e8e8:	f7fd fa90 	bl	800be0c <_free_r>
 800e8ec:	e7f1      	b.n	800e8d2 <_realloc_r+0x40>
	...

0800e8f0 <_strtoul_l.isra.0>:
 800e8f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8f4:	4e34      	ldr	r6, [pc, #208]	@ (800e9c8 <_strtoul_l.isra.0+0xd8>)
 800e8f6:	4686      	mov	lr, r0
 800e8f8:	460d      	mov	r5, r1
 800e8fa:	4628      	mov	r0, r5
 800e8fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e900:	5d37      	ldrb	r7, [r6, r4]
 800e902:	f017 0708 	ands.w	r7, r7, #8
 800e906:	d1f8      	bne.n	800e8fa <_strtoul_l.isra.0+0xa>
 800e908:	2c2d      	cmp	r4, #45	@ 0x2d
 800e90a:	d110      	bne.n	800e92e <_strtoul_l.isra.0+0x3e>
 800e90c:	782c      	ldrb	r4, [r5, #0]
 800e90e:	2701      	movs	r7, #1
 800e910:	1c85      	adds	r5, r0, #2
 800e912:	f033 0010 	bics.w	r0, r3, #16
 800e916:	d115      	bne.n	800e944 <_strtoul_l.isra.0+0x54>
 800e918:	2c30      	cmp	r4, #48	@ 0x30
 800e91a:	d10d      	bne.n	800e938 <_strtoul_l.isra.0+0x48>
 800e91c:	7828      	ldrb	r0, [r5, #0]
 800e91e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800e922:	2858      	cmp	r0, #88	@ 0x58
 800e924:	d108      	bne.n	800e938 <_strtoul_l.isra.0+0x48>
 800e926:	786c      	ldrb	r4, [r5, #1]
 800e928:	3502      	adds	r5, #2
 800e92a:	2310      	movs	r3, #16
 800e92c:	e00a      	b.n	800e944 <_strtoul_l.isra.0+0x54>
 800e92e:	2c2b      	cmp	r4, #43	@ 0x2b
 800e930:	bf04      	itt	eq
 800e932:	782c      	ldrbeq	r4, [r5, #0]
 800e934:	1c85      	addeq	r5, r0, #2
 800e936:	e7ec      	b.n	800e912 <_strtoul_l.isra.0+0x22>
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d1f6      	bne.n	800e92a <_strtoul_l.isra.0+0x3a>
 800e93c:	2c30      	cmp	r4, #48	@ 0x30
 800e93e:	bf14      	ite	ne
 800e940:	230a      	movne	r3, #10
 800e942:	2308      	moveq	r3, #8
 800e944:	f04f 38ff 	mov.w	r8, #4294967295
 800e948:	2600      	movs	r6, #0
 800e94a:	fbb8 f8f3 	udiv	r8, r8, r3
 800e94e:	fb03 f908 	mul.w	r9, r3, r8
 800e952:	ea6f 0909 	mvn.w	r9, r9
 800e956:	4630      	mov	r0, r6
 800e958:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800e95c:	f1bc 0f09 	cmp.w	ip, #9
 800e960:	d810      	bhi.n	800e984 <_strtoul_l.isra.0+0x94>
 800e962:	4664      	mov	r4, ip
 800e964:	42a3      	cmp	r3, r4
 800e966:	dd1e      	ble.n	800e9a6 <_strtoul_l.isra.0+0xb6>
 800e968:	f1b6 3fff 	cmp.w	r6, #4294967295
 800e96c:	d007      	beq.n	800e97e <_strtoul_l.isra.0+0x8e>
 800e96e:	4580      	cmp	r8, r0
 800e970:	d316      	bcc.n	800e9a0 <_strtoul_l.isra.0+0xb0>
 800e972:	d101      	bne.n	800e978 <_strtoul_l.isra.0+0x88>
 800e974:	45a1      	cmp	r9, r4
 800e976:	db13      	blt.n	800e9a0 <_strtoul_l.isra.0+0xb0>
 800e978:	fb00 4003 	mla	r0, r0, r3, r4
 800e97c:	2601      	movs	r6, #1
 800e97e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e982:	e7e9      	b.n	800e958 <_strtoul_l.isra.0+0x68>
 800e984:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800e988:	f1bc 0f19 	cmp.w	ip, #25
 800e98c:	d801      	bhi.n	800e992 <_strtoul_l.isra.0+0xa2>
 800e98e:	3c37      	subs	r4, #55	@ 0x37
 800e990:	e7e8      	b.n	800e964 <_strtoul_l.isra.0+0x74>
 800e992:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800e996:	f1bc 0f19 	cmp.w	ip, #25
 800e99a:	d804      	bhi.n	800e9a6 <_strtoul_l.isra.0+0xb6>
 800e99c:	3c57      	subs	r4, #87	@ 0x57
 800e99e:	e7e1      	b.n	800e964 <_strtoul_l.isra.0+0x74>
 800e9a0:	f04f 36ff 	mov.w	r6, #4294967295
 800e9a4:	e7eb      	b.n	800e97e <_strtoul_l.isra.0+0x8e>
 800e9a6:	1c73      	adds	r3, r6, #1
 800e9a8:	d106      	bne.n	800e9b8 <_strtoul_l.isra.0+0xc8>
 800e9aa:	2322      	movs	r3, #34	@ 0x22
 800e9ac:	f8ce 3000 	str.w	r3, [lr]
 800e9b0:	4630      	mov	r0, r6
 800e9b2:	b932      	cbnz	r2, 800e9c2 <_strtoul_l.isra.0+0xd2>
 800e9b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e9b8:	b107      	cbz	r7, 800e9bc <_strtoul_l.isra.0+0xcc>
 800e9ba:	4240      	negs	r0, r0
 800e9bc:	2a00      	cmp	r2, #0
 800e9be:	d0f9      	beq.n	800e9b4 <_strtoul_l.isra.0+0xc4>
 800e9c0:	b106      	cbz	r6, 800e9c4 <_strtoul_l.isra.0+0xd4>
 800e9c2:	1e69      	subs	r1, r5, #1
 800e9c4:	6011      	str	r1, [r2, #0]
 800e9c6:	e7f5      	b.n	800e9b4 <_strtoul_l.isra.0+0xc4>
 800e9c8:	0800f519 	.word	0x0800f519

0800e9cc <_strtoul_r>:
 800e9cc:	f7ff bf90 	b.w	800e8f0 <_strtoul_l.isra.0>

0800e9d0 <__ascii_wctomb>:
 800e9d0:	4603      	mov	r3, r0
 800e9d2:	4608      	mov	r0, r1
 800e9d4:	b141      	cbz	r1, 800e9e8 <__ascii_wctomb+0x18>
 800e9d6:	2aff      	cmp	r2, #255	@ 0xff
 800e9d8:	d904      	bls.n	800e9e4 <__ascii_wctomb+0x14>
 800e9da:	228a      	movs	r2, #138	@ 0x8a
 800e9dc:	601a      	str	r2, [r3, #0]
 800e9de:	f04f 30ff 	mov.w	r0, #4294967295
 800e9e2:	4770      	bx	lr
 800e9e4:	700a      	strb	r2, [r1, #0]
 800e9e6:	2001      	movs	r0, #1
 800e9e8:	4770      	bx	lr
	...

0800e9ec <fiprintf>:
 800e9ec:	b40e      	push	{r1, r2, r3}
 800e9ee:	b503      	push	{r0, r1, lr}
 800e9f0:	4601      	mov	r1, r0
 800e9f2:	ab03      	add	r3, sp, #12
 800e9f4:	4805      	ldr	r0, [pc, #20]	@ (800ea0c <fiprintf+0x20>)
 800e9f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9fa:	6800      	ldr	r0, [r0, #0]
 800e9fc:	9301      	str	r3, [sp, #4]
 800e9fe:	f000 f83f 	bl	800ea80 <_vfiprintf_r>
 800ea02:	b002      	add	sp, #8
 800ea04:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea08:	b003      	add	sp, #12
 800ea0a:	4770      	bx	lr
 800ea0c:	2400004c 	.word	0x2400004c

0800ea10 <abort>:
 800ea10:	b508      	push	{r3, lr}
 800ea12:	2006      	movs	r0, #6
 800ea14:	f000 fa08 	bl	800ee28 <raise>
 800ea18:	2001      	movs	r0, #1
 800ea1a:	f7f2 ffa8 	bl	800196e <_exit>

0800ea1e <_malloc_usable_size_r>:
 800ea1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea22:	1f18      	subs	r0, r3, #4
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	bfbc      	itt	lt
 800ea28:	580b      	ldrlt	r3, [r1, r0]
 800ea2a:	18c0      	addlt	r0, r0, r3
 800ea2c:	4770      	bx	lr

0800ea2e <__sfputc_r>:
 800ea2e:	6893      	ldr	r3, [r2, #8]
 800ea30:	3b01      	subs	r3, #1
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	b410      	push	{r4}
 800ea36:	6093      	str	r3, [r2, #8]
 800ea38:	da08      	bge.n	800ea4c <__sfputc_r+0x1e>
 800ea3a:	6994      	ldr	r4, [r2, #24]
 800ea3c:	42a3      	cmp	r3, r4
 800ea3e:	db01      	blt.n	800ea44 <__sfputc_r+0x16>
 800ea40:	290a      	cmp	r1, #10
 800ea42:	d103      	bne.n	800ea4c <__sfputc_r+0x1e>
 800ea44:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea48:	f000 b932 	b.w	800ecb0 <__swbuf_r>
 800ea4c:	6813      	ldr	r3, [r2, #0]
 800ea4e:	1c58      	adds	r0, r3, #1
 800ea50:	6010      	str	r0, [r2, #0]
 800ea52:	7019      	strb	r1, [r3, #0]
 800ea54:	4608      	mov	r0, r1
 800ea56:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea5a:	4770      	bx	lr

0800ea5c <__sfputs_r>:
 800ea5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea5e:	4606      	mov	r6, r0
 800ea60:	460f      	mov	r7, r1
 800ea62:	4614      	mov	r4, r2
 800ea64:	18d5      	adds	r5, r2, r3
 800ea66:	42ac      	cmp	r4, r5
 800ea68:	d101      	bne.n	800ea6e <__sfputs_r+0x12>
 800ea6a:	2000      	movs	r0, #0
 800ea6c:	e007      	b.n	800ea7e <__sfputs_r+0x22>
 800ea6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea72:	463a      	mov	r2, r7
 800ea74:	4630      	mov	r0, r6
 800ea76:	f7ff ffda 	bl	800ea2e <__sfputc_r>
 800ea7a:	1c43      	adds	r3, r0, #1
 800ea7c:	d1f3      	bne.n	800ea66 <__sfputs_r+0xa>
 800ea7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ea80 <_vfiprintf_r>:
 800ea80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea84:	460d      	mov	r5, r1
 800ea86:	b09d      	sub	sp, #116	@ 0x74
 800ea88:	4614      	mov	r4, r2
 800ea8a:	4698      	mov	r8, r3
 800ea8c:	4606      	mov	r6, r0
 800ea8e:	b118      	cbz	r0, 800ea98 <_vfiprintf_r+0x18>
 800ea90:	6a03      	ldr	r3, [r0, #32]
 800ea92:	b90b      	cbnz	r3, 800ea98 <_vfiprintf_r+0x18>
 800ea94:	f7fc fa60 	bl	800af58 <__sinit>
 800ea98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea9a:	07d9      	lsls	r1, r3, #31
 800ea9c:	d405      	bmi.n	800eaaa <_vfiprintf_r+0x2a>
 800ea9e:	89ab      	ldrh	r3, [r5, #12]
 800eaa0:	059a      	lsls	r2, r3, #22
 800eaa2:	d402      	bmi.n	800eaaa <_vfiprintf_r+0x2a>
 800eaa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eaa6:	f7fc fbb4 	bl	800b212 <__retarget_lock_acquire_recursive>
 800eaaa:	89ab      	ldrh	r3, [r5, #12]
 800eaac:	071b      	lsls	r3, r3, #28
 800eaae:	d501      	bpl.n	800eab4 <_vfiprintf_r+0x34>
 800eab0:	692b      	ldr	r3, [r5, #16]
 800eab2:	b99b      	cbnz	r3, 800eadc <_vfiprintf_r+0x5c>
 800eab4:	4629      	mov	r1, r5
 800eab6:	4630      	mov	r0, r6
 800eab8:	f000 f938 	bl	800ed2c <__swsetup_r>
 800eabc:	b170      	cbz	r0, 800eadc <_vfiprintf_r+0x5c>
 800eabe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eac0:	07dc      	lsls	r4, r3, #31
 800eac2:	d504      	bpl.n	800eace <_vfiprintf_r+0x4e>
 800eac4:	f04f 30ff 	mov.w	r0, #4294967295
 800eac8:	b01d      	add	sp, #116	@ 0x74
 800eaca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eace:	89ab      	ldrh	r3, [r5, #12]
 800ead0:	0598      	lsls	r0, r3, #22
 800ead2:	d4f7      	bmi.n	800eac4 <_vfiprintf_r+0x44>
 800ead4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ead6:	f7fc fb9d 	bl	800b214 <__retarget_lock_release_recursive>
 800eada:	e7f3      	b.n	800eac4 <_vfiprintf_r+0x44>
 800eadc:	2300      	movs	r3, #0
 800eade:	9309      	str	r3, [sp, #36]	@ 0x24
 800eae0:	2320      	movs	r3, #32
 800eae2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eae6:	f8cd 800c 	str.w	r8, [sp, #12]
 800eaea:	2330      	movs	r3, #48	@ 0x30
 800eaec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ec9c <_vfiprintf_r+0x21c>
 800eaf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eaf4:	f04f 0901 	mov.w	r9, #1
 800eaf8:	4623      	mov	r3, r4
 800eafa:	469a      	mov	sl, r3
 800eafc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb00:	b10a      	cbz	r2, 800eb06 <_vfiprintf_r+0x86>
 800eb02:	2a25      	cmp	r2, #37	@ 0x25
 800eb04:	d1f9      	bne.n	800eafa <_vfiprintf_r+0x7a>
 800eb06:	ebba 0b04 	subs.w	fp, sl, r4
 800eb0a:	d00b      	beq.n	800eb24 <_vfiprintf_r+0xa4>
 800eb0c:	465b      	mov	r3, fp
 800eb0e:	4622      	mov	r2, r4
 800eb10:	4629      	mov	r1, r5
 800eb12:	4630      	mov	r0, r6
 800eb14:	f7ff ffa2 	bl	800ea5c <__sfputs_r>
 800eb18:	3001      	adds	r0, #1
 800eb1a:	f000 80a7 	beq.w	800ec6c <_vfiprintf_r+0x1ec>
 800eb1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb20:	445a      	add	r2, fp
 800eb22:	9209      	str	r2, [sp, #36]	@ 0x24
 800eb24:	f89a 3000 	ldrb.w	r3, [sl]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	f000 809f 	beq.w	800ec6c <_vfiprintf_r+0x1ec>
 800eb2e:	2300      	movs	r3, #0
 800eb30:	f04f 32ff 	mov.w	r2, #4294967295
 800eb34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb38:	f10a 0a01 	add.w	sl, sl, #1
 800eb3c:	9304      	str	r3, [sp, #16]
 800eb3e:	9307      	str	r3, [sp, #28]
 800eb40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eb44:	931a      	str	r3, [sp, #104]	@ 0x68
 800eb46:	4654      	mov	r4, sl
 800eb48:	2205      	movs	r2, #5
 800eb4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb4e:	4853      	ldr	r0, [pc, #332]	@ (800ec9c <_vfiprintf_r+0x21c>)
 800eb50:	f7f1 fbc6 	bl	80002e0 <memchr>
 800eb54:	9a04      	ldr	r2, [sp, #16]
 800eb56:	b9d8      	cbnz	r0, 800eb90 <_vfiprintf_r+0x110>
 800eb58:	06d1      	lsls	r1, r2, #27
 800eb5a:	bf44      	itt	mi
 800eb5c:	2320      	movmi	r3, #32
 800eb5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb62:	0713      	lsls	r3, r2, #28
 800eb64:	bf44      	itt	mi
 800eb66:	232b      	movmi	r3, #43	@ 0x2b
 800eb68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb6c:	f89a 3000 	ldrb.w	r3, [sl]
 800eb70:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb72:	d015      	beq.n	800eba0 <_vfiprintf_r+0x120>
 800eb74:	9a07      	ldr	r2, [sp, #28]
 800eb76:	4654      	mov	r4, sl
 800eb78:	2000      	movs	r0, #0
 800eb7a:	f04f 0c0a 	mov.w	ip, #10
 800eb7e:	4621      	mov	r1, r4
 800eb80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb84:	3b30      	subs	r3, #48	@ 0x30
 800eb86:	2b09      	cmp	r3, #9
 800eb88:	d94b      	bls.n	800ec22 <_vfiprintf_r+0x1a2>
 800eb8a:	b1b0      	cbz	r0, 800ebba <_vfiprintf_r+0x13a>
 800eb8c:	9207      	str	r2, [sp, #28]
 800eb8e:	e014      	b.n	800ebba <_vfiprintf_r+0x13a>
 800eb90:	eba0 0308 	sub.w	r3, r0, r8
 800eb94:	fa09 f303 	lsl.w	r3, r9, r3
 800eb98:	4313      	orrs	r3, r2
 800eb9a:	9304      	str	r3, [sp, #16]
 800eb9c:	46a2      	mov	sl, r4
 800eb9e:	e7d2      	b.n	800eb46 <_vfiprintf_r+0xc6>
 800eba0:	9b03      	ldr	r3, [sp, #12]
 800eba2:	1d19      	adds	r1, r3, #4
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	9103      	str	r1, [sp, #12]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	bfbb      	ittet	lt
 800ebac:	425b      	neglt	r3, r3
 800ebae:	f042 0202 	orrlt.w	r2, r2, #2
 800ebb2:	9307      	strge	r3, [sp, #28]
 800ebb4:	9307      	strlt	r3, [sp, #28]
 800ebb6:	bfb8      	it	lt
 800ebb8:	9204      	strlt	r2, [sp, #16]
 800ebba:	7823      	ldrb	r3, [r4, #0]
 800ebbc:	2b2e      	cmp	r3, #46	@ 0x2e
 800ebbe:	d10a      	bne.n	800ebd6 <_vfiprintf_r+0x156>
 800ebc0:	7863      	ldrb	r3, [r4, #1]
 800ebc2:	2b2a      	cmp	r3, #42	@ 0x2a
 800ebc4:	d132      	bne.n	800ec2c <_vfiprintf_r+0x1ac>
 800ebc6:	9b03      	ldr	r3, [sp, #12]
 800ebc8:	1d1a      	adds	r2, r3, #4
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	9203      	str	r2, [sp, #12]
 800ebce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ebd2:	3402      	adds	r4, #2
 800ebd4:	9305      	str	r3, [sp, #20]
 800ebd6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ecac <_vfiprintf_r+0x22c>
 800ebda:	7821      	ldrb	r1, [r4, #0]
 800ebdc:	2203      	movs	r2, #3
 800ebde:	4650      	mov	r0, sl
 800ebe0:	f7f1 fb7e 	bl	80002e0 <memchr>
 800ebe4:	b138      	cbz	r0, 800ebf6 <_vfiprintf_r+0x176>
 800ebe6:	9b04      	ldr	r3, [sp, #16]
 800ebe8:	eba0 000a 	sub.w	r0, r0, sl
 800ebec:	2240      	movs	r2, #64	@ 0x40
 800ebee:	4082      	lsls	r2, r0
 800ebf0:	4313      	orrs	r3, r2
 800ebf2:	3401      	adds	r4, #1
 800ebf4:	9304      	str	r3, [sp, #16]
 800ebf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebfa:	4829      	ldr	r0, [pc, #164]	@ (800eca0 <_vfiprintf_r+0x220>)
 800ebfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ec00:	2206      	movs	r2, #6
 800ec02:	f7f1 fb6d 	bl	80002e0 <memchr>
 800ec06:	2800      	cmp	r0, #0
 800ec08:	d03f      	beq.n	800ec8a <_vfiprintf_r+0x20a>
 800ec0a:	4b26      	ldr	r3, [pc, #152]	@ (800eca4 <_vfiprintf_r+0x224>)
 800ec0c:	bb1b      	cbnz	r3, 800ec56 <_vfiprintf_r+0x1d6>
 800ec0e:	9b03      	ldr	r3, [sp, #12]
 800ec10:	3307      	adds	r3, #7
 800ec12:	f023 0307 	bic.w	r3, r3, #7
 800ec16:	3308      	adds	r3, #8
 800ec18:	9303      	str	r3, [sp, #12]
 800ec1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec1c:	443b      	add	r3, r7
 800ec1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec20:	e76a      	b.n	800eaf8 <_vfiprintf_r+0x78>
 800ec22:	fb0c 3202 	mla	r2, ip, r2, r3
 800ec26:	460c      	mov	r4, r1
 800ec28:	2001      	movs	r0, #1
 800ec2a:	e7a8      	b.n	800eb7e <_vfiprintf_r+0xfe>
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	3401      	adds	r4, #1
 800ec30:	9305      	str	r3, [sp, #20]
 800ec32:	4619      	mov	r1, r3
 800ec34:	f04f 0c0a 	mov.w	ip, #10
 800ec38:	4620      	mov	r0, r4
 800ec3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec3e:	3a30      	subs	r2, #48	@ 0x30
 800ec40:	2a09      	cmp	r2, #9
 800ec42:	d903      	bls.n	800ec4c <_vfiprintf_r+0x1cc>
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d0c6      	beq.n	800ebd6 <_vfiprintf_r+0x156>
 800ec48:	9105      	str	r1, [sp, #20]
 800ec4a:	e7c4      	b.n	800ebd6 <_vfiprintf_r+0x156>
 800ec4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec50:	4604      	mov	r4, r0
 800ec52:	2301      	movs	r3, #1
 800ec54:	e7f0      	b.n	800ec38 <_vfiprintf_r+0x1b8>
 800ec56:	ab03      	add	r3, sp, #12
 800ec58:	9300      	str	r3, [sp, #0]
 800ec5a:	462a      	mov	r2, r5
 800ec5c:	4b12      	ldr	r3, [pc, #72]	@ (800eca8 <_vfiprintf_r+0x228>)
 800ec5e:	a904      	add	r1, sp, #16
 800ec60:	4630      	mov	r0, r6
 800ec62:	f7fb fb41 	bl	800a2e8 <_printf_float>
 800ec66:	4607      	mov	r7, r0
 800ec68:	1c78      	adds	r0, r7, #1
 800ec6a:	d1d6      	bne.n	800ec1a <_vfiprintf_r+0x19a>
 800ec6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ec6e:	07d9      	lsls	r1, r3, #31
 800ec70:	d405      	bmi.n	800ec7e <_vfiprintf_r+0x1fe>
 800ec72:	89ab      	ldrh	r3, [r5, #12]
 800ec74:	059a      	lsls	r2, r3, #22
 800ec76:	d402      	bmi.n	800ec7e <_vfiprintf_r+0x1fe>
 800ec78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec7a:	f7fc facb 	bl	800b214 <__retarget_lock_release_recursive>
 800ec7e:	89ab      	ldrh	r3, [r5, #12]
 800ec80:	065b      	lsls	r3, r3, #25
 800ec82:	f53f af1f 	bmi.w	800eac4 <_vfiprintf_r+0x44>
 800ec86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ec88:	e71e      	b.n	800eac8 <_vfiprintf_r+0x48>
 800ec8a:	ab03      	add	r3, sp, #12
 800ec8c:	9300      	str	r3, [sp, #0]
 800ec8e:	462a      	mov	r2, r5
 800ec90:	4b05      	ldr	r3, [pc, #20]	@ (800eca8 <_vfiprintf_r+0x228>)
 800ec92:	a904      	add	r1, sp, #16
 800ec94:	4630      	mov	r0, r6
 800ec96:	f7fb fdaf 	bl	800a7f8 <_printf_i>
 800ec9a:	e7e4      	b.n	800ec66 <_vfiprintf_r+0x1e6>
 800ec9c:	0800f2f7 	.word	0x0800f2f7
 800eca0:	0800f301 	.word	0x0800f301
 800eca4:	0800a2e9 	.word	0x0800a2e9
 800eca8:	0800ea5d 	.word	0x0800ea5d
 800ecac:	0800f2fd 	.word	0x0800f2fd

0800ecb0 <__swbuf_r>:
 800ecb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecb2:	460e      	mov	r6, r1
 800ecb4:	4614      	mov	r4, r2
 800ecb6:	4605      	mov	r5, r0
 800ecb8:	b118      	cbz	r0, 800ecc2 <__swbuf_r+0x12>
 800ecba:	6a03      	ldr	r3, [r0, #32]
 800ecbc:	b90b      	cbnz	r3, 800ecc2 <__swbuf_r+0x12>
 800ecbe:	f7fc f94b 	bl	800af58 <__sinit>
 800ecc2:	69a3      	ldr	r3, [r4, #24]
 800ecc4:	60a3      	str	r3, [r4, #8]
 800ecc6:	89a3      	ldrh	r3, [r4, #12]
 800ecc8:	071a      	lsls	r2, r3, #28
 800ecca:	d501      	bpl.n	800ecd0 <__swbuf_r+0x20>
 800eccc:	6923      	ldr	r3, [r4, #16]
 800ecce:	b943      	cbnz	r3, 800ece2 <__swbuf_r+0x32>
 800ecd0:	4621      	mov	r1, r4
 800ecd2:	4628      	mov	r0, r5
 800ecd4:	f000 f82a 	bl	800ed2c <__swsetup_r>
 800ecd8:	b118      	cbz	r0, 800ece2 <__swbuf_r+0x32>
 800ecda:	f04f 37ff 	mov.w	r7, #4294967295
 800ecde:	4638      	mov	r0, r7
 800ece0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ece2:	6823      	ldr	r3, [r4, #0]
 800ece4:	6922      	ldr	r2, [r4, #16]
 800ece6:	1a98      	subs	r0, r3, r2
 800ece8:	6963      	ldr	r3, [r4, #20]
 800ecea:	b2f6      	uxtb	r6, r6
 800ecec:	4283      	cmp	r3, r0
 800ecee:	4637      	mov	r7, r6
 800ecf0:	dc05      	bgt.n	800ecfe <__swbuf_r+0x4e>
 800ecf2:	4621      	mov	r1, r4
 800ecf4:	4628      	mov	r0, r5
 800ecf6:	f7ff f961 	bl	800dfbc <_fflush_r>
 800ecfa:	2800      	cmp	r0, #0
 800ecfc:	d1ed      	bne.n	800ecda <__swbuf_r+0x2a>
 800ecfe:	68a3      	ldr	r3, [r4, #8]
 800ed00:	3b01      	subs	r3, #1
 800ed02:	60a3      	str	r3, [r4, #8]
 800ed04:	6823      	ldr	r3, [r4, #0]
 800ed06:	1c5a      	adds	r2, r3, #1
 800ed08:	6022      	str	r2, [r4, #0]
 800ed0a:	701e      	strb	r6, [r3, #0]
 800ed0c:	6962      	ldr	r2, [r4, #20]
 800ed0e:	1c43      	adds	r3, r0, #1
 800ed10:	429a      	cmp	r2, r3
 800ed12:	d004      	beq.n	800ed1e <__swbuf_r+0x6e>
 800ed14:	89a3      	ldrh	r3, [r4, #12]
 800ed16:	07db      	lsls	r3, r3, #31
 800ed18:	d5e1      	bpl.n	800ecde <__swbuf_r+0x2e>
 800ed1a:	2e0a      	cmp	r6, #10
 800ed1c:	d1df      	bne.n	800ecde <__swbuf_r+0x2e>
 800ed1e:	4621      	mov	r1, r4
 800ed20:	4628      	mov	r0, r5
 800ed22:	f7ff f94b 	bl	800dfbc <_fflush_r>
 800ed26:	2800      	cmp	r0, #0
 800ed28:	d0d9      	beq.n	800ecde <__swbuf_r+0x2e>
 800ed2a:	e7d6      	b.n	800ecda <__swbuf_r+0x2a>

0800ed2c <__swsetup_r>:
 800ed2c:	b538      	push	{r3, r4, r5, lr}
 800ed2e:	4b29      	ldr	r3, [pc, #164]	@ (800edd4 <__swsetup_r+0xa8>)
 800ed30:	4605      	mov	r5, r0
 800ed32:	6818      	ldr	r0, [r3, #0]
 800ed34:	460c      	mov	r4, r1
 800ed36:	b118      	cbz	r0, 800ed40 <__swsetup_r+0x14>
 800ed38:	6a03      	ldr	r3, [r0, #32]
 800ed3a:	b90b      	cbnz	r3, 800ed40 <__swsetup_r+0x14>
 800ed3c:	f7fc f90c 	bl	800af58 <__sinit>
 800ed40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed44:	0719      	lsls	r1, r3, #28
 800ed46:	d422      	bmi.n	800ed8e <__swsetup_r+0x62>
 800ed48:	06da      	lsls	r2, r3, #27
 800ed4a:	d407      	bmi.n	800ed5c <__swsetup_r+0x30>
 800ed4c:	2209      	movs	r2, #9
 800ed4e:	602a      	str	r2, [r5, #0]
 800ed50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed54:	81a3      	strh	r3, [r4, #12]
 800ed56:	f04f 30ff 	mov.w	r0, #4294967295
 800ed5a:	e033      	b.n	800edc4 <__swsetup_r+0x98>
 800ed5c:	0758      	lsls	r0, r3, #29
 800ed5e:	d512      	bpl.n	800ed86 <__swsetup_r+0x5a>
 800ed60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed62:	b141      	cbz	r1, 800ed76 <__swsetup_r+0x4a>
 800ed64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed68:	4299      	cmp	r1, r3
 800ed6a:	d002      	beq.n	800ed72 <__swsetup_r+0x46>
 800ed6c:	4628      	mov	r0, r5
 800ed6e:	f7fd f84d 	bl	800be0c <_free_r>
 800ed72:	2300      	movs	r3, #0
 800ed74:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed76:	89a3      	ldrh	r3, [r4, #12]
 800ed78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ed7c:	81a3      	strh	r3, [r4, #12]
 800ed7e:	2300      	movs	r3, #0
 800ed80:	6063      	str	r3, [r4, #4]
 800ed82:	6923      	ldr	r3, [r4, #16]
 800ed84:	6023      	str	r3, [r4, #0]
 800ed86:	89a3      	ldrh	r3, [r4, #12]
 800ed88:	f043 0308 	orr.w	r3, r3, #8
 800ed8c:	81a3      	strh	r3, [r4, #12]
 800ed8e:	6923      	ldr	r3, [r4, #16]
 800ed90:	b94b      	cbnz	r3, 800eda6 <__swsetup_r+0x7a>
 800ed92:	89a3      	ldrh	r3, [r4, #12]
 800ed94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ed98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed9c:	d003      	beq.n	800eda6 <__swsetup_r+0x7a>
 800ed9e:	4621      	mov	r1, r4
 800eda0:	4628      	mov	r0, r5
 800eda2:	f000 f883 	bl	800eeac <__smakebuf_r>
 800eda6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edaa:	f013 0201 	ands.w	r2, r3, #1
 800edae:	d00a      	beq.n	800edc6 <__swsetup_r+0x9a>
 800edb0:	2200      	movs	r2, #0
 800edb2:	60a2      	str	r2, [r4, #8]
 800edb4:	6962      	ldr	r2, [r4, #20]
 800edb6:	4252      	negs	r2, r2
 800edb8:	61a2      	str	r2, [r4, #24]
 800edba:	6922      	ldr	r2, [r4, #16]
 800edbc:	b942      	cbnz	r2, 800edd0 <__swsetup_r+0xa4>
 800edbe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800edc2:	d1c5      	bne.n	800ed50 <__swsetup_r+0x24>
 800edc4:	bd38      	pop	{r3, r4, r5, pc}
 800edc6:	0799      	lsls	r1, r3, #30
 800edc8:	bf58      	it	pl
 800edca:	6962      	ldrpl	r2, [r4, #20]
 800edcc:	60a2      	str	r2, [r4, #8]
 800edce:	e7f4      	b.n	800edba <__swsetup_r+0x8e>
 800edd0:	2000      	movs	r0, #0
 800edd2:	e7f7      	b.n	800edc4 <__swsetup_r+0x98>
 800edd4:	2400004c 	.word	0x2400004c

0800edd8 <_raise_r>:
 800edd8:	291f      	cmp	r1, #31
 800edda:	b538      	push	{r3, r4, r5, lr}
 800eddc:	4605      	mov	r5, r0
 800edde:	460c      	mov	r4, r1
 800ede0:	d904      	bls.n	800edec <_raise_r+0x14>
 800ede2:	2316      	movs	r3, #22
 800ede4:	6003      	str	r3, [r0, #0]
 800ede6:	f04f 30ff 	mov.w	r0, #4294967295
 800edea:	bd38      	pop	{r3, r4, r5, pc}
 800edec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800edee:	b112      	cbz	r2, 800edf6 <_raise_r+0x1e>
 800edf0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800edf4:	b94b      	cbnz	r3, 800ee0a <_raise_r+0x32>
 800edf6:	4628      	mov	r0, r5
 800edf8:	f000 f830 	bl	800ee5c <_getpid_r>
 800edfc:	4622      	mov	r2, r4
 800edfe:	4601      	mov	r1, r0
 800ee00:	4628      	mov	r0, r5
 800ee02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee06:	f000 b817 	b.w	800ee38 <_kill_r>
 800ee0a:	2b01      	cmp	r3, #1
 800ee0c:	d00a      	beq.n	800ee24 <_raise_r+0x4c>
 800ee0e:	1c59      	adds	r1, r3, #1
 800ee10:	d103      	bne.n	800ee1a <_raise_r+0x42>
 800ee12:	2316      	movs	r3, #22
 800ee14:	6003      	str	r3, [r0, #0]
 800ee16:	2001      	movs	r0, #1
 800ee18:	e7e7      	b.n	800edea <_raise_r+0x12>
 800ee1a:	2100      	movs	r1, #0
 800ee1c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ee20:	4620      	mov	r0, r4
 800ee22:	4798      	blx	r3
 800ee24:	2000      	movs	r0, #0
 800ee26:	e7e0      	b.n	800edea <_raise_r+0x12>

0800ee28 <raise>:
 800ee28:	4b02      	ldr	r3, [pc, #8]	@ (800ee34 <raise+0xc>)
 800ee2a:	4601      	mov	r1, r0
 800ee2c:	6818      	ldr	r0, [r3, #0]
 800ee2e:	f7ff bfd3 	b.w	800edd8 <_raise_r>
 800ee32:	bf00      	nop
 800ee34:	2400004c 	.word	0x2400004c

0800ee38 <_kill_r>:
 800ee38:	b538      	push	{r3, r4, r5, lr}
 800ee3a:	4d07      	ldr	r5, [pc, #28]	@ (800ee58 <_kill_r+0x20>)
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	4604      	mov	r4, r0
 800ee40:	4608      	mov	r0, r1
 800ee42:	4611      	mov	r1, r2
 800ee44:	602b      	str	r3, [r5, #0]
 800ee46:	f7f2 fd82 	bl	800194e <_kill>
 800ee4a:	1c43      	adds	r3, r0, #1
 800ee4c:	d102      	bne.n	800ee54 <_kill_r+0x1c>
 800ee4e:	682b      	ldr	r3, [r5, #0]
 800ee50:	b103      	cbz	r3, 800ee54 <_kill_r+0x1c>
 800ee52:	6023      	str	r3, [r4, #0]
 800ee54:	bd38      	pop	{r3, r4, r5, pc}
 800ee56:	bf00      	nop
 800ee58:	2400068c 	.word	0x2400068c

0800ee5c <_getpid_r>:
 800ee5c:	f7f2 bd6f 	b.w	800193e <_getpid>

0800ee60 <__swhatbuf_r>:
 800ee60:	b570      	push	{r4, r5, r6, lr}
 800ee62:	460c      	mov	r4, r1
 800ee64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee68:	2900      	cmp	r1, #0
 800ee6a:	b096      	sub	sp, #88	@ 0x58
 800ee6c:	4615      	mov	r5, r2
 800ee6e:	461e      	mov	r6, r3
 800ee70:	da0d      	bge.n	800ee8e <__swhatbuf_r+0x2e>
 800ee72:	89a3      	ldrh	r3, [r4, #12]
 800ee74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ee78:	f04f 0100 	mov.w	r1, #0
 800ee7c:	bf14      	ite	ne
 800ee7e:	2340      	movne	r3, #64	@ 0x40
 800ee80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ee84:	2000      	movs	r0, #0
 800ee86:	6031      	str	r1, [r6, #0]
 800ee88:	602b      	str	r3, [r5, #0]
 800ee8a:	b016      	add	sp, #88	@ 0x58
 800ee8c:	bd70      	pop	{r4, r5, r6, pc}
 800ee8e:	466a      	mov	r2, sp
 800ee90:	f000 f848 	bl	800ef24 <_fstat_r>
 800ee94:	2800      	cmp	r0, #0
 800ee96:	dbec      	blt.n	800ee72 <__swhatbuf_r+0x12>
 800ee98:	9901      	ldr	r1, [sp, #4]
 800ee9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ee9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eea2:	4259      	negs	r1, r3
 800eea4:	4159      	adcs	r1, r3
 800eea6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eeaa:	e7eb      	b.n	800ee84 <__swhatbuf_r+0x24>

0800eeac <__smakebuf_r>:
 800eeac:	898b      	ldrh	r3, [r1, #12]
 800eeae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eeb0:	079d      	lsls	r5, r3, #30
 800eeb2:	4606      	mov	r6, r0
 800eeb4:	460c      	mov	r4, r1
 800eeb6:	d507      	bpl.n	800eec8 <__smakebuf_r+0x1c>
 800eeb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eebc:	6023      	str	r3, [r4, #0]
 800eebe:	6123      	str	r3, [r4, #16]
 800eec0:	2301      	movs	r3, #1
 800eec2:	6163      	str	r3, [r4, #20]
 800eec4:	b003      	add	sp, #12
 800eec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eec8:	ab01      	add	r3, sp, #4
 800eeca:	466a      	mov	r2, sp
 800eecc:	f7ff ffc8 	bl	800ee60 <__swhatbuf_r>
 800eed0:	9f00      	ldr	r7, [sp, #0]
 800eed2:	4605      	mov	r5, r0
 800eed4:	4639      	mov	r1, r7
 800eed6:	4630      	mov	r0, r6
 800eed8:	f7fd f80c 	bl	800bef4 <_malloc_r>
 800eedc:	b948      	cbnz	r0, 800eef2 <__smakebuf_r+0x46>
 800eede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eee2:	059a      	lsls	r2, r3, #22
 800eee4:	d4ee      	bmi.n	800eec4 <__smakebuf_r+0x18>
 800eee6:	f023 0303 	bic.w	r3, r3, #3
 800eeea:	f043 0302 	orr.w	r3, r3, #2
 800eeee:	81a3      	strh	r3, [r4, #12]
 800eef0:	e7e2      	b.n	800eeb8 <__smakebuf_r+0xc>
 800eef2:	89a3      	ldrh	r3, [r4, #12]
 800eef4:	6020      	str	r0, [r4, #0]
 800eef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eefa:	81a3      	strh	r3, [r4, #12]
 800eefc:	9b01      	ldr	r3, [sp, #4]
 800eefe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ef02:	b15b      	cbz	r3, 800ef1c <__smakebuf_r+0x70>
 800ef04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ef08:	4630      	mov	r0, r6
 800ef0a:	f000 f81d 	bl	800ef48 <_isatty_r>
 800ef0e:	b128      	cbz	r0, 800ef1c <__smakebuf_r+0x70>
 800ef10:	89a3      	ldrh	r3, [r4, #12]
 800ef12:	f023 0303 	bic.w	r3, r3, #3
 800ef16:	f043 0301 	orr.w	r3, r3, #1
 800ef1a:	81a3      	strh	r3, [r4, #12]
 800ef1c:	89a3      	ldrh	r3, [r4, #12]
 800ef1e:	431d      	orrs	r5, r3
 800ef20:	81a5      	strh	r5, [r4, #12]
 800ef22:	e7cf      	b.n	800eec4 <__smakebuf_r+0x18>

0800ef24 <_fstat_r>:
 800ef24:	b538      	push	{r3, r4, r5, lr}
 800ef26:	4d07      	ldr	r5, [pc, #28]	@ (800ef44 <_fstat_r+0x20>)
 800ef28:	2300      	movs	r3, #0
 800ef2a:	4604      	mov	r4, r0
 800ef2c:	4608      	mov	r0, r1
 800ef2e:	4611      	mov	r1, r2
 800ef30:	602b      	str	r3, [r5, #0]
 800ef32:	f7f2 fd6c 	bl	8001a0e <_fstat>
 800ef36:	1c43      	adds	r3, r0, #1
 800ef38:	d102      	bne.n	800ef40 <_fstat_r+0x1c>
 800ef3a:	682b      	ldr	r3, [r5, #0]
 800ef3c:	b103      	cbz	r3, 800ef40 <_fstat_r+0x1c>
 800ef3e:	6023      	str	r3, [r4, #0]
 800ef40:	bd38      	pop	{r3, r4, r5, pc}
 800ef42:	bf00      	nop
 800ef44:	2400068c 	.word	0x2400068c

0800ef48 <_isatty_r>:
 800ef48:	b538      	push	{r3, r4, r5, lr}
 800ef4a:	4d06      	ldr	r5, [pc, #24]	@ (800ef64 <_isatty_r+0x1c>)
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	4604      	mov	r4, r0
 800ef50:	4608      	mov	r0, r1
 800ef52:	602b      	str	r3, [r5, #0]
 800ef54:	f7f2 fd6b 	bl	8001a2e <_isatty>
 800ef58:	1c43      	adds	r3, r0, #1
 800ef5a:	d102      	bne.n	800ef62 <_isatty_r+0x1a>
 800ef5c:	682b      	ldr	r3, [r5, #0]
 800ef5e:	b103      	cbz	r3, 800ef62 <_isatty_r+0x1a>
 800ef60:	6023      	str	r3, [r4, #0]
 800ef62:	bd38      	pop	{r3, r4, r5, pc}
 800ef64:	2400068c 	.word	0x2400068c

0800ef68 <_init>:
 800ef68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef6a:	bf00      	nop
 800ef6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef6e:	bc08      	pop	{r3}
 800ef70:	469e      	mov	lr, r3
 800ef72:	4770      	bx	lr

0800ef74 <_fini>:
 800ef74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef76:	bf00      	nop
 800ef78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef7a:	bc08      	pop	{r3}
 800ef7c:	469e      	mov	lr, r3
 800ef7e:	4770      	bx	lr
