# VSD-RISC-V---WEEK-1
This repository contains the work I completed during Week 1 (Day 1â€“Day 5) of the VSD RISC-V Tapeout Program. It documents my step-by-step learning journey, covering RTL design, simulation, synthesis, timing analysis, and integration using open-source EDA tools.
