$date
	Fri Feb 02 13:53:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! out10 $end
$var reg 1 " a10 $end
$var reg 1 # b10 $end
$var reg 1 $ clk $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
x#
x"
x!
$end
#1
0!
0#
0"
#2
1!
1#
#3
0!
0#
1"
#4
x!
1#
#5
1$
#6
