\hypertarget{a00046}{}\doxysubsection{TWI Library $<$twi.\+h$>$}
\label{a00046}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}


I2\+C/\+TWI library for AVR-\/\+GCC.  


\doxysubsubsection*{Other definitions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{a00046_ga16f0e6b2fa5a26eadbf4086ab6d54467}{twi\+\_\+init}} (void)
\begin{DoxyCompactList}\small\item\em Initialize TWI unit, enable internal pull-\/ups, and set SCL frequency. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{a00046_gaf37269da7f6b1b22438b78d2f965f274}{twi\+\_\+start}} (void)
\begin{DoxyCompactList}\small\item\em Start communication on I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{a00046_ga129b8a79f75189c3801cb7082e6b8340}{twi\+\_\+write}} (uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Send one byte to I2\+C/\+TWI Slave device. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{a00046_gae9f84b771b4acdedd2106e91cb03cc78}{twi\+\_\+read}} (uint8\+\_\+t ack)
\begin{DoxyCompactList}\small\item\em Read one byte from I2\+C/\+TWI Slave device and acknowledge it by ACK or NACK. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{a00046_gacf52d6c93df110dee6d402b389e5042e}{twi\+\_\+stop}} (void)
\begin{DoxyCompactList}\small\item\em Generates Stop condition on I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_ga3b68e8e777b71520f9dbfac733774d5f}\label{a00046_ga3b68e8e777b71520f9dbfac733774d5f}} 
\#define \mbox{\hyperlink{a00046_ga3b68e8e777b71520f9dbfac733774d5f}{TWI\+\_\+\+WRITE}}~0
\begin{DoxyCompactList}\small\item\em Mode for writing to I2\+C/\+TWI device. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_gaaf9a8abccd811954f9cc316f2b2f87b3}\label{a00046_gaaf9a8abccd811954f9cc316f2b2f87b3}} 
\#define \mbox{\hyperlink{a00046_gaaf9a8abccd811954f9cc316f2b2f87b3}{TWI\+\_\+\+READ}}~1
\begin{DoxyCompactList}\small\item\em Mode for reading from I2\+C/\+TWI device. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_ga00dcb08e2effea903c22763e0aeeb3cb}\label{a00046_ga00dcb08e2effea903c22763e0aeeb3cb}} 
\#define \mbox{\hyperlink{a00046_ga00dcb08e2effea903c22763e0aeeb3cb}{TWI\+\_\+\+ACK}}~0
\begin{DoxyCompactList}\small\item\em ACK value for writing to I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_gaaf28e960d6d1c0553791faf52ebd8ef6}\label{a00046_gaaf28e960d6d1c0553791faf52ebd8ef6}} 
\#define \mbox{\hyperlink{a00046_gaaf28e960d6d1c0553791faf52ebd8ef6}{TWI\+\_\+\+NACK}}~1
\begin{DoxyCompactList}\small\item\em NACK value for writing to I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_ga6c0346728feb274834cad94daca316ee}\label{a00046_ga6c0346728feb274834cad94daca316ee}} 
\#define \mbox{\hyperlink{a00046_ga6c0346728feb274834cad94daca316ee}{DDR}}(\+\_\+x)~($\ast$(\&\+\_\+x -\/ 1))
\begin{DoxyCompactList}\small\item\em Address of Data Direction Register of port \+\_\+x. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_ga740f9eb9c9f9e33500ee61ec53945f6a}\label{a00046_ga740f9eb9c9f9e33500ee61ec53945f6a}} 
\#define \mbox{\hyperlink{a00046_ga740f9eb9c9f9e33500ee61ec53945f6a}{PIN}}(\+\_\+x)~($\ast$(\&\+\_\+x -\/ 2))
\begin{DoxyCompactList}\small\item\em Address of input register of port \+\_\+x. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Definition of frequencies}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{a00046_ga43bafb28b29491ec7f871319b5a3b2f8}\label{a00046_ga43bafb28b29491ec7f871319b5a3b2f8}} 
\#define \mbox{\hyperlink{a00046_ga43bafb28b29491ec7f871319b5a3b2f8}{F\+\_\+\+CPU}}~16000000
\begin{DoxyCompactList}\small\item\em CPU frequency in Hz required TWI\+\_\+\+BIT\+\_\+\+RATE\+\_\+\+REG. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_ga7a1c522bed64982971384489ee477bd3}\label{a00046_ga7a1c522bed64982971384489ee477bd3}} 
\#define \mbox{\hyperlink{a00046_ga7a1c522bed64982971384489ee477bd3}{F\+\_\+\+SCL}}~50000
\begin{DoxyCompactList}\small\item\em I2\+C/\+TWI bit rate. Must be greater than 31000. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_ga801c158406ca2334b446e442a2debe37}\label{a00046_ga801c158406ca2334b446e442a2debe37}} 
\#define \mbox{\hyperlink{a00046_ga801c158406ca2334b446e442a2debe37}{TWI\+\_\+\+BIT\+\_\+\+RATE\+\_\+\+REG}}~((\mbox{\hyperlink{a00046_ga43bafb28b29491ec7f871319b5a3b2f8}{F\+\_\+\+CPU}}/\mbox{\hyperlink{a00046_ga7a1c522bed64982971384489ee477bd3}{F\+\_\+\+SCL}} -\/ 16) / 2)
\begin{DoxyCompactList}\small\item\em TWI bit rate register value. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Definition of ports and pins}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{a00046_ga762c164f4acd04d3ce3627fe73e7c018}\label{a00046_ga762c164f4acd04d3ce3627fe73e7c018}} 
\#define \mbox{\hyperlink{a00046_ga762c164f4acd04d3ce3627fe73e7c018}{TWI\+\_\+\+PORT}}~PORTC
\begin{DoxyCompactList}\small\item\em Port of TWI unit. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_ga3f14ed8491293d0dda1372cceaa39851}\label{a00046_ga3f14ed8491293d0dda1372cceaa39851}} 
\#define \mbox{\hyperlink{a00046_ga3f14ed8491293d0dda1372cceaa39851}{TWI\+\_\+\+SDA\+\_\+\+PIN}}~4
\begin{DoxyCompactList}\small\item\em SDA pin of TWI unit. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00046_gac0ad8b33f1be48e211f1eeae2dd65cee}\label{a00046_gac0ad8b33f1be48e211f1eeae2dd65cee}} 
\#define \mbox{\hyperlink{a00046_gac0ad8b33f1be48e211f1eeae2dd65cee}{TWI\+\_\+\+SCL\+\_\+\+PIN}}~5
\begin{DoxyCompactList}\small\item\em SCL pin of TWI unit. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
I2\+C/\+TWI library for AVR-\/\+GCC. 


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{a00023}{twi.h}}>} }

\end{DoxyCode}


This library defines functions for the TWI (I2C) communication between AVR and Slave device(s). Functions use internal TWI module of AVR.

\begin{DoxyNote}{Note}
Only Master transmitting and Master receiving modes are implemented. Based on Microchip Atmel ATmega16 and ATmega328P manuals. 
\end{DoxyNote}
\begin{DoxyAuthor}{Author}
Tomas Fryza, Dept. of Radio Electronics, Brno University of Technology, Czechia 
\end{DoxyAuthor}
\begin{DoxyCopyright}{Copyright}
(c) 2018 Tomas Fryza, This work is licensed under the terms of the MIT license 
\end{DoxyCopyright}


\doxysubsubsection{Function Documentation}
\mbox{\Hypertarget{a00046_ga16f0e6b2fa5a26eadbf4086ab6d54467}\label{a00046_ga16f0e6b2fa5a26eadbf4086ab6d54467}} 
\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_init@{twi\_init}}
\index{twi\_init@{twi\_init}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxyparagraph{\texorpdfstring{twi\_init()}{twi\_init()}}
{\footnotesize\ttfamily void twi\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Initialize TWI unit, enable internal pull-\/ups, and set SCL frequency. 

\begin{DoxyParagraph}{Implementation notes\+:}

\begin{DoxyItemize}
\item AVR internal pull-\/up resistors at pins TWI\+\_\+\+SDA\+\_\+\+PIN and TWI\+\_\+\+SCL\+\_\+\+PIN are enabled
\item TWI bit rate register value is calculated as follows fscl = fcpu/(16 + 2$\ast$\+TWBR) 
\end{DoxyItemize}
\end{DoxyParagraph}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}
\mbox{\Hypertarget{a00046_gae9f84b771b4acdedd2106e91cb03cc78}\label{a00046_gae9f84b771b4acdedd2106e91cb03cc78}} 
\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_read@{twi\_read}}
\index{twi\_read@{twi\_read}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxyparagraph{\texorpdfstring{twi\_read()}{twi\_read()}}
{\footnotesize\ttfamily uint8\+\_\+t twi\+\_\+read (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{ack }\end{DoxyParamCaption})}



Read one byte from I2\+C/\+TWI Slave device and acknowledge it by ACK or NACK. 


\begin{DoxyParams}{Parameters}
{\em ack} & -\/ ACK/\+NACK value to be transmitted \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Received data byte 
\end{DoxyReturn}
\mbox{\Hypertarget{a00046_gaf37269da7f6b1b22438b78d2f965f274}\label{a00046_gaf37269da7f6b1b22438b78d2f965f274}} 
\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_start@{twi\_start}}
\index{twi\_start@{twi\_start}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxyparagraph{\texorpdfstring{twi\_start()}{twi\_start()}}
{\footnotesize\ttfamily void twi\+\_\+start (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Start communication on I2\+C/\+TWI bus. 

\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}
\mbox{\Hypertarget{a00046_gacf52d6c93df110dee6d402b389e5042e}\label{a00046_gacf52d6c93df110dee6d402b389e5042e}} 
\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_stop@{twi\_stop}}
\index{twi\_stop@{twi\_stop}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxyparagraph{\texorpdfstring{twi\_stop()}{twi\_stop()}}
{\footnotesize\ttfamily void twi\+\_\+stop (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Generates Stop condition on I2\+C/\+TWI bus. 

\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}
\mbox{\Hypertarget{a00046_ga129b8a79f75189c3801cb7082e6b8340}\label{a00046_ga129b8a79f75189c3801cb7082e6b8340}} 
\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_write@{twi\_write}}
\index{twi\_write@{twi\_write}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxyparagraph{\texorpdfstring{twi\_write()}{twi\_write()}}
{\footnotesize\ttfamily uint8\+\_\+t twi\+\_\+write (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{data }\end{DoxyParamCaption})}



Send one byte to I2\+C/\+TWI Slave device. 


\begin{DoxyParams}{Parameters}
{\em data} & Byte to be transmitted \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
ACK/\+NACK received value 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & -\/ ACK has been received \\
\hline
{\em 1} & -\/ NACK has been received \\
\hline
\end{DoxyRetVals}
\begin{DoxyNote}{Note}
Function returns 0 if 0x18, 0x28, or 0x40 status code is detected~\newline
 0x18\+: SLA+W has been transmitted and ACK has been received~\newline
 0x28\+: Data byte has been transmitted and ACK has been received~\newline
 0x40\+: SLA+R has been transmitted and ACK has been received~\newline

\end{DoxyNote}
