// Seed: 3672038171
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_2;
  assign id_1 = id_1;
  id_3 :
  assert property (@(posedge 1) id_1 ? id_1 : id_1)
  else id_2 = -1;
  assign id_2 = !(-1);
  wire id_4, id_5;
  parameter id_6 = id_3 - id_1;
  wire id_7 = id_6;
  parameter id_8 = -1;
  always id_1 <= id_2;
  wire id_9, id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11 = {-1};
  parameter id_12 = id_8;
  module_0 modCall_1 ();
  tri0 id_13 = -1;
endmodule
