/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = in_data[163] ? celloutsig_1_4z : celloutsig_1_9z;
  assign celloutsig_0_8z = celloutsig_0_0z ? celloutsig_0_4z : celloutsig_0_0z;
  assign celloutsig_0_11z = celloutsig_0_9z ? 1'h0 : celloutsig_0_4z;
  assign celloutsig_1_4z = in_data[148] ? 1'h0 : in_data[163];
  assign celloutsig_1_11z = celloutsig_1_2z ^ in_data[163];
  assign celloutsig_1_18z = celloutsig_1_8z ^ celloutsig_1_10z[3];
  assign celloutsig_1_2z = in_data[174] ^ in_data[139];
  assign celloutsig_0_0z = in_data[42:35] >= in_data[14:7];
  assign celloutsig_1_8z = { in_data[176], in_data[163], celloutsig_1_4z, in_data[163], 2'h0, celloutsig_1_2z, in_data[163], 2'h0, celloutsig_1_6z, celloutsig_1_4z } >= { celloutsig_1_11z, celloutsig_1_2z, in_data[163], in_data[131], 2'h0, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_11z, in_data[163] };
  assign celloutsig_1_9z = { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_11z, in_data[163], celloutsig_1_11z, celloutsig_1_6z, in_data[163], in_data[131] } >= { in_data[131], celloutsig_1_8z, celloutsig_1_2z, 1'h0, celloutsig_1_4z, celloutsig_1_2z, 1'h0, in_data[163], celloutsig_1_6z, in_data[163], celloutsig_1_11z };
  assign celloutsig_0_10z = { in_data[33:26], celloutsig_0_1z, celloutsig_0_3z, 1'h0, celloutsig_0_0z, celloutsig_0_3z } >= { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z[5:2], celloutsig_0_6z[0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_11z, 1'h0 } >= { celloutsig_0_3z[4:1], celloutsig_0_9z };
  assign celloutsig_0_17z = { in_data[93:74], celloutsig_0_0z } >= { celloutsig_0_6z[4:3], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_26z = celloutsig_0_12z[7:4] >= { in_data[14:13], celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_1_6z = | { celloutsig_1_11z, in_data[163], in_data[131] };
  assign celloutsig_0_4z = | { celloutsig_0_3z[6], in_data[84:83], celloutsig_0_0z };
  assign celloutsig_0_9z = | { celloutsig_0_3z[4:0], celloutsig_0_0z };
  assign celloutsig_0_1z = | { in_data[84:83], celloutsig_0_0z };
  assign celloutsig_0_16z = | { celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[41:34] ^ in_data[72:65];
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_6z = in_data[24:20];
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_12z = { celloutsig_0_6z[4:1], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_7z[5:2] = in_data[38:35] ^ celloutsig_0_6z[4:1];
  assign { celloutsig_1_10z[0], celloutsig_1_10z[1], celloutsig_1_10z[4:3], celloutsig_1_10z[5] } = { celloutsig_1_8z, celloutsig_1_11z, in_data[131], in_data[131], in_data[112] } ^ { celloutsig_1_2z, in_data[163], celloutsig_1_4z, in_data[163], in_data[163] };
  assign celloutsig_0_7z[1:0] = { celloutsig_0_6z[0], celloutsig_0_0z };
  assign celloutsig_1_10z[2] = celloutsig_1_10z[3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_26z };
endmodule
