{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621966699479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621966699479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 20:18:04 2021 " "Processing started: Tue May 25 20:18:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621966699479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966699479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCC150_top -c MCC150_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCC150_top -c MCC150_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966699479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621966702493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_safe_path.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_safe_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_safe_path " "Found design unit 1: MCC150_TransceiverBPSK_safe_path" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_safe_path.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_safe_path.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MCC150_TransceiverBPSK_safe_path-body " "Found design unit 2: MCC150_TransceiverBPSK_safe_path-body" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_safe_path.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_safe_path.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK-normal " "Found design unit 1: MCC150_TransceiverBPSK-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715428 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK " "Found entity 1: MCC150_TransceiverBPSK" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_averagemagnitude1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_averagemagnitude1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_AverageMagnitude1-normal " "Found design unit 1: MCC150_TransceiverBPSK_AverageMagnitude1-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715448 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_AverageMagnitude1 " "Found entity 1: MCC150_TransceiverBPSK_AverageMagnitude1" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude1.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_averagemagnitude3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_averagemagnitude3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_AverageMagnitude3-normal " "Found design unit 1: MCC150_TransceiverBPSK_AverageMagnitude3-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715458 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_AverageMagnitude3 " "Found entity 1: MCC150_TransceiverBPSK_AverageMagnitude3" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715458 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only ../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd(620) " "Unrecognized synthesis attribute \"preserve_syn_only\" at ../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd(620)" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 620 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only ../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd(641) " "Unrecognized synthesis attribute \"preserve_syn_only\" at ../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd(641)" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 641 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only ../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd(662) " "Unrecognized synthesis attribute \"preserve_syn_only\" at ../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd(662)" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 662 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_cpr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_cpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_CPR-normal " "Found design unit 1: MCC150_TransceiverBPSK_CPR-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715478 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_CPR " "Found entity 1: MCC150_TransceiverBPSK_CPR" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_Decimation-normal " "Found design unit 1: MCC150_TransceiverBPSK_Decimation-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Decimation.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Decimation.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715488 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_Decimation " "Found entity 1: MCC150_TransceiverBPSK_Decimation" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Decimation.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Decimation.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_demodulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_demodulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_Demodulator-normal " "Found design unit 1: MCC150_TransceiverBPSK_Demodulator-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Demodulator.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Demodulator.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715498 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_Demodulator " "Found entity 1: MCC150_TransceiverBPSK_Demodulator" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Demodulator.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Demodulator.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_indexupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_indexupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_IndexUpdate-normal " "Found design unit 1: MCC150_TransceiverBPSK_IndexUpdate-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_IndexUpdate.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_IndexUpdate.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715515 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_IndexUpdate " "Found entity 1: MCC150_TransceiverBPSK_IndexUpdate" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_IndexUpdate.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_IndexUpdate.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only ../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd(252) " "Unrecognized synthesis attribute \"preserve_syn_only\" at ../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd(252)" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 252 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_interpolatingfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_interpolatingfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_InterpolatingFIR-normal " "Found design unit 1: MCC150_TransceiverBPSK_InterpolatingFIR-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715525 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_InterpolatingFIR " "Found entity 1: MCC150_TransceiverBPSK_InterpolatingFIR" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715525 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd(391) " "Unrecognized synthesis attribute \"preserve_syn_only\" at ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd(391)" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 391 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_magnitude1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_magnitude1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_Magnitude1-normal " "Found design unit 1: MCC150_TransceiverBPSK_Magnitude1-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715545 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_Magnitude1 " "Found entity 1: MCC150_TransceiverBPSK_Magnitude1" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715545 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd(391) " "Unrecognized synthesis attribute \"preserve_syn_only\" at ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd(391)" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 391 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_magnitude2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_magnitude2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_Magnitude2-normal " "Found design unit 1: MCC150_TransceiverBPSK_Magnitude2-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715565 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_Magnitude2 " "Found entity 1: MCC150_TransceiverBPSK_Magnitude2" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_modulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_Modulator-normal " "Found design unit 1: MCC150_TransceiverBPSK_Modulator-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Modulator.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Modulator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_Modulator " "Found entity 1: MCC150_TransceiverBPSK_Modulator" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Modulator.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Modulator.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_prbsgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_prbsgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_PRBSGenerator-normal " "Found design unit 1: MCC150_TransceiverBPSK_PRBSGenerator-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715585 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_PRBSGenerator " "Found entity 1: MCC150_TransceiverBPSK_PRBSGenerator" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_Scale-normal " "Found design unit 1: MCC150_TransceiverBPSK_Scale-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Scale.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Scale.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715595 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_Scale " "Found entity 1: MCC150_TransceiverBPSK_Scale" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Scale.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Scale.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_scale1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_scale1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_Scale1-normal " "Found design unit 1: MCC150_TransceiverBPSK_Scale1-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Scale1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Scale1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715605 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_Scale1 " "Found entity 1: MCC150_TransceiverBPSK_Scale1" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Scale1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Scale1.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_scale2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_scale2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_Scale2-normal " "Found design unit 1: MCC150_TransceiverBPSK_Scale2-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Scale2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Scale2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715625 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_Scale2 " "Found entity 1: MCC150_TransceiverBPSK_Scale2" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Scale2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Scale2.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_singleratefir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_singleratefir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_SingleRateFIR-normal " "Found design unit 1: MCC150_TransceiverBPSK_SingleRateFIR-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715635 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_SingleRateFIR " "Found entity 1: MCC150_TransceiverBPSK_SingleRateFIR" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kafe/mcc150/mcc150_transceiverbpsk_singleratefir1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /kafe/mcc150/mcc150_transceiverbpsk_singleratefir1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCC150_TransceiverBPSK_SingleRateFIR1-normal " "Found design unit 1: MCC150_TransceiverBPSK_SingleRateFIR1-normal" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715645 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCC150_TransceiverBPSK_SingleRateFIR1 " "Found entity 1: MCC150_TransceiverBPSK_SingleRateFIR1" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR1.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/ad9361.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/ad9361.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9361 " "Found entity 1: AD9361" {  } { { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/ad9361_main.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/ad9361_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9361_main " "Found entity 1: ad9361_main" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/ad9361_wr_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/ad9361_wr_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9361_wr_rd " "Found entity 1: ad9361_wr_rd" {  } { { "ad9361/ad9361_wr_rd.v" "" { Text "Z:/Lab 4/ad9361/ad9361_wr_rd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/receive_data_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/receive_data_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 receive_data_buf " "Found entity 1: receive_data_buf" {  } { { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/ddio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/ddio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDIO_IN " "Found entity 1: DDIO_IN" {  } { { "ad9361/DDIO_IN.v" "" { Text "Z:/Lab 4/ad9361/DDIO_IN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/io_buf.v 2 2 " "Found 2 design units, including 2 entities, in source file ad9361/io_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_BUF_iobuf_in_41i " "Found entity 1: IO_BUF_iobuf_in_41i" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715877 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_BUF " "Found entity 2: IO_BUF" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/transmit_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/transmit_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_data_fifo " "Found entity 1: transmit_data_fifo" {  } { { "ad9361/transmit_data_fifo.v" "" { Text "Z:/Lab 4/ad9361/transmit_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/rom_16byte_mixer_bias.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/rom_16byte_mixer_bias.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_16byte_Mixer_Bias " "Found entity 1: rom_16byte_Mixer_Bias" {  } { { "ad9361/rom_16byte_Mixer_Bias.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_Bias.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/rom_16byte_mixer_gm.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/rom_16byte_mixer_gm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_16byte_Mixer_GM " "Found entity 1: rom_16byte_Mixer_GM" {  } { { "ad9361/rom_16byte_Mixer_GM.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_GM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/rom_16byte_mixer_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/rom_16byte_mixer_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_16byte_Mixer_Gain " "Found entity 1: rom_16byte_Mixer_Gain" {  } { { "ad9361/rom_16byte_Mixer_Gain.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_Gain.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966715977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966715977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/rom_64byte_ad_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/rom_64byte_ad_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_64byte_AD_SETUP " "Found entity 1: rom_64byte_AD_SETUP" {  } { { "ad9361/rom_64byte_AD_SETUP.v" "" { Text "Z:/Lab 4/ad9361/rom_64byte_AD_SETUP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/rom_128byte_rx_gain_data2_h.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/rom_128byte_rx_gain_data2_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_128byte_RX_GAIN_DATA2_H " "Found entity 1: rom_128byte_RX_GAIN_DATA2_H" {  } { { "ad9361/rom_128byte_RX_GAIN_DATA2_H.v" "" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA2_H.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/rom_128byte_rx_gain_data3_h.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/rom_128byte_rx_gain_data3_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_128byte_RX_GAIN_DATA3_H " "Found entity 1: rom_128byte_RX_GAIN_DATA3_H" {  } { { "ad9361/rom_128byte_RX_GAIN_DATA3_H.v" "" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA3_H.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/rom_128byte_rx_gain_data1_h.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/rom_128byte_rx_gain_data1_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_128byte_RX_GAIN_DATA1_H " "Found entity 1: rom_128byte_RX_GAIN_DATA1_H" {  } { { "ad9361/rom_128byte_RX_GAIN_DATA1_H.v" "" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA1_H.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/rom_128word_rx_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/rom_128word_rx_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_128word_RX_fir " "Found entity 1: rom_128word_RX_fir" {  } { { "ad9361/rom_128word_RX_fir.v" "" { Text "Z:/Lab 4/ad9361/rom_128word_RX_fir.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/rom_128word_tx_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/rom_128word_tx_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_128word_TX_fir " "Found entity 1: rom_128word_TX_fir" {  } { { "ad9361/rom_128word_TX_fir.v" "" { Text "Z:/Lab 4/ad9361/rom_128word_TX_fir.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/transmit_data_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/transmit_data_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_data_buf " "Found entity 1: transmit_data_buf" {  } { { "ad9361/transmit_data_buf.v" "" { Text "Z:/Lab 4/ad9361/transmit_data_buf.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/pll_configer.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/pll_configer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_CONFIGER " "Found entity 1: PLL_CONFIGER" {  } { { "ad9361/PLL_CONFIGER.v" "" { Text "Z:/Lab 4/ad9361/PLL_CONFIGER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/pll_configer/pll_configer_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/pll_configer/pll_configer_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_CONFIGER_0002 " "Found entity 1: PLL_CONFIGER_0002" {  } { { "ad9361/PLL_CONFIGER/PLL_CONFIGER_0002.v" "" { Text "Z:/Lab 4/ad9361/PLL_CONFIGER/PLL_CONFIGER_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/pll_tr.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/pll_tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_TR " "Found entity 1: PLL_TR" {  } { { "ad9361/PLL_TR.v" "" { Text "Z:/Lab 4/ad9361/PLL_TR.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/pll_tr/pll_tr_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/pll_tr/pll_tr_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_TR_0002 " "Found entity 1: PLL_TR_0002" {  } { { "ad9361/PLL_TR/PLL_TR_0002.v" "" { Text "Z:/Lab 4/ad9361/PLL_TR/PLL_TR_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9361/manage_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9361/manage_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 manage_top " "Found entity 1: manage_top" {  } { { "ad9361/manage_top.v" "" { Text "Z:/Lab 4/ad9361/manage_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcc150_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mcc150_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCC150_top " "Found entity 1: MCC150_top" {  } { { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/intelfpga/18.0/quartus/dspba/backend/libraries/vhdl/base/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file c:/intelfpga/18.0/quartus/dspba/backend/libraries/vhdl/base/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library_package.vhd" "" { Text "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/intelfpga/18.0/quartus/dspba/backend/libraries/vhdl/base/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file c:/intelfpga/18.0/quartus/dspba/backend/libraries/vhdl/base/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" "" { Text "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716316 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" "" { Text "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716316 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" "" { Text "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716316 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" "" { Text "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716316 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" "" { Text "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716316 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" "" { Text "c:/intelfpga/18.0/quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966716316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966716316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CTR_I_9361 AD9361.v(198) " "Verilog HDL Implicit Net warning at AD9361.v(198): created implicit net for \"CTR_I_9361\"" {  } { { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966716387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CTR_O_9361 AD9361.v(199) " "Verilog HDL Implicit Net warning at AD9361.v(199): created implicit net for \"CTR_O_9361\"" {  } { { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966716387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "l_clk AD9361.v(223) " "Verilog HDL Implicit Net warning at AD9361.v(223): created implicit net for \"l_clk\"" {  } { { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966716387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCC150_top " "Elaborating entity \"MCC150_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621966718634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9361 AD9361:AD9361_inst " "Elaborating entity \"AD9361\" for hierarchy \"AD9361:AD9361_inst\"" {  } { { "MCC150_top.bdf" "AD9361_inst" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966718664 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vio_out AD9361.v(174) " "Verilog HDL warning at AD9361.v(174): object vio_out used but never assigned" {  } { { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 174 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1621966718681 "|MCC150_top|AD9361:AD9361_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vio_out\[20..0\] 0 AD9361.v(174) " "Net \"vio_out\[20..0\]\" at AD9361.v(174) has no driver or initial value, using a default initial value '0'" {  } { { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 174 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621966718681 "|MCC150_top|AD9361:AD9361_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ad9361_sync AD9361.v(90) " "Output port \"ad9361_sync\" at AD9361.v(90) has no driver" {  } { { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621966718681 "|MCC150_top|AD9361:AD9361_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_CONFIGER AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst " "Elaborating entity \"PLL_CONFIGER\" for hierarchy \"AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\"" {  } { { "ad9361/AD9361.v" "pll_configer_inst" { Text "Z:/Lab 4/ad9361/AD9361.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966718691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_CONFIGER_0002 AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst " "Elaborating entity \"PLL_CONFIGER_0002\" for hierarchy \"AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\"" {  } { { "ad9361/PLL_CONFIGER.v" "pll_configer_inst" { Text "Z:/Lab 4/ad9361/PLL_CONFIGER.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966718731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i\"" {  } { { "ad9361/PLL_CONFIGER/PLL_CONFIGER_0002.v" "altera_pll_i" { Text "Z:/Lab 4/ad9361/PLL_CONFIGER/PLL_CONFIGER_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966718867 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1621966718889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i\"" {  } { { "ad9361/PLL_CONFIGER/PLL_CONFIGER_0002.v" "" { Text "Z:/Lab 4/ad9361/PLL_CONFIGER/PLL_CONFIGER_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966718889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966718889 ""}  } { { "ad9361/PLL_CONFIGER/PLL_CONFIGER_0002.v" "" { Text "Z:/Lab 4/ad9361/PLL_CONFIGER/PLL_CONFIGER_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966718889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_TR AD9361:AD9361_inst\|PLL_TR:pll_tr_inst " "Elaborating entity \"PLL_TR\" for hierarchy \"AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\"" {  } { { "ad9361/AD9361.v" "pll_tr_inst" { Text "Z:/Lab 4/ad9361/AD9361.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966718930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_TR_0002 AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst " "Elaborating entity \"PLL_TR_0002\" for hierarchy \"AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\"" {  } { { "ad9361/PLL_TR.v" "pll_tr_inst" { Text "Z:/Lab 4/ad9361/PLL_TR.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966718970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i\"" {  } { { "ad9361/PLL_TR/PLL_TR_0002.v" "altera_pll_i" { Text "Z:/Lab 4/ad9361/PLL_TR/PLL_TR_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719056 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1621966719076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i\"" {  } { { "ad9361/PLL_TR/PLL_TR_0002.v" "" { Text "Z:/Lab 4/ad9361/PLL_TR/PLL_TR_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 80.0 MHz " "Parameter \"reference_clock_frequency\" = \"80.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 160.000000 MHz " "Parameter \"output_clock_frequency0\" = \"160.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 40.000000 MHz " "Parameter \"output_clock_frequency1\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 5000 ps " "Parameter \"phase_shift1\" = \"5000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719076 ""}  } { { "ad9361/PLL_TR/PLL_TR_0002.v" "" { Text "Z:/Lab 4/ad9361/PLL_TR/PLL_TR_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966719076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manage_top AD9361:AD9361_inst\|manage_top:manage_top_inst " "Elaborating entity \"manage_top\" for hierarchy \"AD9361:AD9361_inst\|manage_top:manage_top_inst\"" {  } { { "ad9361/AD9361.v" "manage_top_inst" { Text "Z:/Lab 4/ad9361/AD9361.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9361_main AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst " "Elaborating entity \"ad9361_main\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\"" {  } { { "ad9361/AD9361.v" "ad9361_main_inst" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(188) " "Verilog HDL assignment warning at ad9361_main.v(188): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(193) " "Verilog HDL assignment warning at ad9361_main.v(193): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(197) " "Verilog HDL assignment warning at ad9361_main.v(197): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(201) " "Verilog HDL assignment warning at ad9361_main.v(201): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(212) " "Verilog HDL assignment warning at ad9361_main.v(212): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(213) " "Verilog HDL assignment warning at ad9361_main.v(213): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(214) " "Verilog HDL assignment warning at ad9361_main.v(214): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(215) " "Verilog HDL assignment warning at ad9361_main.v(215): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(216) " "Verilog HDL assignment warning at ad9361_main.v(216): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(217) " "Verilog HDL assignment warning at ad9361_main.v(217): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(219) " "Verilog HDL assignment warning at ad9361_main.v(219): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(220) " "Verilog HDL assignment warning at ad9361_main.v(220): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(221) " "Verilog HDL assignment warning at ad9361_main.v(221): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(222) " "Verilog HDL assignment warning at ad9361_main.v(222): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(223) " "Verilog HDL assignment warning at ad9361_main.v(223): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(224) " "Verilog HDL assignment warning at ad9361_main.v(224): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(226) " "Verilog HDL assignment warning at ad9361_main.v(226): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(227) " "Verilog HDL assignment warning at ad9361_main.v(227): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(228) " "Verilog HDL assignment warning at ad9361_main.v(228): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(229) " "Verilog HDL assignment warning at ad9361_main.v(229): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(230) " "Verilog HDL assignment warning at ad9361_main.v(230): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(231) " "Verilog HDL assignment warning at ad9361_main.v(231): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(237) " "Verilog HDL assignment warning at ad9361_main.v(237): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(238) " "Verilog HDL assignment warning at ad9361_main.v(238): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(239) " "Verilog HDL assignment warning at ad9361_main.v(239): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(240) " "Verilog HDL assignment warning at ad9361_main.v(240): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(241) " "Verilog HDL assignment warning at ad9361_main.v(241): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(242) " "Verilog HDL assignment warning at ad9361_main.v(242): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(243) " "Verilog HDL assignment warning at ad9361_main.v(243): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(244) " "Verilog HDL assignment warning at ad9361_main.v(244): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(245) " "Verilog HDL assignment warning at ad9361_main.v(245): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(246) " "Verilog HDL assignment warning at ad9361_main.v(246): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(247) " "Verilog HDL assignment warning at ad9361_main.v(247): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(248) " "Verilog HDL assignment warning at ad9361_main.v(248): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(249) " "Verilog HDL assignment warning at ad9361_main.v(249): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(250) " "Verilog HDL assignment warning at ad9361_main.v(250): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(251) " "Verilog HDL assignment warning at ad9361_main.v(251): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(252) " "Verilog HDL assignment warning at ad9361_main.v(252): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(253) " "Verilog HDL assignment warning at ad9361_main.v(253): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(254) " "Verilog HDL assignment warning at ad9361_main.v(254): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(255) " "Verilog HDL assignment warning at ad9361_main.v(255): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(256) " "Verilog HDL assignment warning at ad9361_main.v(256): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(257) " "Verilog HDL assignment warning at ad9361_main.v(257): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(258) " "Verilog HDL assignment warning at ad9361_main.v(258): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(259) " "Verilog HDL assignment warning at ad9361_main.v(259): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(260) " "Verilog HDL assignment warning at ad9361_main.v(260): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(261) " "Verilog HDL assignment warning at ad9361_main.v(261): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(262) " "Verilog HDL assignment warning at ad9361_main.v(262): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(263) " "Verilog HDL assignment warning at ad9361_main.v(263): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(264) " "Verilog HDL assignment warning at ad9361_main.v(264): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(265) " "Verilog HDL assignment warning at ad9361_main.v(265): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(266) " "Verilog HDL assignment warning at ad9361_main.v(266): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(267) " "Verilog HDL assignment warning at ad9361_main.v(267): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(268) " "Verilog HDL assignment warning at ad9361_main.v(268): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(269) " "Verilog HDL assignment warning at ad9361_main.v(269): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(270) " "Verilog HDL assignment warning at ad9361_main.v(270): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(273) " "Verilog HDL assignment warning at ad9361_main.v(273): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(277) " "Verilog HDL assignment warning at ad9361_main.v(277): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(278) " "Verilog HDL assignment warning at ad9361_main.v(278): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(279) " "Verilog HDL assignment warning at ad9361_main.v(279): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(280) " "Verilog HDL assignment warning at ad9361_main.v(280): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(281) " "Verilog HDL assignment warning at ad9361_main.v(281): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(282) " "Verilog HDL assignment warning at ad9361_main.v(282): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(283) " "Verilog HDL assignment warning at ad9361_main.v(283): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719212 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(291) " "Verilog HDL assignment warning at ad9361_main.v(291): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(292) " "Verilog HDL assignment warning at ad9361_main.v(292): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(293) " "Verilog HDL assignment warning at ad9361_main.v(293): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(294) " "Verilog HDL assignment warning at ad9361_main.v(294): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(295) " "Verilog HDL assignment warning at ad9361_main.v(295): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(296) " "Verilog HDL assignment warning at ad9361_main.v(296): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(297) " "Verilog HDL assignment warning at ad9361_main.v(297): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(298) " "Verilog HDL assignment warning at ad9361_main.v(298): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(299) " "Verilog HDL assignment warning at ad9361_main.v(299): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(300) " "Verilog HDL assignment warning at ad9361_main.v(300): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(301) " "Verilog HDL assignment warning at ad9361_main.v(301): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(302) " "Verilog HDL assignment warning at ad9361_main.v(302): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ad9361_main.v(302) " "Verilog HDL assignment warning at ad9361_main.v(302): truncated value with size 32 to match size of target (7)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(303) " "Verilog HDL assignment warning at ad9361_main.v(303): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(304) " "Verilog HDL assignment warning at ad9361_main.v(304): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(306) " "Verilog HDL assignment warning at ad9361_main.v(306): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(307) " "Verilog HDL assignment warning at ad9361_main.v(307): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(308) " "Verilog HDL assignment warning at ad9361_main.v(308): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(309) " "Verilog HDL assignment warning at ad9361_main.v(309): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(310) " "Verilog HDL assignment warning at ad9361_main.v(310): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(311) " "Verilog HDL assignment warning at ad9361_main.v(311): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(312) " "Verilog HDL assignment warning at ad9361_main.v(312): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(313) " "Verilog HDL assignment warning at ad9361_main.v(313): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(314) " "Verilog HDL assignment warning at ad9361_main.v(314): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(315) " "Verilog HDL assignment warning at ad9361_main.v(315): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(316) " "Verilog HDL assignment warning at ad9361_main.v(316): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(317) " "Verilog HDL assignment warning at ad9361_main.v(317): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(318) " "Verilog HDL assignment warning at ad9361_main.v(318): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(319) " "Verilog HDL assignment warning at ad9361_main.v(319): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ad9361_main.v(319) " "Verilog HDL assignment warning at ad9361_main.v(319): truncated value with size 32 to match size of target (7)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(320) " "Verilog HDL assignment warning at ad9361_main.v(320): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(326) " "Verilog HDL assignment warning at ad9361_main.v(326): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(327) " "Verilog HDL assignment warning at ad9361_main.v(327): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(328) " "Verilog HDL assignment warning at ad9361_main.v(328): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(329) " "Verilog HDL assignment warning at ad9361_main.v(329): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(330) " "Verilog HDL assignment warning at ad9361_main.v(330): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(331) " "Verilog HDL assignment warning at ad9361_main.v(331): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(332) " "Verilog HDL assignment warning at ad9361_main.v(332): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(333) " "Verilog HDL assignment warning at ad9361_main.v(333): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(334) " "Verilog HDL assignment warning at ad9361_main.v(334): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(335) " "Verilog HDL assignment warning at ad9361_main.v(335): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(337) " "Verilog HDL assignment warning at ad9361_main.v(337): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(338) " "Verilog HDL assignment warning at ad9361_main.v(338): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(340) " "Verilog HDL assignment warning at ad9361_main.v(340): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(341) " "Verilog HDL assignment warning at ad9361_main.v(341): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(343) " "Verilog HDL assignment warning at ad9361_main.v(343): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(344) " "Verilog HDL assignment warning at ad9361_main.v(344): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(347) " "Verilog HDL assignment warning at ad9361_main.v(347): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(354) " "Verilog HDL assignment warning at ad9361_main.v(354): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(355) " "Verilog HDL assignment warning at ad9361_main.v(355): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(356) " "Verilog HDL assignment warning at ad9361_main.v(356): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(357) " "Verilog HDL assignment warning at ad9361_main.v(357): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(358) " "Verilog HDL assignment warning at ad9361_main.v(358): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(359) " "Verilog HDL assignment warning at ad9361_main.v(359): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(360) " "Verilog HDL assignment warning at ad9361_main.v(360): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(361) " "Verilog HDL assignment warning at ad9361_main.v(361): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(362) " "Verilog HDL assignment warning at ad9361_main.v(362): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(363) " "Verilog HDL assignment warning at ad9361_main.v(363): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(364) " "Verilog HDL assignment warning at ad9361_main.v(364): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(365) " "Verilog HDL assignment warning at ad9361_main.v(365): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(366) " "Verilog HDL assignment warning at ad9361_main.v(366): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(367) " "Verilog HDL assignment warning at ad9361_main.v(367): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(368) " "Verilog HDL assignment warning at ad9361_main.v(368): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(369) " "Verilog HDL assignment warning at ad9361_main.v(369): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(370) " "Verilog HDL assignment warning at ad9361_main.v(370): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(371) " "Verilog HDL assignment warning at ad9361_main.v(371): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(372) " "Verilog HDL assignment warning at ad9361_main.v(372): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(373) " "Verilog HDL assignment warning at ad9361_main.v(373): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(375) " "Verilog HDL assignment warning at ad9361_main.v(375): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(376) " "Verilog HDL assignment warning at ad9361_main.v(376): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(377) " "Verilog HDL assignment warning at ad9361_main.v(377): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(378) " "Verilog HDL assignment warning at ad9361_main.v(378): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(379) " "Verilog HDL assignment warning at ad9361_main.v(379): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(380) " "Verilog HDL assignment warning at ad9361_main.v(380): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(381) " "Verilog HDL assignment warning at ad9361_main.v(381): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(382) " "Verilog HDL assignment warning at ad9361_main.v(382): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(383) " "Verilog HDL assignment warning at ad9361_main.v(383): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(384) " "Verilog HDL assignment warning at ad9361_main.v(384): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(385) " "Verilog HDL assignment warning at ad9361_main.v(385): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(391) " "Verilog HDL assignment warning at ad9361_main.v(391): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(392) " "Verilog HDL assignment warning at ad9361_main.v(392): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(393) " "Verilog HDL assignment warning at ad9361_main.v(393): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(394) " "Verilog HDL assignment warning at ad9361_main.v(394): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(395) " "Verilog HDL assignment warning at ad9361_main.v(395): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(396) " "Verilog HDL assignment warning at ad9361_main.v(396): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(397) " "Verilog HDL assignment warning at ad9361_main.v(397): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(398) " "Verilog HDL assignment warning at ad9361_main.v(398): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(399) " "Verilog HDL assignment warning at ad9361_main.v(399): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(400) " "Verilog HDL assignment warning at ad9361_main.v(400): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(401) " "Verilog HDL assignment warning at ad9361_main.v(401): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(402) " "Verilog HDL assignment warning at ad9361_main.v(402): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(403) " "Verilog HDL assignment warning at ad9361_main.v(403): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(404) " "Verilog HDL assignment warning at ad9361_main.v(404): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(405) " "Verilog HDL assignment warning at ad9361_main.v(405): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(406) " "Verilog HDL assignment warning at ad9361_main.v(406): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(407) " "Verilog HDL assignment warning at ad9361_main.v(407): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719222 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(408) " "Verilog HDL assignment warning at ad9361_main.v(408): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(409) " "Verilog HDL assignment warning at ad9361_main.v(409): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(410) " "Verilog HDL assignment warning at ad9361_main.v(410): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(411) " "Verilog HDL assignment warning at ad9361_main.v(411): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(412) " "Verilog HDL assignment warning at ad9361_main.v(412): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(413) " "Verilog HDL assignment warning at ad9361_main.v(413): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(414) " "Verilog HDL assignment warning at ad9361_main.v(414): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(415) " "Verilog HDL assignment warning at ad9361_main.v(415): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(421) " "Verilog HDL assignment warning at ad9361_main.v(421): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(422) " "Verilog HDL assignment warning at ad9361_main.v(422): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(423) " "Verilog HDL assignment warning at ad9361_main.v(423): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(424) " "Verilog HDL assignment warning at ad9361_main.v(424): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(425) " "Verilog HDL assignment warning at ad9361_main.v(425): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(426) " "Verilog HDL assignment warning at ad9361_main.v(426): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(427) " "Verilog HDL assignment warning at ad9361_main.v(427): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(428) " "Verilog HDL assignment warning at ad9361_main.v(428): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(429) " "Verilog HDL assignment warning at ad9361_main.v(429): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(430) " "Verilog HDL assignment warning at ad9361_main.v(430): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(431) " "Verilog HDL assignment warning at ad9361_main.v(431): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(432) " "Verilog HDL assignment warning at ad9361_main.v(432): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(433) " "Verilog HDL assignment warning at ad9361_main.v(433): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(434) " "Verilog HDL assignment warning at ad9361_main.v(434): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(435) " "Verilog HDL assignment warning at ad9361_main.v(435): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(436) " "Verilog HDL assignment warning at ad9361_main.v(436): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(437) " "Verilog HDL assignment warning at ad9361_main.v(437): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(438) " "Verilog HDL assignment warning at ad9361_main.v(438): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(439) " "Verilog HDL assignment warning at ad9361_main.v(439): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(440) " "Verilog HDL assignment warning at ad9361_main.v(440): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(441) " "Verilog HDL assignment warning at ad9361_main.v(441): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(442) " "Verilog HDL assignment warning at ad9361_main.v(442): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(443) " "Verilog HDL assignment warning at ad9361_main.v(443): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(444) " "Verilog HDL assignment warning at ad9361_main.v(444): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(445) " "Verilog HDL assignment warning at ad9361_main.v(445): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(446) " "Verilog HDL assignment warning at ad9361_main.v(446): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(447) " "Verilog HDL assignment warning at ad9361_main.v(447): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(448) " "Verilog HDL assignment warning at ad9361_main.v(448): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(449) " "Verilog HDL assignment warning at ad9361_main.v(449): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(450) " "Verilog HDL assignment warning at ad9361_main.v(450): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(451) " "Verilog HDL assignment warning at ad9361_main.v(451): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(452) " "Verilog HDL assignment warning at ad9361_main.v(452): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(453) " "Verilog HDL assignment warning at ad9361_main.v(453): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(454) " "Verilog HDL assignment warning at ad9361_main.v(454): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(455) " "Verilog HDL assignment warning at ad9361_main.v(455): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(456) " "Verilog HDL assignment warning at ad9361_main.v(456): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(457) " "Verilog HDL assignment warning at ad9361_main.v(457): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(458) " "Verilog HDL assignment warning at ad9361_main.v(458): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(459) " "Verilog HDL assignment warning at ad9361_main.v(459): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(460) " "Verilog HDL assignment warning at ad9361_main.v(460): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(461) " "Verilog HDL assignment warning at ad9361_main.v(461): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(462) " "Verilog HDL assignment warning at ad9361_main.v(462): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(463) " "Verilog HDL assignment warning at ad9361_main.v(463): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(464) " "Verilog HDL assignment warning at ad9361_main.v(464): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(465) " "Verilog HDL assignment warning at ad9361_main.v(465): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(466) " "Verilog HDL assignment warning at ad9361_main.v(466): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(467) " "Verilog HDL assignment warning at ad9361_main.v(467): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(468) " "Verilog HDL assignment warning at ad9361_main.v(468): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(476) " "Verilog HDL assignment warning at ad9361_main.v(476): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(477) " "Verilog HDL assignment warning at ad9361_main.v(477): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(478) " "Verilog HDL assignment warning at ad9361_main.v(478): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(479) " "Verilog HDL assignment warning at ad9361_main.v(479): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(480) " "Verilog HDL assignment warning at ad9361_main.v(480): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(481) " "Verilog HDL assignment warning at ad9361_main.v(481): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(482) " "Verilog HDL assignment warning at ad9361_main.v(482): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(483) " "Verilog HDL assignment warning at ad9361_main.v(483): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(484) " "Verilog HDL assignment warning at ad9361_main.v(484): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(485) " "Verilog HDL assignment warning at ad9361_main.v(485): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(486) " "Verilog HDL assignment warning at ad9361_main.v(486): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(487) " "Verilog HDL assignment warning at ad9361_main.v(487): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(488) " "Verilog HDL assignment warning at ad9361_main.v(488): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(489) " "Verilog HDL assignment warning at ad9361_main.v(489): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(490) " "Verilog HDL assignment warning at ad9361_main.v(490): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(491) " "Verilog HDL assignment warning at ad9361_main.v(491): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(492) " "Verilog HDL assignment warning at ad9361_main.v(492): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(493) " "Verilog HDL assignment warning at ad9361_main.v(493): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(494) " "Verilog HDL assignment warning at ad9361_main.v(494): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(495) " "Verilog HDL assignment warning at ad9361_main.v(495): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(496) " "Verilog HDL assignment warning at ad9361_main.v(496): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(497) " "Verilog HDL assignment warning at ad9361_main.v(497): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(499) " "Verilog HDL assignment warning at ad9361_main.v(499): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(500) " "Verilog HDL assignment warning at ad9361_main.v(500): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(501) " "Verilog HDL assignment warning at ad9361_main.v(501): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(502) " "Verilog HDL assignment warning at ad9361_main.v(502): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(503) " "Verilog HDL assignment warning at ad9361_main.v(503): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(504) " "Verilog HDL assignment warning at ad9361_main.v(504): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(505) " "Verilog HDL assignment warning at ad9361_main.v(505): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(506) " "Verilog HDL assignment warning at ad9361_main.v(506): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(507) " "Verilog HDL assignment warning at ad9361_main.v(507): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(508) " "Verilog HDL assignment warning at ad9361_main.v(508): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(509) " "Verilog HDL assignment warning at ad9361_main.v(509): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(510) " "Verilog HDL assignment warning at ad9361_main.v(510): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(511) " "Verilog HDL assignment warning at ad9361_main.v(511): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719232 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(512) " "Verilog HDL assignment warning at ad9361_main.v(512): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(513) " "Verilog HDL assignment warning at ad9361_main.v(513): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(514) " "Verilog HDL assignment warning at ad9361_main.v(514): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(515) " "Verilog HDL assignment warning at ad9361_main.v(515): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(516) " "Verilog HDL assignment warning at ad9361_main.v(516): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(517) " "Verilog HDL assignment warning at ad9361_main.v(517): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(518) " "Verilog HDL assignment warning at ad9361_main.v(518): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(519) " "Verilog HDL assignment warning at ad9361_main.v(519): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(526) " "Verilog HDL assignment warning at ad9361_main.v(526): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(527) " "Verilog HDL assignment warning at ad9361_main.v(527): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(528) " "Verilog HDL assignment warning at ad9361_main.v(528): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(529) " "Verilog HDL assignment warning at ad9361_main.v(529): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(530) " "Verilog HDL assignment warning at ad9361_main.v(530): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(531) " "Verilog HDL assignment warning at ad9361_main.v(531): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(532) " "Verilog HDL assignment warning at ad9361_main.v(532): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(533) " "Verilog HDL assignment warning at ad9361_main.v(533): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(534) " "Verilog HDL assignment warning at ad9361_main.v(534): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(535) " "Verilog HDL assignment warning at ad9361_main.v(535): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(536) " "Verilog HDL assignment warning at ad9361_main.v(536): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(537) " "Verilog HDL assignment warning at ad9361_main.v(537): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(538) " "Verilog HDL assignment warning at ad9361_main.v(538): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(539) " "Verilog HDL assignment warning at ad9361_main.v(539): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(540) " "Verilog HDL assignment warning at ad9361_main.v(540): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(541) " "Verilog HDL assignment warning at ad9361_main.v(541): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(542) " "Verilog HDL assignment warning at ad9361_main.v(542): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(543) " "Verilog HDL assignment warning at ad9361_main.v(543): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(544) " "Verilog HDL assignment warning at ad9361_main.v(544): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(545) " "Verilog HDL assignment warning at ad9361_main.v(545): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(546) " "Verilog HDL assignment warning at ad9361_main.v(546): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(547) " "Verilog HDL assignment warning at ad9361_main.v(547): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(548) " "Verilog HDL assignment warning at ad9361_main.v(548): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(549) " "Verilog HDL assignment warning at ad9361_main.v(549): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(550) " "Verilog HDL assignment warning at ad9361_main.v(550): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(551) " "Verilog HDL assignment warning at ad9361_main.v(551): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(554) " "Verilog HDL assignment warning at ad9361_main.v(554): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(558) " "Verilog HDL assignment warning at ad9361_main.v(558): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(572) " "Verilog HDL assignment warning at ad9361_main.v(572): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(573) " "Verilog HDL assignment warning at ad9361_main.v(573): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(574) " "Verilog HDL assignment warning at ad9361_main.v(574): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(575) " "Verilog HDL assignment warning at ad9361_main.v(575): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(576) " "Verilog HDL assignment warning at ad9361_main.v(576): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(577) " "Verilog HDL assignment warning at ad9361_main.v(577): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(578) " "Verilog HDL assignment warning at ad9361_main.v(578): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(579) " "Verilog HDL assignment warning at ad9361_main.v(579): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(580) " "Verilog HDL assignment warning at ad9361_main.v(580): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(581) " "Verilog HDL assignment warning at ad9361_main.v(581): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(582) " "Verilog HDL assignment warning at ad9361_main.v(582): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(583) " "Verilog HDL assignment warning at ad9361_main.v(583): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(584) " "Verilog HDL assignment warning at ad9361_main.v(584): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(585) " "Verilog HDL assignment warning at ad9361_main.v(585): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad9361_main.v(585) " "Verilog HDL assignment warning at ad9361_main.v(585): truncated value with size 32 to match size of target (4)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(586) " "Verilog HDL assignment warning at ad9361_main.v(586): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(587) " "Verilog HDL assignment warning at ad9361_main.v(587): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(588) " "Verilog HDL assignment warning at ad9361_main.v(588): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(589) " "Verilog HDL assignment warning at ad9361_main.v(589): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(596) " "Verilog HDL assignment warning at ad9361_main.v(596): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(597) " "Verilog HDL assignment warning at ad9361_main.v(597): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(598) " "Verilog HDL assignment warning at ad9361_main.v(598): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(599) " "Verilog HDL assignment warning at ad9361_main.v(599): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(600) " "Verilog HDL assignment warning at ad9361_main.v(600): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(601) " "Verilog HDL assignment warning at ad9361_main.v(601): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(602) " "Verilog HDL assignment warning at ad9361_main.v(602): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(603) " "Verilog HDL assignment warning at ad9361_main.v(603): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(604) " "Verilog HDL assignment warning at ad9361_main.v(604): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(605) " "Verilog HDL assignment warning at ad9361_main.v(605): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(606) " "Verilog HDL assignment warning at ad9361_main.v(606): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(607) " "Verilog HDL assignment warning at ad9361_main.v(607): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(608) " "Verilog HDL assignment warning at ad9361_main.v(608): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(609) " "Verilog HDL assignment warning at ad9361_main.v(609): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ad9361_main.v(609) " "Verilog HDL assignment warning at ad9361_main.v(609): truncated value with size 32 to match size of target (7)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(610) " "Verilog HDL assignment warning at ad9361_main.v(610): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(611) " "Verilog HDL assignment warning at ad9361_main.v(611): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(612) " "Verilog HDL assignment warning at ad9361_main.v(612): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(613) " "Verilog HDL assignment warning at ad9361_main.v(613): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(619) " "Verilog HDL assignment warning at ad9361_main.v(619): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(620) " "Verilog HDL assignment warning at ad9361_main.v(620): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(621) " "Verilog HDL assignment warning at ad9361_main.v(621): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(622) " "Verilog HDL assignment warning at ad9361_main.v(622): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(623) " "Verilog HDL assignment warning at ad9361_main.v(623): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(624) " "Verilog HDL assignment warning at ad9361_main.v(624): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(625) " "Verilog HDL assignment warning at ad9361_main.v(625): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(626) " "Verilog HDL assignment warning at ad9361_main.v(626): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(627) " "Verilog HDL assignment warning at ad9361_main.v(627): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(628) " "Verilog HDL assignment warning at ad9361_main.v(628): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(629) " "Verilog HDL assignment warning at ad9361_main.v(629): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(630) " "Verilog HDL assignment warning at ad9361_main.v(630): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(632) " "Verilog HDL assignment warning at ad9361_main.v(632): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(633) " "Verilog HDL assignment warning at ad9361_main.v(633): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(634) " "Verilog HDL assignment warning at ad9361_main.v(634): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(635) " "Verilog HDL assignment warning at ad9361_main.v(635): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(638) " "Verilog HDL assignment warning at ad9361_main.v(638): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(639) " "Verilog HDL assignment warning at ad9361_main.v(639): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(640) " "Verilog HDL assignment warning at ad9361_main.v(640): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(641) " "Verilog HDL assignment warning at ad9361_main.v(641): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(643) " "Verilog HDL assignment warning at ad9361_main.v(643): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(644) " "Verilog HDL assignment warning at ad9361_main.v(644): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(647) " "Verilog HDL assignment warning at ad9361_main.v(647): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(648) " "Verilog HDL assignment warning at ad9361_main.v(648): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(649) " "Verilog HDL assignment warning at ad9361_main.v(649): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(650) " "Verilog HDL assignment warning at ad9361_main.v(650): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(654) " "Verilog HDL assignment warning at ad9361_main.v(654): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(655) " "Verilog HDL assignment warning at ad9361_main.v(655): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(658) " "Verilog HDL assignment warning at ad9361_main.v(658): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(659) " "Verilog HDL assignment warning at ad9361_main.v(659): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(663) " "Verilog HDL assignment warning at ad9361_main.v(663): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(664) " "Verilog HDL assignment warning at ad9361_main.v(664): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(665) " "Verilog HDL assignment warning at ad9361_main.v(665): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(666) " "Verilog HDL assignment warning at ad9361_main.v(666): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(667) " "Verilog HDL assignment warning at ad9361_main.v(667): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(668) " "Verilog HDL assignment warning at ad9361_main.v(668): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(669) " "Verilog HDL assignment warning at ad9361_main.v(669): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(670) " "Verilog HDL assignment warning at ad9361_main.v(670): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(671) " "Verilog HDL assignment warning at ad9361_main.v(671): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(672) " "Verilog HDL assignment warning at ad9361_main.v(672): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(673) " "Verilog HDL assignment warning at ad9361_main.v(673): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(674) " "Verilog HDL assignment warning at ad9361_main.v(674): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(675) " "Verilog HDL assignment warning at ad9361_main.v(675): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(676) " "Verilog HDL assignment warning at ad9361_main.v(676): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(677) " "Verilog HDL assignment warning at ad9361_main.v(677): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719242 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(678) " "Verilog HDL assignment warning at ad9361_main.v(678): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(679) " "Verilog HDL assignment warning at ad9361_main.v(679): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(699) " "Verilog HDL assignment warning at ad9361_main.v(699): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(700) " "Verilog HDL assignment warning at ad9361_main.v(700): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(701) " "Verilog HDL assignment warning at ad9361_main.v(701): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(702) " "Verilog HDL assignment warning at ad9361_main.v(702): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(703) " "Verilog HDL assignment warning at ad9361_main.v(703): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(704) " "Verilog HDL assignment warning at ad9361_main.v(704): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(705) " "Verilog HDL assignment warning at ad9361_main.v(705): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(706) " "Verilog HDL assignment warning at ad9361_main.v(706): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(707) " "Verilog HDL assignment warning at ad9361_main.v(707): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(708) " "Verilog HDL assignment warning at ad9361_main.v(708): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(709) " "Verilog HDL assignment warning at ad9361_main.v(709): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(710) " "Verilog HDL assignment warning at ad9361_main.v(710): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(711) " "Verilog HDL assignment warning at ad9361_main.v(711): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(712) " "Verilog HDL assignment warning at ad9361_main.v(712): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(713) " "Verilog HDL assignment warning at ad9361_main.v(713): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(714) " "Verilog HDL assignment warning at ad9361_main.v(714): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(715) " "Verilog HDL assignment warning at ad9361_main.v(715): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(716) " "Verilog HDL assignment warning at ad9361_main.v(716): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(717) " "Verilog HDL assignment warning at ad9361_main.v(717): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(718) " "Verilog HDL assignment warning at ad9361_main.v(718): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(719) " "Verilog HDL assignment warning at ad9361_main.v(719): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(720) " "Verilog HDL assignment warning at ad9361_main.v(720): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(721) " "Verilog HDL assignment warning at ad9361_main.v(721): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(722) " "Verilog HDL assignment warning at ad9361_main.v(722): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(723) " "Verilog HDL assignment warning at ad9361_main.v(723): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(725) " "Verilog HDL assignment warning at ad9361_main.v(725): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(726) " "Verilog HDL assignment warning at ad9361_main.v(726): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(727) " "Verilog HDL assignment warning at ad9361_main.v(727): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(728) " "Verilog HDL assignment warning at ad9361_main.v(728): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(729) " "Verilog HDL assignment warning at ad9361_main.v(729): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(730) " "Verilog HDL assignment warning at ad9361_main.v(730): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(731) " "Verilog HDL assignment warning at ad9361_main.v(731): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(732) " "Verilog HDL assignment warning at ad9361_main.v(732): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(733) " "Verilog HDL assignment warning at ad9361_main.v(733): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(734) " "Verilog HDL assignment warning at ad9361_main.v(734): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(735) " "Verilog HDL assignment warning at ad9361_main.v(735): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(736) " "Verilog HDL assignment warning at ad9361_main.v(736): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(743) " "Verilog HDL assignment warning at ad9361_main.v(743): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(744) " "Verilog HDL assignment warning at ad9361_main.v(744): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(745) " "Verilog HDL assignment warning at ad9361_main.v(745): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(746) " "Verilog HDL assignment warning at ad9361_main.v(746): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(747) " "Verilog HDL assignment warning at ad9361_main.v(747): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(748) " "Verilog HDL assignment warning at ad9361_main.v(748): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(749) " "Verilog HDL assignment warning at ad9361_main.v(749): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(750) " "Verilog HDL assignment warning at ad9361_main.v(750): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(751) " "Verilog HDL assignment warning at ad9361_main.v(751): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(752) " "Verilog HDL assignment warning at ad9361_main.v(752): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(753) " "Verilog HDL assignment warning at ad9361_main.v(753): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(754) " "Verilog HDL assignment warning at ad9361_main.v(754): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(755) " "Verilog HDL assignment warning at ad9361_main.v(755): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(756) " "Verilog HDL assignment warning at ad9361_main.v(756): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(757) " "Verilog HDL assignment warning at ad9361_main.v(757): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(763) " "Verilog HDL assignment warning at ad9361_main.v(763): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(764) " "Verilog HDL assignment warning at ad9361_main.v(764): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(765) " "Verilog HDL assignment warning at ad9361_main.v(765): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(766) " "Verilog HDL assignment warning at ad9361_main.v(766): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(767) " "Verilog HDL assignment warning at ad9361_main.v(767): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(773) " "Verilog HDL assignment warning at ad9361_main.v(773): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(774) " "Verilog HDL assignment warning at ad9361_main.v(774): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(775) " "Verilog HDL assignment warning at ad9361_main.v(775): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(776) " "Verilog HDL assignment warning at ad9361_main.v(776): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(777) " "Verilog HDL assignment warning at ad9361_main.v(777): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(778) " "Verilog HDL assignment warning at ad9361_main.v(778): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(779) " "Verilog HDL assignment warning at ad9361_main.v(779): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(780) " "Verilog HDL assignment warning at ad9361_main.v(780): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(781) " "Verilog HDL assignment warning at ad9361_main.v(781): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ad9361_main.v(782) " "Verilog HDL assignment warning at ad9361_main.v(782): truncated value with size 32 to match size of target (6)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(782) " "Verilog HDL assignment warning at ad9361_main.v(782): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(783) " "Verilog HDL assignment warning at ad9361_main.v(783): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(790) " "Verilog HDL assignment warning at ad9361_main.v(790): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(791) " "Verilog HDL assignment warning at ad9361_main.v(791): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(792) " "Verilog HDL assignment warning at ad9361_main.v(792): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(793) " "Verilog HDL assignment warning at ad9361_main.v(793): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(794) " "Verilog HDL assignment warning at ad9361_main.v(794): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(795) " "Verilog HDL assignment warning at ad9361_main.v(795): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(796) " "Verilog HDL assignment warning at ad9361_main.v(796): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(797) " "Verilog HDL assignment warning at ad9361_main.v(797): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(798) " "Verilog HDL assignment warning at ad9361_main.v(798): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719252 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(799) " "Verilog HDL assignment warning at ad9361_main.v(799): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(800) " "Verilog HDL assignment warning at ad9361_main.v(800): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(802) " "Verilog HDL assignment warning at ad9361_main.v(802): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(803) " "Verilog HDL assignment warning at ad9361_main.v(803): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(804) " "Verilog HDL assignment warning at ad9361_main.v(804): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(805) " "Verilog HDL assignment warning at ad9361_main.v(805): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(806) " "Verilog HDL assignment warning at ad9361_main.v(806): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(807) " "Verilog HDL assignment warning at ad9361_main.v(807): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(808) " "Verilog HDL assignment warning at ad9361_main.v(808): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(809) " "Verilog HDL assignment warning at ad9361_main.v(809): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(810) " "Verilog HDL assignment warning at ad9361_main.v(810): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(811) " "Verilog HDL assignment warning at ad9361_main.v(811): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(812) " "Verilog HDL assignment warning at ad9361_main.v(812): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(813) " "Verilog HDL assignment warning at ad9361_main.v(813): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(814) " "Verilog HDL assignment warning at ad9361_main.v(814): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(815) " "Verilog HDL assignment warning at ad9361_main.v(815): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(816) " "Verilog HDL assignment warning at ad9361_main.v(816): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(817) " "Verilog HDL assignment warning at ad9361_main.v(817): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(825) " "Verilog HDL assignment warning at ad9361_main.v(825): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(826) " "Verilog HDL assignment warning at ad9361_main.v(826): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(827) " "Verilog HDL assignment warning at ad9361_main.v(827): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(828) " "Verilog HDL assignment warning at ad9361_main.v(828): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(829) " "Verilog HDL assignment warning at ad9361_main.v(829): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(830) " "Verilog HDL assignment warning at ad9361_main.v(830): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(831) " "Verilog HDL assignment warning at ad9361_main.v(831): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(832) " "Verilog HDL assignment warning at ad9361_main.v(832): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(833) " "Verilog HDL assignment warning at ad9361_main.v(833): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(834) " "Verilog HDL assignment warning at ad9361_main.v(834): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(835) " "Verilog HDL assignment warning at ad9361_main.v(835): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(836) " "Verilog HDL assignment warning at ad9361_main.v(836): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(837) " "Verilog HDL assignment warning at ad9361_main.v(837): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(838) " "Verilog HDL assignment warning at ad9361_main.v(838): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(839) " "Verilog HDL assignment warning at ad9361_main.v(839): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(840) " "Verilog HDL assignment warning at ad9361_main.v(840): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(841) " "Verilog HDL assignment warning at ad9361_main.v(841): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(842) " "Verilog HDL assignment warning at ad9361_main.v(842): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(843) " "Verilog HDL assignment warning at ad9361_main.v(843): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(844) " "Verilog HDL assignment warning at ad9361_main.v(844): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(845) " "Verilog HDL assignment warning at ad9361_main.v(845): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(846) " "Verilog HDL assignment warning at ad9361_main.v(846): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(847) " "Verilog HDL assignment warning at ad9361_main.v(847): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(848) " "Verilog HDL assignment warning at ad9361_main.v(848): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(849) " "Verilog HDL assignment warning at ad9361_main.v(849): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(850) " "Verilog HDL assignment warning at ad9361_main.v(850): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(851) " "Verilog HDL assignment warning at ad9361_main.v(851): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(852) " "Verilog HDL assignment warning at ad9361_main.v(852): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(853) " "Verilog HDL assignment warning at ad9361_main.v(853): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(854) " "Verilog HDL assignment warning at ad9361_main.v(854): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(855) " "Verilog HDL assignment warning at ad9361_main.v(855): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(856) " "Verilog HDL assignment warning at ad9361_main.v(856): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(857) " "Verilog HDL assignment warning at ad9361_main.v(857): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(858) " "Verilog HDL assignment warning at ad9361_main.v(858): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(859) " "Verilog HDL assignment warning at ad9361_main.v(859): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(860) " "Verilog HDL assignment warning at ad9361_main.v(860): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(861) " "Verilog HDL assignment warning at ad9361_main.v(861): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(862) " "Verilog HDL assignment warning at ad9361_main.v(862): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(863) " "Verilog HDL assignment warning at ad9361_main.v(863): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(864) " "Verilog HDL assignment warning at ad9361_main.v(864): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(865) " "Verilog HDL assignment warning at ad9361_main.v(865): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(866) " "Verilog HDL assignment warning at ad9361_main.v(866): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(867) " "Verilog HDL assignment warning at ad9361_main.v(867): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(874) " "Verilog HDL assignment warning at ad9361_main.v(874): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(875) " "Verilog HDL assignment warning at ad9361_main.v(875): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(876) " "Verilog HDL assignment warning at ad9361_main.v(876): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(877) " "Verilog HDL assignment warning at ad9361_main.v(877): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(878) " "Verilog HDL assignment warning at ad9361_main.v(878): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(879) " "Verilog HDL assignment warning at ad9361_main.v(879): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(880) " "Verilog HDL assignment warning at ad9361_main.v(880): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(881) " "Verilog HDL assignment warning at ad9361_main.v(881): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(882) " "Verilog HDL assignment warning at ad9361_main.v(882): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(888) " "Verilog HDL assignment warning at ad9361_main.v(888): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(889) " "Verilog HDL assignment warning at ad9361_main.v(889): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(890) " "Verilog HDL assignment warning at ad9361_main.v(890): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(891) " "Verilog HDL assignment warning at ad9361_main.v(891): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(892) " "Verilog HDL assignment warning at ad9361_main.v(892): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(893) " "Verilog HDL assignment warning at ad9361_main.v(893): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(894) " "Verilog HDL assignment warning at ad9361_main.v(894): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(895) " "Verilog HDL assignment warning at ad9361_main.v(895): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(896) " "Verilog HDL assignment warning at ad9361_main.v(896): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(897) " "Verilog HDL assignment warning at ad9361_main.v(897): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(898) " "Verilog HDL assignment warning at ad9361_main.v(898): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(899) " "Verilog HDL assignment warning at ad9361_main.v(899): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(900) " "Verilog HDL assignment warning at ad9361_main.v(900): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(901) " "Verilog HDL assignment warning at ad9361_main.v(901): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(902) " "Verilog HDL assignment warning at ad9361_main.v(902): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(903) " "Verilog HDL assignment warning at ad9361_main.v(903): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(904) " "Verilog HDL assignment warning at ad9361_main.v(904): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(905) " "Verilog HDL assignment warning at ad9361_main.v(905): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(906) " "Verilog HDL assignment warning at ad9361_main.v(906): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719262 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9361_main.v(917) " "Verilog HDL assignment warning at ad9361_main.v(917): truncated value with size 32 to match size of target (16)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(919) " "Verilog HDL assignment warning at ad9361_main.v(919): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9361_main.v(927) " "Verilog HDL assignment warning at ad9361_main.v(927): truncated value with size 32 to match size of target (16)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9361_main.v(929) " "Verilog HDL assignment warning at ad9361_main.v(929): truncated value with size 32 to match size of target (16)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(933) " "Verilog HDL assignment warning at ad9361_main.v(933): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(934) " "Verilog HDL assignment warning at ad9361_main.v(934): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(935) " "Verilog HDL assignment warning at ad9361_main.v(935): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(936) " "Verilog HDL assignment warning at ad9361_main.v(936): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(937) " "Verilog HDL assignment warning at ad9361_main.v(937): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(938) " "Verilog HDL assignment warning at ad9361_main.v(938): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(939) " "Verilog HDL assignment warning at ad9361_main.v(939): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(940) " "Verilog HDL assignment warning at ad9361_main.v(940): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(941) " "Verilog HDL assignment warning at ad9361_main.v(941): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(942) " "Verilog HDL assignment warning at ad9361_main.v(942): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(943) " "Verilog HDL assignment warning at ad9361_main.v(943): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(944) " "Verilog HDL assignment warning at ad9361_main.v(944): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(945) " "Verilog HDL assignment warning at ad9361_main.v(945): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(951) " "Verilog HDL assignment warning at ad9361_main.v(951): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(952) " "Verilog HDL assignment warning at ad9361_main.v(952): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(953) " "Verilog HDL assignment warning at ad9361_main.v(953): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(954) " "Verilog HDL assignment warning at ad9361_main.v(954): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(955) " "Verilog HDL assignment warning at ad9361_main.v(955): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_main.v(956) " "Verilog HDL assignment warning at ad9361_main.v(956): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719272 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9361_wr_rd AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|ad9361_wr_rd:ad9361_wr_rd_inst " "Elaborating entity \"ad9361_wr_rd\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|ad9361_wr_rd:ad9361_wr_rd_inst\"" {  } { { "ad9361/ad9361_main.v" "ad9361_wr_rd_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ad9361_wr_rd.v(74) " "Verilog HDL assignment warning at ad9361_wr_rd.v(74): truncated value with size 32 to match size of target (2)" {  } { { "ad9361/ad9361_wr_rd.v" "" { Text "Z:/Lab 4/ad9361/ad9361_wr_rd.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719302 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_wr_rd.v(109) " "Verilog HDL assignment warning at ad9361_wr_rd.v(109): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_wr_rd.v" "" { Text "Z:/Lab 4/ad9361/ad9361_wr_rd.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719302 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ad9361_wr_rd.v(114) " "Verilog HDL assignment warning at ad9361_wr_rd.v(114): truncated value with size 32 to match size of target (2)" {  } { { "ad9361/ad9361_wr_rd.v" "" { Text "Z:/Lab 4/ad9361/ad9361_wr_rd.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719302 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ad9361_wr_rd.v(153) " "Verilog HDL assignment warning at ad9361_wr_rd.v(153): truncated value with size 32 to match size of target (8)" {  } { { "ad9361/ad9361_wr_rd.v" "" { Text "Z:/Lab 4/ad9361/ad9361_wr_rd.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966719302 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128word_TX_fir AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst " "Elaborating entity \"rom_128word_TX_fir\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst\"" {  } { { "ad9361/ad9361_main.v" "rom_128word_TX_fir_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128word_TX_fir.v" "altsyncram_component" { Text "Z:/Lab 4/ad9361/rom_128word_TX_fir.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128word_TX_fir.v" "" { Text "Z:/Lab 4/ad9361/rom_128word_TX_fir.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ad9361/mif/rom_128word_TX_fir.mif " "Parameter \"init_file\" = \"ad9361/mif/rom_128word_TX_fir.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966719565 ""}  } { { "ad9361/rom_128word_TX_fir.v" "" { Text "Z:/Lab 4/ad9361/rom_128word_TX_fir.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966719565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tch1 " "Found entity 1: altsyncram_tch1" {  } { { "db/altsyncram_tch1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_tch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966719701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966719701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tch1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst\|altsyncram:altsyncram_component\|altsyncram_tch1:auto_generated " "Elaborating entity \"altsyncram_tch1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_TX_fir:rom_128word_TX_fir_inst\|altsyncram:altsyncram_component\|altsyncram_tch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128word_RX_fir AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst " "Elaborating entity \"rom_128word_RX_fir\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst\"" {  } { { "ad9361/ad9361_main.v" "rom_128word_RX_fir_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966719947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128word_RX_fir.v" "altsyncram_component" { Text "Z:/Lab 4/ad9361/rom_128word_RX_fir.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128word_RX_fir.v" "" { Text "Z:/Lab 4/ad9361/rom_128word_RX_fir.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ad9361/mif/rom_128word_RX_fir.mif " "Parameter \"init_file\" = \"ad9361/mif/rom_128word_RX_fir.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720023 ""}  } { { "ad9361/rom_128word_RX_fir.v" "" { Text "Z:/Lab 4/ad9361/rom_128word_RX_fir.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966720023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rch1 " "Found entity 1: altsyncram_rch1" {  } { { "db/altsyncram_rch1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_rch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966720150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966720150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rch1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst\|altsyncram:altsyncram_component\|altsyncram_rch1:auto_generated " "Elaborating entity \"altsyncram_rch1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128word_RX_fir:rom_128word_RX_fir_inst\|altsyncram:altsyncram_component\|altsyncram_rch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16byte_Mixer_Gain AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst " "Elaborating entity \"rom_16byte_Mixer_Gain\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\"" {  } { { "ad9361/ad9361_main.v" "rom_16byte_Mixer_Gain_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_16byte_Mixer_Gain.v" "altsyncram_component" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_Gain.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_16byte_Mixer_Gain.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_Gain.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ad9361/mif/rom_16byte_Mixer_Gain.mif " "Parameter \"init_file\" = \"ad9361/mif/rom_16byte_Mixer_Gain.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720472 ""}  } { { "ad9361/rom_16byte_Mixer_Gain.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_Gain.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966720472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkh1 " "Found entity 1: altsyncram_hkh1" {  } { { "db/altsyncram_hkh1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_hkh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966720606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966720606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkh1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component\|altsyncram_hkh1:auto_generated " "Elaborating entity \"altsyncram_hkh1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component\|altsyncram_hkh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16byte_Mixer_Bias AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst " "Elaborating entity \"rom_16byte_Mixer_Bias\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst\"" {  } { { "ad9361/ad9361_main.v" "rom_16byte_Mixer_Bias_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_16byte_Mixer_Bias.v" "altsyncram_component" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_Bias.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_16byte_Mixer_Bias.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_Bias.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966720868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ad9361/mif/rom_16byte_Mixer_Bias.mif " "Parameter \"init_file\" = \"ad9361/mif/rom_16byte_Mixer_Bias.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966720868 ""}  } { { "ad9361/rom_16byte_Mixer_Bias.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_Bias.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966720868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ikh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ikh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ikh1 " "Found entity 1: altsyncram_ikh1" {  } { { "db/altsyncram_ikh1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_ikh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966720998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966720998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ikh1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst\|altsyncram:altsyncram_component\|altsyncram_ikh1:auto_generated " "Elaborating entity \"altsyncram_ikh1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst\|altsyncram:altsyncram_component\|altsyncram_ikh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16byte_Mixer_GM AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst " "Elaborating entity \"rom_16byte_Mixer_GM\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst\"" {  } { { "ad9361/ad9361_main.v" "rom_16byte_Mixer_GM_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_16byte_Mixer_GM.v" "altsyncram_component" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_GM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_16byte_Mixer_GM.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_GM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ad9361/mif/rom_16byte_Mixer_GM.mif " "Parameter \"init_file\" = \"ad9361/mif/rom_16byte_Mixer_GM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721241 ""}  } { { "ad9361/rom_16byte_Mixer_GM.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_GM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966721241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7eh1 " "Found entity 1: altsyncram_7eh1" {  } { { "db/altsyncram_7eh1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_7eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966721367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966721367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7eh1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst\|altsyncram:altsyncram_component\|altsyncram_7eh1:auto_generated " "Elaborating entity \"altsyncram_7eh1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst\|altsyncram:altsyncram_component\|altsyncram_7eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128byte_RX_GAIN_DATA1_H AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst " "Elaborating entity \"rom_128byte_RX_GAIN_DATA1_H\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst\"" {  } { { "ad9361/ad9361_main.v" "rom_128byte_RX_GAIN_DATA1_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128byte_RX_GAIN_DATA1_H.v" "altsyncram_component" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA1_H.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128byte_RX_GAIN_DATA1_H.v" "" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA1_H.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ad9361/mif/rom_128byte_RX_GAIN_DATA1_H.mif " "Parameter \"init_file\" = \"ad9361/mif/rom_128byte_RX_GAIN_DATA1_H.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966721640 ""}  } { { "ad9361/rom_128byte_RX_GAIN_DATA1_H.v" "" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA1_H.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966721640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5i1 " "Found entity 1: altsyncram_j5i1" {  } { { "db/altsyncram_j5i1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_j5i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966721770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966721770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5i1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst\|altsyncram:altsyncram_component\|altsyncram_j5i1:auto_generated " "Elaborating entity \"altsyncram_j5i1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst\|altsyncram:altsyncram_component\|altsyncram_j5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128byte_RX_GAIN_DATA2_H AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst " "Elaborating entity \"rom_128byte_RX_GAIN_DATA2_H\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst\"" {  } { { "ad9361/ad9361_main.v" "rom_128byte_RX_GAIN_DATA2_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966721958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128byte_RX_GAIN_DATA2_H.v" "altsyncram_component" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA2_H.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128byte_RX_GAIN_DATA2_H.v" "" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA2_H.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ad9361/mif/rom_128byte_RX_GAIN_DATA2_H.mif " "Parameter \"init_file\" = \"ad9361/mif/rom_128byte_RX_GAIN_DATA2_H.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722045 ""}  } { { "ad9361/rom_128byte_RX_GAIN_DATA2_H.v" "" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA2_H.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966722045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5i1 " "Found entity 1: altsyncram_k5i1" {  } { { "db/altsyncram_k5i1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_k5i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966722177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966722177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k5i1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst\|altsyncram:altsyncram_component\|altsyncram_k5i1:auto_generated " "Elaborating entity \"altsyncram_k5i1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst\|altsyncram:altsyncram_component\|altsyncram_k5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128byte_RX_GAIN_DATA3_H AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst " "Elaborating entity \"rom_128byte_RX_GAIN_DATA3_H\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst\"" {  } { { "ad9361/ad9361_main.v" "rom_128byte_RX_GAIN_DATA3_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128byte_RX_GAIN_DATA3_H.v" "altsyncram_component" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA3_H.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_128byte_RX_GAIN_DATA3_H.v" "" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA3_H.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ad9361/mif/rom_128byte_RX_GAIN_DATA3_H.mif " "Parameter \"init_file\" = \"ad9361/mif/rom_128byte_RX_GAIN_DATA3_H.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722452 ""}  } { { "ad9361/rom_128byte_RX_GAIN_DATA3_H.v" "" { Text "Z:/Lab 4/ad9361/rom_128byte_RX_GAIN_DATA3_H.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966722452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5i1 " "Found entity 1: altsyncram_l5i1" {  } { { "db/altsyncram_l5i1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_l5i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966722584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966722584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5i1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst\|altsyncram:altsyncram_component\|altsyncram_l5i1:auto_generated " "Elaborating entity \"altsyncram_l5i1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst\|altsyncram:altsyncram_component\|altsyncram_l5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_64byte_AD_SETUP AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst " "Elaborating entity \"rom_64byte_AD_SETUP\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst\"" {  } { { "ad9361/ad9361_main.v" "rom_64byte_AD_SETUP_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_64byte_AD_SETUP.v" "altsyncram_component" { Text "Z:/Lab 4/ad9361/rom_64byte_AD_SETUP.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst\|altsyncram:altsyncram_component\"" {  } { { "ad9361/rom_64byte_AD_SETUP.v" "" { Text "Z:/Lab 4/ad9361/rom_64byte_AD_SETUP.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ad9361/mif/rom_64byte_AD_SETUP.mif " "Parameter \"init_file\" = \"ad9361/mif/rom_64byte_AD_SETUP.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966722843 ""}  } { { "ad9361/rom_64byte_AD_SETUP.v" "" { Text "Z:/Lab 4/ad9361/rom_64byte_AD_SETUP.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966722843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ceh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ceh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ceh1 " "Found entity 1: altsyncram_ceh1" {  } { { "db/altsyncram_ceh1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_ceh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966722972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966722972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ceh1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst\|altsyncram:altsyncram_component\|altsyncram_ceh1:auto_generated " "Elaborating entity \"altsyncram_ceh1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst\|altsyncram:altsyncram_component\|altsyncram_ceh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966722992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_data_buf AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst " "Elaborating entity \"receive_data_buf\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\"" {  } { { "ad9361/ad9361_main.v" "receive_data_buf_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966723148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_buffer receive_data_buf.v(49) " "Verilog HDL or VHDL warning at receive_data_buf.v(49): object \"en_buffer\" assigned a value but never read" {  } { { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621966723168 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_cnt2 receive_data_buf.v(68) " "Verilog HDL or VHDL warning at receive_data_buf.v(68): object \"FIFO_cnt2\" assigned a value but never read" {  } { { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621966723168 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in_low_d1 receive_data_buf.v(129) " "Verilog HDL or VHDL warning at receive_data_buf.v(129): object \"data_in_low_d1\" assigned a value but never read" {  } { { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621966723168 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_I_R_temp_d1 receive_data_buf.v(130) " "Verilog HDL or VHDL warning at receive_data_buf.v(130): object \"data_I_R_temp_d1\" assigned a value but never read" {  } { { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621966723168 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_Q_R_temp_d1 receive_data_buf.v(131) " "Verilog HDL or VHDL warning at receive_data_buf.v(131): object \"data_Q_R_temp_d1\" assigned a value but never read" {  } { { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621966723168 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 receive_data_buf.v(58) " "Verilog HDL assignment warning at receive_data_buf.v(58): truncated value with size 32 to match size of target (3)" {  } { { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966723168 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_data receive_data_buf.v(31) " "Output port \"adc_data\" at receive_data_buf.v(31) has no driver" {  } { { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621966723168 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l_clk receive_data_buf.v(33) " "Output port \"l_clk\" at receive_data_buf.v(33) has no driver" {  } { { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621966723168 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_BUF AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_data_in " "Elaborating entity \"IO_BUF\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_data_in\"" {  } { { "ad9361/receive_data_buf.v" "IO_BUF_inst_data_in" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966723188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_BUF_iobuf_in_41i AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_data_in\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component " "Elaborating entity \"IO_BUF_iobuf_in_41i\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_data_in\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\"" {  } { { "ad9361/IO_BUF.v" "IO_BUF_iobuf_in_41i_component" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966723228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDIO_IN AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst " "Elaborating entity \"DDIO_IN\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst\"" {  } { { "ad9361/receive_data_buf.v" "DDIO_IN_inst" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966723264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ad9361/DDIO_IN.v" "ALTDDIO_IN_component" { Text "Z:/Lab 4/ad9361/DDIO_IN.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966723405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ad9361/DDIO_IN.v" "" { Text "Z:/Lab 4/ad9361/DDIO_IN.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966723425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966723425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966723425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966723425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966723425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966723425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 6 " "Parameter \"width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966723425 ""}  } { { "ad9361/DDIO_IN.v" "" { Text "Z:/Lab 4/ad9361/DDIO_IN.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966723425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_v9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_v9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_v9f " "Found entity 1: ddio_in_v9f" {  } { { "db/ddio_in_v9f.tdf" "" { Text "Z:/Lab 4/db/ddio_in_v9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966723542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966723542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_v9f AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_v9f:auto_generated " "Elaborating entity \"ddio_in_v9f\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|DDIO_IN:DDIO_IN_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_v9f:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966723552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_data_fifo AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2 " "Elaborating entity \"transmit_data_fifo\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\"" {  } { { "ad9361/receive_data_buf.v" "receive_data_fifo_U2" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966723814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\"" {  } { { "ad9361/transmit_data_fifo.v" "dcfifo_component" { Text "Z:/Lab 4/ad9361/transmit_data_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966724378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\"" {  } { { "ad9361/transmit_data_fifo.v" "" { Text "Z:/Lab 4/ad9361/transmit_data_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966724398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component " "Instantiated megafunction \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966724398 ""}  } { { "ad9361/transmit_data_fifo.v" "" { Text "Z:/Lab 4/ad9361/transmit_data_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966724398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_02k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_02k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_02k1 " "Found entity 1: dcfifo_02k1" {  } { { "db/dcfifo_02k1.tdf" "" { Text "Z:/Lab 4/db/dcfifo_02k1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966724564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966724564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_02k1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated " "Elaborating entity \"dcfifo_02k1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966724574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8g6 " "Found entity 1: a_graycounter_8g6" {  } { { "db/a_graycounter_8g6.tdf" "" { Text "Z:/Lab 4/db/a_graycounter_8g6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966724701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966724701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8g6 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|a_graycounter_8g6:rdptr_g1p " "Elaborating entity \"a_graycounter_8g6\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|a_graycounter_8g6:rdptr_g1p\"" {  } { { "db/dcfifo_02k1.tdf" "rdptr_g1p" { Text "Z:/Lab 4/db/dcfifo_02k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966724721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4ub " "Found entity 1: a_graycounter_4ub" {  } { { "db/a_graycounter_4ub.tdf" "" { Text "Z:/Lab 4/db/a_graycounter_4ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966724847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966724847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4ub AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|a_graycounter_4ub:wrptr_g1p " "Elaborating entity \"a_graycounter_4ub\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|a_graycounter_4ub:wrptr_g1p\"" {  } { { "db/dcfifo_02k1.tdf" "wrptr_g1p" { Text "Z:/Lab 4/db/dcfifo_02k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966724867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ia1 " "Found entity 1: altsyncram_6ia1" {  } { { "db/altsyncram_6ia1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_6ia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966724993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966724993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ia1 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|altsyncram_6ia1:fifo_ram " "Elaborating entity \"altsyncram_6ia1\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|altsyncram_6ia1:fifo_ram\"" {  } { { "db/dcfifo_02k1.tdf" "fifo_ram" { Text "Z:/Lab 4/db/dcfifo_02k1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966725023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c9l " "Found entity 1: alt_synch_pipe_c9l" {  } { { "db/alt_synch_pipe_c9l.tdf" "" { Text "Z:/Lab 4/db/alt_synch_pipe_c9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966725103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966725103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c9l AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c9l\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\"" {  } { { "db/dcfifo_02k1.tdf" "rs_dgwp" { Text "Z:/Lab 4/db/dcfifo_02k1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966725123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "Z:/Lab 4/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966725209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966725209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\|dffpipe_tu8:dffpipe10 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\|dffpipe_tu8:dffpipe10\"" {  } { { "db/alt_synch_pipe_c9l.tdf" "dffpipe10" { Text "Z:/Lab 4/db/alt_synch_pipe_c9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966725249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "Z:/Lab 4/db/alt_synch_pipe_d9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966725334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966725334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\"" {  } { { "db/dcfifo_02k1.tdf" "ws_dgrp" { Text "Z:/Lab 4/db/dcfifo_02k1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966725354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "Z:/Lab 4/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966725441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966725441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\|dffpipe_uu8:dffpipe13 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\|dffpipe_uu8:dffpipe13\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe13" { Text "Z:/Lab 4/db/alt_synch_pipe_d9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966725471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "Z:/Lab 4/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966725607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966725607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|cmpr_su5:rdempty_eq_comp " "Elaborating entity \"cmpr_su5\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|transmit_data_fifo:receive_data_fifo_U2\|dcfifo:dcfifo_component\|dcfifo_02k1:auto_generated\|cmpr_su5:rdempty_eq_comp\"" {  } { { "db/dcfifo_02k1.tdf" "rdempty_eq_comp" { Text "Z:/Lab 4/db/dcfifo_02k1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966725627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_data_buf AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|transmit_data_buf:transmitter_data_buf_inst " "Elaborating entity \"transmit_data_buf\" for hierarchy \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|transmit_data_buf:transmitter_data_buf_inst\"" {  } { { "ad9361/ad9361_main.v" "transmitter_data_buf_inst" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966725772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_buffer transmit_data_buf.v(87) " "Verilog HDL or VHDL warning at transmit_data_buf.v(87): object \"en_buffer\" assigned a value but never read" {  } { { "ad9361/transmit_data_buf.v" "" { Text "Z:/Lab 4/ad9361/transmit_data_buf.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621966725792 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 transmit_data_buf.v(141) " "Verilog HDL assignment warning at transmit_data_buf.v(141): truncated value with size 32 to match size of target (2)" {  } { { "ad9361/transmit_data_buf.v" "" { Text "Z:/Lab 4/ad9361/transmit_data_buf.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621966725792 "|MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst " "Elaborating entity \"MCC150_TransceiverBPSK\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\"" {  } { { "MCC150_top.bdf" "MCC150_TransceiverBPSK_inst" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 456 360 576 600 "MCC150_TransceiverBPSK_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966726524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_PRBSGenerator MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator " "Elaborating entity \"MCC150_TransceiverBPSK_PRBSGenerator\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "thePRBSGenerator" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966726564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" "DualMem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966726664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966726680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator_DualMem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator_DualMem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966726680 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966726680 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_ig64.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ig64.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966726790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_ig64.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_ig64.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_ig64 " "Found entity 1: altera_syncram_ig64" {  } { { "db/altera_syncram_ig64.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ig64.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966726790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966726790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_ig64 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem\|altera_syncram_ig64:auto_generated " "Elaborating entity \"altera_syncram_ig64\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem\|altera_syncram_ig64:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966726810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uee4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uee4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uee4 " "Found entity 1: altsyncram_uee4" {  } { { "db/altsyncram_uee4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_uee4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966726930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966726930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uee4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem\|altera_syncram_ig64:auto_generated\|altsyncram_uee4:altsyncram1 " "Elaborating entity \"altsyncram_uee4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|altera_syncram:DualMem_dmem\|altera_syncram_ig64:auto_generated\|altsyncram_uee4:altsyncram1\"" {  } { { "db/altera_syncram_ig64.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_ig64.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966726950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|dspba_delay:redist1_DualMem_r_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|dspba_delay:redist1_DualMem_r_1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" "redist1_DualMem_r_1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|dspba_delay:redist0_Sequence_rsrvd_fix_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator\|dspba_delay:redist0_Sequence_rsrvd_fix_q_3\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" "redist0_Sequence_rsrvd_fix_q_3" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_Modulator MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Modulator:theModulator " "Elaborating entity \"MCC150_TransceiverBPSK_Modulator\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Modulator:theModulator\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theModulator" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Modulator:theModulator\|dspba_delay:redist1_ChannelIn_in_2_dc_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Modulator:theModulator\|dspba_delay:redist1_ChannelIn_in_2_dc_1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Modulator.vhd" "redist1_ChannelIn_in_2_dc_1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Modulator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_InterpolatingFIR MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR " "Elaborating entity \"MCC150_TransceiverBPSK_InterpolatingFIR\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theInterpolatingFIR" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "u0_m0_wo0_wi0_r0_memr4_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 587 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727323 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 587 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966727323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_dbv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_dbv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_dbv3 " "Found entity 1: altera_syncram_dbv3" {  } { { "db/altera_syncram_dbv3.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_dbv3.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966727428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966727428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_dbv3 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem\|altera_syncram_dbv3:auto_generated " "Elaborating entity \"altera_syncram_dbv3\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem\|altera_syncram_dbv3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eo94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eo94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eo94 " "Found entity 1: altsyncram_eo94" {  } { { "db/altsyncram_eo94.tdf" "" { Text "Z:/Lab 4/db/altsyncram_eo94.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966727564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966727564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eo94 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem\|altera_syncram_dbv3:auto_generated\|altsyncram_eo94:altsyncram1 " "Elaborating entity \"altsyncram_eo94\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem\|altera_syncram_dbv3:auto_generated\|altsyncram_eo94:altsyncram1\"" {  } { { "db/altera_syncram_dbv3.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_dbv3.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "u0_m0_wo0_compute" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "u0_m0_wo0_wi0_r0_delayr1_mem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 799 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6 " "Parameter \"numwords_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 48 " "Parameter \"width_b\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6 " "Parameter \"numwords_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966727827 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 799 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966727827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_9a14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_9a14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_9a14 " "Found entity 1: altera_syncram_9a14" {  } { { "db/altera_syncram_9a14.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_9a14.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966727937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966727937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_9a14 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\|altera_syncram_9a14:auto_generated " "Elaborating entity \"altera_syncram_9a14\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\|altera_syncram_9a14:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966727957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_anb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_anb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_anb4 " "Found entity 1: altsyncram_anb4" {  } { { "db/altsyncram_anb4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_anb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966728083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966728083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_anb4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\|altera_syncram_9a14:auto_generated\|altsyncram_anb4:altsyncram1 " "Elaborating entity \"altsyncram_anb4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\|altera_syncram_9a14:auto_generated\|altsyncram_anb4:altsyncram1\"" {  } { { "db/altera_syncram_9a14.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_9a14.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|dspba_delay:d_xIn_0_13\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "d_xIn_0_13" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|dspba_delay:u0_m0_wo0_cma0_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR\|dspba_delay:u0_m0_wo0_cma0_delay\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" "u0_m0_wo0_cma0_delay" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_InterpolatingFIR.vhd" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_Scale MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Scale:theScale " "Elaborating entity \"MCC150_TransceiverBPSK_Scale\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Scale:theScale\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theScale" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_Magnitude2 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2 " "Elaborating entity \"MCC150_TransceiverBPSK_Magnitude2\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theMagnitude2" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:Mult_Add_Mult1_merged_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:Mult_Add_Mult1_merged_cma_delay\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "Mult_Add_Mult1_merged_cma_delay" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "cPrimeTableOut_uid44_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 693 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid44_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid44_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966728801 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 693 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966728801 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_ml84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ml84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966728907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_ml84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_ml84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_ml84 " "Found entity 1: altera_syncram_ml84" {  } { { "db/altera_syncram_ml84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ml84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966728907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966728907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_ml84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\|altera_syncram_ml84:auto_generated " "Elaborating entity \"altera_syncram_ml84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\|altera_syncram_ml84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966728927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2kg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2kg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2kg4 " "Found entity 1: altsyncram_2kg4" {  } { { "db/altsyncram_2kg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_2kg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966729054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966729054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2kg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\|altera_syncram_ml84:auto_generated\|altsyncram_2kg4:altsyncram1 " "Elaborating entity \"altsyncram_2kg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\|altera_syncram_ml84:auto_generated\|altsyncram_2kg4:altsyncram1\"" {  } { { "db/altera_syncram_ml84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_ml84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "cPrimeTableOut_uid43_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid43_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid43_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729190 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966729190 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_ll84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ll84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966729293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_ll84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_ll84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_ll84 " "Found entity 1: altera_syncram_ll84" {  } { { "db/altera_syncram_ll84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ll84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966729293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966729293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_ll84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\|altera_syncram_ll84:auto_generated " "Elaborating entity \"altera_syncram_ll84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\|altera_syncram_ll84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1kg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1kg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1kg4 " "Found entity 1: altsyncram_1kg4" {  } { { "db/altsyncram_1kg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_1kg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966729439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966729439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1kg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\|altera_syncram_ll84:auto_generated\|altsyncram_1kg4:altsyncram1 " "Elaborating entity \"altsyncram_1kg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\|altera_syncram_ll84:auto_generated\|altsyncram_1kg4:altsyncram1\"" {  } { { "db/altera_syncram_ll84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_ll84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "cPrimeTableOut_uid42_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 753 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid42_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid42_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729582 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 753 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966729582 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_kl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_kl84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966729688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_kl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_kl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_kl84 " "Found entity 1: altera_syncram_kl84" {  } { { "db/altera_syncram_kl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_kl84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966729688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966729688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_kl84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\|altera_syncram_kl84:auto_generated " "Elaborating entity \"altera_syncram_kl84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\|altera_syncram_kl84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0kg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0kg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0kg4 " "Found entity 1: altsyncram_0kg4" {  } { { "db/altsyncram_0kg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_0kg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966729834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966729834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0kg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\|altera_syncram_kl84:auto_generated\|altsyncram_0kg4:altsyncram1 " "Elaborating entity \"altsyncram_0kg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\|altera_syncram_kl84:auto_generated\|altsyncram_0kg4:altsyncram1\"" {  } { { "db/altera_syncram_kl84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_kl84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "cPrimeTableOut_uid41_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 783 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966729979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid41_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid41_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966729979 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 783 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966729979 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_jl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_jl84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966730085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_jl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_jl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_jl84 " "Found entity 1: altera_syncram_jl84" {  } { { "db/altera_syncram_jl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_jl84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966730085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966730085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_jl84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\|altera_syncram_jl84:auto_generated " "Elaborating entity \"altera_syncram_jl84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\|altera_syncram_jl84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vjg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vjg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vjg4 " "Found entity 1: altsyncram_vjg4" {  } { { "db/altsyncram_vjg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_vjg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966730228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966730228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vjg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\|altera_syncram_jl84:auto_generated\|altsyncram_vjg4:altsyncram1 " "Elaborating entity \"altsyncram_vjg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\|altera_syncram_jl84:auto_generated\|altsyncram_vjg4:altsyncram1\"" {  } { { "db/altera_syncram_jl84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_jl84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "cPrimeTableOut_uid40_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 813 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid40_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid40_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730377 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 813 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966730377 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_il84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_il84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966730483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_il84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_il84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_il84 " "Found entity 1: altera_syncram_il84" {  } { { "db/altera_syncram_il84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_il84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966730483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966730483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_il84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\|altera_syncram_il84:auto_generated " "Elaborating entity \"altera_syncram_il84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\|altera_syncram_il84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujg4 " "Found entity 1: altsyncram_ujg4" {  } { { "db/altsyncram_ujg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_ujg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966730625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966730625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ujg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\|altera_syncram_il84:auto_generated\|altsyncram_ujg4:altsyncram1 " "Elaborating entity \"altsyncram_ujg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\|altera_syncram_il84:auto_generated\|altsyncram_ujg4:altsyncram1\"" {  } { { "db/altera_syncram_il84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_il84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist3_x1_uid33_Sqrt_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist3_x1_uid33_Sqrt_b_2\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "redist3_x1_uid33_Sqrt_b_2" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist1_x2_uid36_Sqrt_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist1_x2_uid36_Sqrt_b_2\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "redist1_x2_uid36_Sqrt_b_2" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:resultFull_uid48_Sqrt_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:resultFull_uid48_Sqrt_cma_delay\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "resultFull_uid48_Sqrt_cma_delay" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist6_Convert_sel_x_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist6_Convert_sel_x_b_1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "redist6_Convert_sel_x_b_1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "redist5_ChannelIn_in_4_dc_9_mem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 1660 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966730929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7 " "Parameter \"numwords_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 7 " "Parameter \"numwords_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966730929 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 1660 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966730929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_3714.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_3714.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_3714 " "Found entity 1: altera_syncram_3714" {  } { { "db/altera_syncram_3714.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_3714.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966731043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966731043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_3714 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem\|altera_syncram_3714:auto_generated " "Elaborating entity \"altera_syncram_3714\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem\|altera_syncram_3714:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kb4 " "Found entity 1: altsyncram_4kb4" {  } { { "db/altsyncram_4kb4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_4kb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966731189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966731189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kb4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem\|altera_syncram_3714:auto_generated\|altsyncram_4kb4:altsyncram1 " "Elaborating entity \"altsyncram_4kb4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|altera_syncram:redist5_ChannelIn_in_4_dc_9_mem_dmem\|altera_syncram_3714:auto_generated\|altsyncram_4kb4:altsyncram1\"" {  } { { "db/altera_syncram_3714.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_3714.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist4_ChannelIn_in_3_dv_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|dspba_delay:redist4_ChannelIn_in_3_dv_9\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "redist4_ChannelIn_in_3_dv_9" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_AverageMagnitude3 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3 " "Elaborating entity \"MCC150_TransceiverBPSK_AverageMagnitude3\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theAverageMagnitude3" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3\|dspba_delay:redist3_ChannelIn_in_1_Mag_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3\|dspba_delay:redist3_ChannelIn_in_1_Mag_2\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" "redist3_ChannelIn_in_1_Mag_2" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3\|dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude3_latch_1L_Mux_x_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3\|dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude3_latch_1L_Mux_x_q_1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" "redist5_MCC150_TransceiverBPSK_AverageMagnitude3_latch_1L_Mux_x_q_1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3\|dspba_delay:redist2_ChannelIn_in_3_dc_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3\|dspba_delay:redist2_ChannelIn_in_3_dc_2\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" "redist2_ChannelIn_in_3_dc_2" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_AverageMagnitude3.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_Magnitude1 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1 " "Elaborating entity \"MCC150_TransceiverBPSK_Magnitude1\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theMagnitude1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "cPrimeTableOut_uid44_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 693 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid44_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid44_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966731617 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 693 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966731617 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_nl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_nl84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966731729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_nl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_nl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_nl84 " "Found entity 1: altera_syncram_nl84" {  } { { "db/altera_syncram_nl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_nl84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966731729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966731729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_nl84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\|altera_syncram_nl84:auto_generated " "Elaborating entity \"altera_syncram_nl84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\|altera_syncram_nl84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3kg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3kg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3kg4 " "Found entity 1: altsyncram_3kg4" {  } { { "db/altsyncram_3kg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_3kg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966731878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966731878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3kg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\|altera_syncram_nl84:auto_generated\|altsyncram_3kg4:altsyncram1 " "Elaborating entity \"altsyncram_3kg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem\|altera_syncram_nl84:auto_generated\|altsyncram_3kg4:altsyncram1\"" {  } { { "db/altera_syncram_nl84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_nl84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966731899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "cPrimeTableOut_uid43_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid43_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid43_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732022 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966732022 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_ol84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ol84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966732127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_ol84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_ol84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_ol84 " "Found entity 1: altera_syncram_ol84" {  } { { "db/altera_syncram_ol84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ol84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966732127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966732127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_ol84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\|altera_syncram_ol84:auto_generated " "Elaborating entity \"altera_syncram_ol84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\|altera_syncram_ol84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kg4 " "Found entity 1: altsyncram_4kg4" {  } { { "db/altsyncram_4kg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_4kg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966732296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966732296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\|altera_syncram_ol84:auto_generated\|altsyncram_4kg4:altsyncram1 " "Elaborating entity \"altsyncram_4kg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem\|altera_syncram_ol84:auto_generated\|altsyncram_4kg4:altsyncram1\"" {  } { { "db/altera_syncram_ol84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_ol84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "cPrimeTableOut_uid42_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 753 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid42_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid42_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732462 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 753 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966732462 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_pl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_pl84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966732562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_pl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_pl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_pl84 " "Found entity 1: altera_syncram_pl84" {  } { { "db/altera_syncram_pl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_pl84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966732572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966732572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_pl84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\|altera_syncram_pl84:auto_generated " "Elaborating entity \"altera_syncram_pl84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\|altera_syncram_pl84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kg4 " "Found entity 1: altsyncram_5kg4" {  } { { "db/altsyncram_5kg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_5kg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966732729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966732729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\|altera_syncram_pl84:auto_generated\|altsyncram_5kg4:altsyncram1 " "Elaborating entity \"altsyncram_5kg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem\|altera_syncram_pl84:auto_generated\|altsyncram_5kg4:altsyncram1\"" {  } { { "db/altera_syncram_pl84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_pl84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "cPrimeTableOut_uid41_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 783 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966732888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid41_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid41_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966732888 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 783 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966732888 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_ql84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ql84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966732998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_ql84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_ql84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_ql84 " "Found entity 1: altera_syncram_ql84" {  } { { "db/altera_syncram_ql84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_ql84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966732998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966732998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_ql84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\|altera_syncram_ql84:auto_generated " "Elaborating entity \"altera_syncram_ql84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\|altera_syncram_ql84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966733014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6kg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6kg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6kg4 " "Found entity 1: altsyncram_6kg4" {  } { { "db/altsyncram_6kg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_6kg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966733157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966733157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6kg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\|altera_syncram_ql84:auto_generated\|altsyncram_6kg4:altsyncram1 " "Elaborating entity \"altsyncram_6kg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem\|altera_syncram_ql84:auto_generated\|altsyncram_6kg4:altsyncram1\"" {  } { { "db/altera_syncram_ql84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_ql84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966733187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "cPrimeTableOut_uid40_Sqrt_lutmem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966733296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 813 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966733316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid40_Sqrt_lutmem.hex " "Parameter \"init_file\" = \"../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid40_Sqrt_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966733316 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 813 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966733316 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_hl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_hl84.tdf" 39 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966733426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_hl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_hl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_hl84 " "Found entity 1: altera_syncram_hl84" {  } { { "db/altera_syncram_hl84.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_hl84.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966733426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966733426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_hl84 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\|altera_syncram_hl84:auto_generated " "Elaborating entity \"altera_syncram_hl84\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\|altera_syncram_hl84:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966733446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tjg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tjg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tjg4 " "Found entity 1: altsyncram_tjg4" {  } { { "db/altsyncram_tjg4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_tjg4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966733584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966733584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tjg4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\|altera_syncram_hl84:auto_generated\|altsyncram_tjg4:altsyncram1 " "Elaborating entity \"altsyncram_tjg4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem\|altera_syncram_hl84:auto_generated\|altsyncram_tjg4:altsyncram1\"" {  } { { "db/altera_syncram_hl84.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_hl84.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966733604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_AverageMagnitude1 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1 " "Elaborating entity \"MCC150_TransceiverBPSK_AverageMagnitude1\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theAverageMagnitude1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966733873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_IndexUpdate MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_IndexUpdate:theIndexUpdate " "Elaborating entity \"MCC150_TransceiverBPSK_IndexUpdate\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_IndexUpdate:theIndexUpdate\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theIndexUpdate" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966733982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_IndexUpdate:theIndexUpdate\|dspba_delay:redist2_MCC150_TransceiverBPSK_IndexUpdate_latch_0L_Mux_x_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_IndexUpdate:theIndexUpdate\|dspba_delay:redist2_MCC150_TransceiverBPSK_IndexUpdate_latch_0L_Mux_x_q_1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_IndexUpdate.vhd" "redist2_MCC150_TransceiverBPSK_IndexUpdate_latch_0L_Mux_x_q_1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_IndexUpdate.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_SingleRateFIR1 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1 " "Elaborating entity \"MCC150_TransceiverBPSK_SingleRateFIR1\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theSingleRateFIR1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1\|dspba_delay:u0_m0_wo0_cma0_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1\|dspba_delay:u0_m0_wo0_cma0_delay\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR1.vhd" "u0_m0_wo0_cma0_delay" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_SingleRateFIR1.vhd" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_Scale2 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Scale2:theScale2 " "Elaborating entity \"MCC150_TransceiverBPSK_Scale2\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Scale2:theScale2\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theScale2" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_SingleRateFIR MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR " "Elaborating entity \"MCC150_TransceiverBPSK_SingleRateFIR\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theSingleRateFIR" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_Scale1 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Scale1:theScale1 " "Elaborating entity \"MCC150_TransceiverBPSK_Scale1\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Scale1:theScale1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theScale1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_Decimation MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Decimation:theDecimation " "Elaborating entity \"MCC150_TransceiverBPSK_Decimation\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Decimation:theDecimation\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theDecimation" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_CPR MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR " "Elaborating entity \"MCC150_TransceiverBPSK_CPR\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theCPR" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|dspba_delay:Mult2_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|dspba_delay:Mult2_cma_delay\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "Mult2_cma_delay" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|dspba_delay:redist0_Shift_fs_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|dspba_delay:redist0_Shift_fs_q_1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "redist0_Shift_fs_q_1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "redist5_ChannelIn_in_2_Q_in_5_mem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 1695 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966734847 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 1695 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966734847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_f914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_f914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_f914 " "Found entity 1: altera_syncram_f914" {  } { { "db/altera_syncram_f914.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_f914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966734957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966734957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_f914 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem\|altera_syncram_f914:auto_generated " "Elaborating entity \"altera_syncram_f914\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem\|altera_syncram_f914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966734967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmb4 " "Found entity 1: altsyncram_gmb4" {  } { { "db/altsyncram_gmb4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_gmb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966735115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966735115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gmb4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1 " "Elaborating entity \"altsyncram_gmb4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\"" {  } { { "db/altera_syncram_f914.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_f914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966735135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "redist3_ChannelIn_in_4_dc_7_mem_dmem" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 2471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966735364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem " "Elaborated megafunction instantiation \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 2471 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966735394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem " "Instantiated megafunction \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 5 " "Parameter \"numwords_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966735394 ""}  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 2471 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966735394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_v614.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_v614.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_v614 " "Found entity 1: altera_syncram_v614" {  } { { "db/altera_syncram_v614.tdf" "" { Text "Z:/Lab 4/db/altera_syncram_v614.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966735503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966735503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_v614 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem\|altera_syncram_v614:auto_generated " "Elaborating entity \"altera_syncram_v614\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem\|altera_syncram_v614:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966735513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0kb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0kb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0kb4 " "Found entity 1: altsyncram_0kb4" {  } { { "db/altsyncram_0kb4.tdf" "" { Text "Z:/Lab 4/db/altsyncram_0kb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966735657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966735657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0kb4 MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1 " "Elaborating entity \"altsyncram_0kb4\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|altera_syncram:redist3_ChannelIn_in_4_dc_7_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\"" {  } { { "db/altera_syncram_v614.tdf" "altsyncram1" { Text "Z:/Lab 4/db/altera_syncram_v614.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966735677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|dspba_delay:redist2_ChannelIn_in_3_dv_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_CPR:theCPR\|dspba_delay:redist2_ChannelIn_in_3_dv_7\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" "redist2_ChannelIn_in_3_dv_7" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_CPR.vhd" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966735743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCC150_TransceiverBPSK_Demodulator MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Demodulator:theDemodulator " "Elaborating entity \"MCC150_TransceiverBPSK_Demodulator\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Demodulator:theDemodulator\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK.vhd" "theDemodulator" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK.vhd" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966735793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Demodulator:theDemodulator\|dspba_delay:redist2_ChannelIn_in_2_Q_in_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Demodulator:theDemodulator\|dspba_delay:redist2_ChannelIn_in_2_Q_in_1\"" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Demodulator.vhd" "redist2_ChannelIn_in_2_Q_in_1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Demodulator.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966735823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uh84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uh84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uh84 " "Found entity 1: altsyncram_uh84" {  } { { "db/altsyncram_uh84.tdf" "" { Text "Z:/Lab 4/db/altsyncram_uh84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966744852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966744852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "Z:/Lab 4/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966745855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966745855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "Z:/Lab 4/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966746399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966746399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9i " "Found entity 1: cntr_b9i" {  } { { "db/cntr_b9i.tdf" "" { Text "Z:/Lab 4/db/cntr_b9i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966747200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966747200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "Z:/Lab 4/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966747407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966747407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "Z:/Lab 4/db/cntr_22j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966747844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966747844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "Z:/Lab 4/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966748493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966748493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "Z:/Lab 4/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966748689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966748689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "Z:/Lab 4/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966749128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966749128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "Z:/Lab 4/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966749325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966749325 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966750680 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1621966750853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.25.20:19:16 Progress: Loading sld7665386a/alt_sld_fab_wrapper_hw.tcl " "2021.05.25.20:19:16 Progress: Loading sld7665386a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966756169 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966759314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966759490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966761762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966761898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966762033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966762185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966762202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966762202 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1621966762927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7665386a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7665386a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7665386a/alt_sld_fab.v" "" { Text "Z:/Lab 4/db/ip/sld7665386a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966763331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966763331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "Z:/Lab 4/db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966763498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966763498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "Z:/Lab 4/db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966763574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966763574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "Z:/Lab 4/db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966763730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966763730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Lab 4/db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966763896 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Lab 4/db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966763896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966763896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "Z:/Lab 4/db/ip/sld7665386a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966764033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966764033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966771243 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|Ram0 " "RAM logic \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "Ram0" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 951 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621966771353 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|Ram1 " "RAM logic \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "Ram1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 1030 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621966771353 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|Ram2 " "RAM logic \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "Ram2" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 1109 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621966771353 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|Ram3 " "RAM logic \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" "Ram3" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1.vhd" 1218 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621966771353 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|Ram0 " "RAM logic \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "Ram0" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 951 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621966771353 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|Ram1 " "RAM logic \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "Ram1" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 1030 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621966771353 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|Ram2 " "RAM logic \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "Ram2" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 1109 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621966771353 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|Ram3 " "RAM logic \"MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst\|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" "Ram3" { Text "Z:/kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2.vhd" 1218 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621966771353 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621966771353 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "AD9361:AD9361_inst\|manage_top:manage_top_inst\|locked_clk_d1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"AD9361:AD9361_inst\|manage_top:manage_top_inst\|locked_clk_d1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621966802646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621966802646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621966802646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621966802646 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621966802646 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621966802646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9361:AD9361_inst\|manage_top:manage_top_inst\|altshift_taps:locked_clk_d1_rtl_0 " "Elaborated megafunction instantiation \"AD9361:AD9361_inst\|manage_top:manage_top_inst\|altshift_taps:locked_clk_d1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966802959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9361:AD9361_inst\|manage_top:manage_top_inst\|altshift_taps:locked_clk_d1_rtl_0 " "Instantiated megafunction \"AD9361:AD9361_inst\|manage_top:manage_top_inst\|altshift_taps:locked_clk_d1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966802959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966802959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966802959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621966802959 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621966802959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ruu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ruu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ruu " "Found entity 1: shift_taps_ruu" {  } { { "db/shift_taps_ruu.tdf" "" { Text "Z:/Lab 4/db/shift_taps_ruu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966803096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966803096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fr91 " "Found entity 1: altsyncram_fr91" {  } { { "db/altsyncram_fr91.tdf" "" { Text "Z:/Lab 4/db/altsyncram_fr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966803273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966803273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "Z:/Lab 4/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621966803446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966803446 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621966806071 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_rx_frame\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[0\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_rx_frame\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[0\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 69 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 128 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[0\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[0\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 69 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 118 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[4\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[4\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 141 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 118 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[5\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[5\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 159 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 118 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[1\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[1\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 87 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 118 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[2\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[2\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 105 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 118 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[3\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_HIGH\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[3\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 123 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 118 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[0\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[0\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 69 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 123 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[4\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[4\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 141 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 123 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[5\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[5\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 159 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 123 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[1\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[1\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 87 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 123 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[2\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[2\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 105 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 123 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[3\] " "WYSIWYG I/O primitive \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|receive_data_buf:receive_data_buf_inst\|IO_BUF:IO_BUF_inst_LOW\|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component\|wire_ibufa_o\[3\]\" converted to equivalent logic" {  } { { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 123 -1 0 } } { "ad9361/IO_BUF.v" "" { Text "Z:/Lab 4/ad9361/IO_BUF.v" 187 0 0 } } { "ad9361/receive_data_buf.v" "" { Text "Z:/Lab 4/ad9361/receive_data_buf.v" 123 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 998 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1621966806333 ""}  } {  } 0 17012 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1621966806333 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad9361_en_agc VCC " "Pin \"ad9361_en_agc\" is stuck at VCC" {  } { { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 224 600 776 240 "ad9361_en_agc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621966815251 "|MCC150_top|ad9361_en_agc"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad9361_sync GND " "Pin \"ad9361_sync\" is stuck at GND" {  } { { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 240 600 776 256 "ad9361_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621966815251 "|MCC150_top|ad9361_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad9361_enable VCC " "Pin \"ad9361_enable\" is stuck at VCC" {  } { { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 256 600 776 272 "ad9361_enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621966815251 "|MCC150_top|ad9361_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad9361_txnrx VCC " "Pin \"ad9361_txnrx\" is stuck at VCC" {  } { { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 272 600 776 288 "ad9361_txnrx" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621966815251 "|MCC150_top|ad9361_txnrx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621966815251 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1740 " "1740 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621966820408 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component\|altsyncram_hkh1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"AD9361:AD9361_inst\|ad9361_main:ad9361_main_inst\|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst\|altsyncram:altsyncram_component\|altsyncram_hkh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hkh1.tdf" "" { Text "Z:/Lab 4/db/altsyncram_hkh1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ad9361/rom_16byte_Mixer_Gain.v" "" { Text "Z:/Lab 4/ad9361/rom_16byte_Mixer_Gain.v" 81 0 0 } } { "ad9361/ad9361_main.v" "" { Text "Z:/Lab 4/ad9361/ad9361_main.v" 142 0 0 } } { "ad9361/AD9361.v" "" { Text "Z:/Lab 4/ad9361/AD9361.v" 226 0 0 } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 120 352 584 392 "AD9361_inst" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966820458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966821364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966822125 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 187 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 187 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1621966834168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "37 7 3 0 0 " "Adding 37 node(s), including 7 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621966834530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621966834530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12479 " "Implemented 12479 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621966836435 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621966836435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11993 " "Implemented 11993 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621966836435 ""} { "Info" "ICUT_CUT_TM_RAMS" "409 " "Implemented 409 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1621966836435 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1621966836435 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "35 " "Implemented 35 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1621966836435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621966836435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 605 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 605 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5189 " "Peak virtual memory: 5189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621966837384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 20:20:37 2021 " "Processing ended: Tue May 25 20:20:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621966837384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621966837384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621966837384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621966837384 ""}
