Task "Create Project" successful.
Generated logfile: 

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vivado_create_prj.tcl
# create_project vivado_prj {} -part xc7z035ifbg676-2L -force
# set_property target_language VHDL [current_project]
# set defaultRepoPath {./ipcore}
# set_property ip_repo_paths $defaultRepoPath [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
# set ipList [glob -nocomplain -directory $defaultRepoPath *.zip]
# foreach ipCore $ipList {
#   set folderList [glob -nocomplain -directory $defaultRepoPath -type d *]
#   if {[lsearch -exact $folderList [file rootname $ipCore]] == -1} {
#     catch {update_ip_catalog -add_ip $ipCore -repo_path $defaultRepoPath}
#   }
# }
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# set ChannelMapping {1}
# set DUTSynthFreqMHz {20}
# source vivado_custom_block_design.tcl
## set projectGenRoot [pwd]
## set genDirRoot $projectGenRoot/ipcore
## file delete -force $genDirRoot
## set adiPcoreLoc $::env(ADI_REFERENCE_DESIGN_HDL)
## set mwPcoreLoc $::env(SDRZ_VIVADOPCORES)
## file copy $mwPcoreLoc $genDirRoot
## source "modify_hwinfo.tcl"
### package require fileutil
### set sdrHWINFOFile [fileutil::findByPattern [pwd] sdr_hwinfo_pkg.vhd]
### file delete $sdrHWINFOFile
### set SDRZ_VERSION $::env(SDRZ_VERSION_ENV)
### set SDRZ_HWINFO1 $::env(SDRZ_HWINFO1_ENV)
### set SDRZ_HWINFO2 $::env(SDRZ_HWINFO2_ENV)
### set SDRZ_HWINFO3 $::env(SDRZ_HWINFO3_ENV)
### puts $SDRZ_VERSION
00080000
### puts $SDRZ_HWINFO1
0000010D
### puts $SDRZ_HWINFO2
0000003D
### puts $SDRZ_HWINFO3
E9068492
### set fhandle [open $sdrHWINFOFile w]
### puts $fhandle "-- SDR_HWINFO_PKG.VHD"
### puts $fhandle "library IEEE;"
### puts $fhandle "use IEEE.std_logic_1164.all;"
### puts $fhandle "use ieee.numeric_std.all;"
### puts $fhandle " "
### puts $fhandle " "
### puts $fhandle "package sdr_hwinfo_pkg is"
### puts $fhandle " "
### puts $fhandle "    constant VERSION            : std_logic_vector(31 downto 0) := x\"$SDRZ_VERSION\";"
### puts $fhandle "    constant HWINFO1            : std_logic_vector(31 downto 0) := x\"$SDRZ_HWINFO1\";"
### puts $fhandle "    constant HWINFO2            : std_logic_vector(31 downto 0) := x\"$SDRZ_HWINFO2\";"
### puts $fhandle "    constant HWINFO3            : std_logic_vector(31 downto 0) := x\"$SDRZ_HWINFO3\";"
### puts $fhandle "    constant HWINFO4            : std_logic_vector(31 downto 0) := x\"00000000\";"
### puts $fhandle "    constant HWINFO5            : std_logic_vector(31 downto 0) := x\"00000000\";"
### puts $fhandle "    constant HWINFO6            : std_logic_vector(31 downto 0) := x\"00000000\";"
### puts $fhandle "    constant HWINFO7            : std_logic_vector(31 downto 0) := x\"00000000\";"
### puts $fhandle "    constant HWINFO8            : std_logic_vector(31 downto 0) := x\"00000000\";"
### puts $fhandle " "
### puts $fhandle "end package;"
### puts $fhandle "-- EOF SDR_HWINFO_PKG_VHD"
### close $fhandle
## source "generate_dut_constraints.tcl"
### set dutConstraintsFile dut_constr.xdc
### file delete $dutConstraintsFile
### set fhandle [open $dutConstraintsFile w]
### puts $fhandle {# dut_constr.xdc}
### puts $fhandle "# User DUT synthesis frequency $DUTSynthFreqMHz MHz"
### puts $fhandle {# Clocks}
### puts $fhandle "create_clock -period [expr 1e9/($DUTSynthFreqMHz*1e6)]  -name dut_clk \[get_pins system_i/clockGen_0/clkOut\]"
### puts $fhandle {# Clock Groups}
### puts $fhandle {set_clock_groups -asynchronous -group {dut_clk}}
### puts $fhandle {# EOF dut_constr.xdc}
### close $fhandle
### add_files -fileset constrs_1 -norecurse $dutConstraintsFile
## if {[info exists MCPConstraintsEnabled] && $MCPConstraintsEnabled eq "true"} {
##     set mcpDir $projectGenRoot/mcp_scripts
##     add_files -norecurse -fileset sources_1 "$mcpDir/mcp_constraints.tcl"
##     set_property STEPS.WRITE_BITSTREAM.TCL.PRE $mcpDir/mcp_report.tcl [get_runs impl_1]
## }
## file mkdir $genDirRoot/library
## file copy $adiPcoreLoc/library/axi_ad9361 $genDirRoot/library/axi_ad9361
## file copy $adiPcoreLoc/library/common $genDirRoot/library/common
## file copy $adiPcoreLoc/library/scripts $genDirRoot/library/scripts
## file copy $adiPcoreLoc/library/xilinx $genDirRoot/library/xilinx
## if { $tcl_platform(os) eq "Linux" } {
##     file attributes $genDirRoot/library/axi_ad9361 -permissions rwxrwxrwx
## }
## set ::env(ADI_IGNORE_VERSION_CHECK) "1"
## cd $genDirRoot/library/axi_ad9361
## source "axi_ad9361_ip.tcl"
### source ../scripts/adi_env.tcl
#### set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
#### set ad_phdl_dir $ad_hdl_dir
#### if [info exists ::env(ADI_HDL_DIR)] {
####   set ad_hdl_dir $::env(ADI_HDL_DIR)
#### }
#### if [info exists ::env(ADI_PHDL_DIR)] {
####   set ad_phdl_dir $::env(ADI_PHDL_DIR)
#### }
### source $ad_hdl_dir/library/scripts/adi_ip.tcl
#### if {![info exists REQUIRED_VIVADO_VERSION]} {
####   set REQUIRED_VIVADO_VERSION "2016.4"
#### }
#### if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
####   set IGNORE_VERSION_CHECK 1
#### } elseif {![info exists IGNORE_VERSION_CHECK]} {
####   set IGNORE_VERSION_CHECK 0
#### }
#### proc adi_ip_ttcl {ip_name ip_constr_files} {
#### 
####   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
####   set f [ipx::add_file $ip_constr_files $proj_filegroup]
####   set_property -dict [list \
####     type ttcl \
####   ] $f
#### }
#### proc adi_ip_bd {ip_name ip_bd_files} {
####   set proj_filegroup [ipx::get_file_groups xilinx_blockdiagram -of_objects [ipx::current_core]]
####   if {$proj_filegroup == {}} {
####     set proj_filegroup [ipx::add_file_group -type xilinx_blockdiagram "" [ipx::current_core]]
####   }
####   set f [ipx::add_file $ip_bd_files $proj_filegroup]
####   set_property -dict [list \
####     type tclSource \
####   ] $f
#### }
#### proc adi_ip_infer_streaming_interfaces {ip_name} {
#### 
####   ipx::infer_bus_interfaces xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
#### 
#### }
#### proc adi_ip_infer_mm_interfaces {ip_name} {
#### 
####   ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
#### 
#### }
#### proc adi_set_ports_dependency {port_prefix dependency {driver_value {}}} {
####   foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
####     set_property ENABLEMENT_DEPENDENCY $dependency $port
####     if {$driver_value != {}} {
####       set_property DRIVER_VALUE $driver_value $port
####     }
####   }
#### }
#### proc adi_set_bus_dependency {bus prefix dependency} {
####   set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interfaces $bus -of_objects [ipx::current_core]]
####   adi_set_ports_dependency $prefix $dependency
#### }
#### proc adi_add_port_map {bus phys logic} {
####   set map [ipx::add_port_map $phys $bus]
####   set_property "PHYSICAL_NAME" $phys $map
####   set_property "LOGICAL_NAME" $logic $map
#### }
#### proc adi_add_bus {bus_name mode abs_type bus_type port_maps} {
####   set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#### 
####   set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
####   set_property "BUS_TYPE_VLNV" $bus_type $bus
####   set_property "INTERFACE_MODE" $mode $bus
#### 
####   foreach port_map $port_maps {
####     adi_add_port_map $bus {*}$port_map
####   }
#### }
#### proc adi_add_multi_bus {num bus_name_prefix mode abs_type bus_type port_maps dependency} {
####   for {set i 0} {$i < 8} {incr i} {
####     set bus_name [format "%s%d" $bus_name_prefix $i]
####     set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#### 
####     set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
####     set_property "BUS_TYPE_VLNV" $bus_type $bus
####     set_property "INTERFACE_MODE" $mode $bus
#### 
####     if {$dependency ne ""} {
####       set bus_dependency [string map [list "{i}" $i] $dependency]
####       set_property ENABLEMENT_DEPENDENCY $bus_dependency $bus
####     }
#### 
####     foreach port_map $port_maps {
####       lassign $port_map phys logic width
####       set map [ipx::add_port_map $phys $bus]
####       set_property "PHYSICAL_NAME" $phys $map
####       set_property "LOGICAL_NAME" $logic $map
####       set_property "PHYSICAL_RIGHT" [expr $i*$width] $map
####       set_property "PHYSICAL_LEFT" [expr ($i+1)*$width-1] $map
####     }
####   }
#### }
#### proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""} {reset_signal_mode "slave"}} {
####   set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
####   set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
####   set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
####   set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
####   set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
####   set_property display_name $clock_inf_name $clock_inf
####   set clock_map [ipx::add_port_map "CLK" $clock_inf]
####   set_property physical_name $clock_signal_name $clock_map
#### 
####   set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
####   set_property value $bus_inf_name $assoc_busif
#### 
####   if { $reset_signal_name != "" } {
####     set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
####     set_property value $reset_signal_name $assoc_reset
#### 
####     set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
####     set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
####     set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
####     set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
####     set_property display_name $reset_inf_name $reset_inf
####     set_property interface_mode $reset_signal_mode $reset_inf
####     set reset_map [ipx::add_port_map "RST" $reset_inf]
####     set_property physical_name $reset_signal_name $reset_map
#### 
####     set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
####     if {[string match {*[Nn]} $reset_signal_name] == 1} {
####       set_property value "ACTIVE_LOW" $reset_polarity
####     } else {
####       set_property value "ACTIVE_HIGH" $reset_polarity
####     }
####   }
#### }
#### proc adi_ip_add_core_dependencies {vlnvs} {
####   foreach file_group [ipx::get_file_groups * -of_objects [ipx::current_core]] {
####     foreach vlnv $vlnvs {
####       ipx::add_subcore $vlnv $file_group
####     }
####   }
#### }
#### variable ip_constr_files
#### proc adi_ip_create {ip_name} {
#### 
####   global ad_hdl_dir
####   global ad_phdl_dir
####   global ip_constr_files
####   global REQUIRED_VIVADO_VERSION
####   global IGNORE_VERSION_CHECK
#### 
####   set VIVADO_VERSION [version -short]
####   if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
####     puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
####     puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
####     puts -nonewline "got $VIVADO_VERSION.\n"
####   }
#### 
####   create_project $ip_name . -force
#### 
####   set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
####   set_msg_config -id {IP_Flow 19-2999} -new_severity INFO 
####   set_msg_config -id {IP_Flow 19-1654} -new_severity INFO 
####   set_msg_config -id {IP_Flow 19-4623} -new_severity INFO 
####   set_msg_config -id {IP_Flow 19-459} -new_severity INFO 
#### 
####   set ip_constr_files ""
####   set lib_dirs $ad_hdl_dir/library
####   if {$ad_hdl_dir ne $ad_phdl_dir} {
####     lappend lib_dirs $ad_phdl_dir/library
####   }
#### 
####   set_property ip_repo_paths $lib_dirs [current_fileset]
####   update_ip_catalog
#### }
#### proc adi_ip_files {ip_name ip_files} {
#### 
####   global ip_constr_files
#### 
####   set ip_constr_files ""
####   foreach m_file $ip_files {
####     if {[file extension $m_file] eq ".xdc"} {
####       lappend ip_constr_files $m_file
####     }
####   }
#### 
####   set proj_fileset [get_filesets sources_1]
####   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
####   set_property "top" "$ip_name" $proj_fileset
#### }
#### proc adi_ip_properties_lite {ip_name} {
#### 
####   global ip_constr_files
#### 
####   ipx::package_project -root_dir . -vendor analog.com -library user -taxonomy /Analog_Devices
####   set_property name $ip_name [ipx::current_core]
####   set_property vendor_display_name {Analog Devices} [ipx::current_core]
####   set_property company_url {www.analog.com} [ipx::current_core]
#### 
####   set i_families ""
####   foreach i_part [get_parts] {
####     lappend i_families [get_property FAMILY $i_part]
####   }
####   set i_families [lsort -unique $i_families]
####   set s_families [get_property supported_families [ipx::current_core]]
####   foreach i_family $i_families {
####     set s_families "$s_families $i_family Production"
####     set s_families "$s_families $i_family Beta"
####   }
####   set_property supported_families $s_families [ipx::current_core]
####   ipx::save_core
#### 
####   ipx::remove_all_bus_interface [ipx::current_core]
####   set memory_maps [ipx::get_memory_maps * -of_objects [ipx::current_core]]
####   foreach map $memory_maps {
####     ipx::remove_memory_map [lindex $map 2] [ipx::current_core ]
####   }
####   ipx::save_core
#### 
####   set i_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
####   foreach i_file $ip_constr_files {
####     set i_module [file tail $i_file]
####     regsub {_constr\.xdc} $i_module {} i_module
####     ipx::add_file $i_file $i_filegroup
####     set_property SCOPED_TO_REF $i_module [ipx::get_files $i_file -of_objects $i_filegroup]
####   }
####   ipx::save_core
#### }
#### proc adi_ip_properties {ip_name} {
#### 
####   adi_ip_properties_lite $ip_name
#### 
####   ipx::infer_bus_interface {\
####     s_axi_awvalid \
####     s_axi_awaddr \
####     s_axi_awprot \
####     s_axi_awready \
####     s_axi_wvalid \
####     s_axi_wdata \
####     s_axi_wstrb \
####     s_axi_wready \
####     s_axi_bvalid \
####     s_axi_bresp \
####     s_axi_bready \
####     s_axi_arvalid \
####     s_axi_araddr \
####     s_axi_arprot \
####     s_axi_arready \
####     s_axi_rvalid \
####     s_axi_rdata \
####     s_axi_rresp \
####     s_axi_rready} \
####   xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
#### 
####   ipx::infer_bus_interface s_axi_aclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
####   ipx::infer_bus_interface s_axi_aresetn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
#### 
####   set raddr_width [expr [get_property SIZE_LEFT [ipx::get_ports -nocase true s_axi_araddr -of_objects [ipx::current_core]]] + 1]
####   set waddr_width [expr [get_property SIZE_LEFT [ipx::get_ports -nocase true s_axi_awaddr -of_objects [ipx::current_core]]] + 1]
#### 
####   if {$raddr_width != $waddr_width} {
####     puts [format "WARNING: AXI address width mismatch for %s (r=%d, w=%d)" $ip_name $raddr_width, $waddr_width]
####     set range 65536
####   } else {
####     if {$raddr_width >= 16} {
####       set range 65536
####     } else {
####       set range [expr 1 << $raddr_width]
####     }
####   }
#### 
####   ipx::add_memory_map {s_axi} [ipx::current_core]
####   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
####   ipx::add_address_block {axi_lite} [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]
####   set_property range $range [ipx::get_address_blocks axi_lite \
####     -of_objects [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]]
####   ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces s_axi_aclk \
####     -of_objects [ipx::current_core]]
####   set_property value s_axi [ipx::get_bus_parameters ASSOCIATED_BUSIF \
####     -of_objects [ipx::get_bus_interfaces s_axi_aclk \
####     -of_objects [ipx::current_core]]]
####   ipx::save_core
#### }
#### proc adi_if_define {name} {
#### 
####   ipx::create_abstraction_definition analog.com interface ${name}_rtl 1.0
####   ipx::create_bus_definition analog.com interface $name 1.0
#### 
####   set_property xml_file_name ${name}_rtl.xml [ipx::current_busabs]
####   set_property xml_file_name ${name}.xml [ipx::current_busdef]
####   set_property bus_type_vlnv analog.com:interface:${name}:1.0 [ipx::current_busabs]
#### 
####   ipx::save_abstraction_definition [ipx::current_busabs]
####   ipx::save_bus_definition [ipx::current_busdef]
#### }
#### proc adi_if_ports {dir width name {type none}} {
#### 
####   ipx::add_bus_abstraction_port $name [ipx::current_busabs]
####   set m_intf [ipx::get_bus_abstraction_ports $name -of_objects [ipx::current_busabs]]
####   set_property master_presence required $m_intf
####   set_property slave_presence  required $m_intf
####   set_property master_width $width $m_intf
####   set_property slave_width  $width $m_intf
#### 
####   set m_dir "in"
####   set s_dir "out"
####   if {$dir eq "output"} {
####     set m_dir "out"
####     set s_dir "in"
####   }
#### 
####   set_property master_direction $m_dir $m_intf
####   set_property slave_direction  $s_dir $m_intf
#### 
####   if {$type ne "none"} {
####     set_property is_${type} true $m_intf
####   }
#### 
####   ipx::save_bus_definition [ipx::current_busdef]
####   ipx::save_abstraction_definition [ipx::current_busabs]
#### }
#### proc adi_if_infer_bus {if_name mode name maps} {
#### 
####   ipx::add_bus_interface $name [ipx::current_core]
####   set m_bus_if [ipx::get_bus_interfaces $name -of_objects [ipx::current_core]]
####   set_property abstraction_type_vlnv ${if_name}_rtl:1.0 $m_bus_if
####   set_property bus_type_vlnv ${if_name}:1.0 $m_bus_if
####   set_property interface_mode $mode $m_bus_if
#### 
####   foreach map $maps  {
####     set m_maps [regexp -all -inline {\S+} $map]
####     lassign $m_maps p_name p_map
####     ipx::add_port_map $p_name $m_bus_if
####     set_property physical_name $p_map [ipx::get_port_maps $p_name -of_objects $m_bus_if]
####   }
#### }
### adi_ip_create axi_ad9361
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library'.
INFO: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
### adi_ip_files axi_ad9361 [list \
###   "$ad_hdl_dir/library/common/ad_rst.v" \
###   "$ad_hdl_dir/library/xilinx/common/ad_data_clk.v" \
###   "$ad_hdl_dir/library/xilinx/common/ad_data_in.v" \
###   "$ad_hdl_dir/library/xilinx/common/ad_data_out.v" \
###   "$ad_hdl_dir/library/xilinx/common/ad_mul.v" \
###   "$ad_hdl_dir/library/common/ad_pnmon.v" \
###   "$ad_hdl_dir/library/common/ad_dds_sine.v" \
###   "$ad_hdl_dir/library/common/ad_dds_1.v" \
###   "$ad_hdl_dir/library/common/ad_dds.v" \
###   "$ad_hdl_dir/library/common/ad_datafmt.v" \
###   "$ad_hdl_dir/library/common/ad_dcfilter.v" \
###   "$ad_hdl_dir/library/common/ad_iqcor.v" \
###   "$ad_hdl_dir/library/common/ad_addsub.v" \
###   "$ad_hdl_dir/library/common/ad_tdd_control.v" \
###   "$ad_hdl_dir/library/common/ad_pps_receiver.v" \
###   "$ad_hdl_dir/library/common/up_axi.v" \
###   "$ad_hdl_dir/library/common/up_xfer_cntrl.v" \
###   "$ad_hdl_dir/library/common/up_xfer_status.v" \
###   "$ad_hdl_dir/library/common/up_clock_mon.v" \
###   "$ad_hdl_dir/library/common/up_delay_cntrl.v" \
###   "$ad_hdl_dir/library/common/up_adc_common.v" \
###   "$ad_hdl_dir/library/common/up_adc_channel.v" \
###   "$ad_hdl_dir/library/common/up_dac_common.v" \
###   "$ad_hdl_dir/library/common/up_dac_channel.v" \
###   "$ad_hdl_dir/library/common/up_tdd_cntrl.v" \
###   "$ad_hdl_dir/library/xilinx/common/up_xfer_cntrl_constr.xdc" \
###   "$ad_hdl_dir/library/common/ad_pps_receiver_constr.ttcl" \
###   "$ad_hdl_dir/library/xilinx/common/ad_rst_constr.xdc" \
###   "$ad_hdl_dir/library/xilinx/common/up_xfer_status_constr.xdc" \
###   "$ad_hdl_dir/library/xilinx/common/up_clock_mon_constr.xdc" \
###   "axi_ad9361_constr.xdc" \
###   "xilinx/axi_ad9361_lvds_if.v" \
###   "xilinx/axi_ad9361_cmos_if.v" \
###   "axi_ad9361_rx_pnmon.v" \
###   "axi_ad9361_rx_channel.v" \
###   "axi_ad9361_rx.v" \
###   "axi_ad9361_tx_channel.v" \
###   "axi_ad9361_tx.v" \
###   "axi_ad9361_tdd.v" \
###   "axi_ad9361_tdd_if.v" \
###   "axi_ad9361.v" ]
### adi_ip_properties axi_ad9361
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/xilinx/common/ad_mul.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_dds_sine.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_pnmon.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_dds_1.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_xfer_cntrl.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_xfer_status.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_rst.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_dds.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_datafmt.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_dcfilter.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_iqcor.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_addsub.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_clock_mon.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_adc_channel.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_dac_channel.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/xilinx/common/ad_data_clk.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/xilinx/common/ad_data_in.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/xilinx/common/ad_data_out.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_tdd_control.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_delay_cntrl.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_adc_common.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_dac_common.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_tdd_cntrl.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_pps_receiver.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_axi.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/xilinx/common/ad_mul.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_dds_sine.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_pnmon.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_dds_1.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_xfer_cntrl.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_xfer_status.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_rst.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_dds.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_datafmt.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_dcfilter.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_iqcor.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_addsub.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_clock_mon.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_adc_channel.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_dac_channel.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/xilinx/common/ad_data_clk.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/xilinx/common/ad_data_in.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/xilinx/common/ad_data_out.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_tdd_control.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_delay_cntrl.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_adc_common.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_dac_common.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_tdd_cntrl.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/ad_pps_receiver.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/common/up_axi.v' appears to be outside of the project area 'C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/library/axi_ad9361'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-2228] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's_axi_aresetn' as interface 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's_axi_aclk' as interface 's_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'interrupt' from port 'gps_pps_irq' as interface 'gps_pps_irq'.
INFO: [IP_Flow 19-4728] Bus Interface 'gps_pps_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'delay_clk' as interface 'delay_clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'delay_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'l_clk' as interface 'l_clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'l_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4623] Unrecognized family  qkintexu.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qkintexu.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  virtexues2.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  virtexues2.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  virtexupluses1.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  virtexupluses1.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  zynqupluses2.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  zynqupluses2.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's_axi_aclk' as interface 's_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's_axi_aresetn' as interface 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
### adi_ip_ttcl axi_ad9361 "$ad_hdl_dir/library/common/ad_pps_receiver_constr.ttcl"
### set_property driver_value 0 [ipx::get_ports *rx_clk_in* -of_objects [ipx::current_core]]
### set_property driver_value 0 [ipx::get_ports *rx_frame_in* -of_objects [ipx::current_core]]
### set_property driver_value 0 [ipx::get_ports *rx_data_in* -of_objects [ipx::current_core]]
### set_property driver_value 0 [ipx::get_ports *dac_sync_in* -of_objects [ipx::current_core]]
### set_property driver_value 0 [ipx::get_ports *dovf* -of_objects [ipx::current_core]]
### set_property driver_value 0 [ipx::get_ports *dunf* -of_objects [ipx::current_core]]
### set_property driver_value 0 [ipx::get_ports *gpio_in* -of_objects [ipx::current_core]]
### set_property driver_value 0 [ipx::get_ports *gps_pps* -of_objects [ipx::current_core]]
### set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.CMOS_OR_LVDS_N')) == 0} \
###   [ipx::get_ports rx_clk_in_p     -of_objects [ipx::current_core]] \
###   [ipx::get_ports rx_clk_in_n     -of_objects [ipx::current_core]] \
###   [ipx::get_ports rx_frame_in_p   -of_objects [ipx::current_core]] \
###   [ipx::get_ports rx_frame_in_n   -of_objects [ipx::current_core]] \
###   [ipx::get_ports rx_data_in_p    -of_objects [ipx::current_core]] \
###   [ipx::get_ports rx_data_in_n    -of_objects [ipx::current_core]] \
###   [ipx::get_ports tx_clk_out_p    -of_objects [ipx::current_core]] \
###   [ipx::get_ports tx_clk_out_n    -of_objects [ipx::current_core]] \
###   [ipx::get_ports tx_frame_out_p  -of_objects [ipx::current_core]] \
###   [ipx::get_ports tx_frame_out_n  -of_objects [ipx::current_core]] \
###   [ipx::get_ports tx_data_out_p   -of_objects [ipx::current_core]] \
###   [ipx::get_ports tx_data_out_n   -of_objects [ipx::current_core]]
### set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.CMOS_OR_LVDS_N')) == 1} \
###   [ipx::get_ports rx_clk_in       -of_objects [ipx::current_core]] \
###   [ipx::get_ports rx_frame_in     -of_objects [ipx::current_core]] \
###   [ipx::get_ports rx_data_in      -of_objects [ipx::current_core]] \
###   [ipx::get_ports tx_clk_out      -of_objects [ipx::current_core]] \
###   [ipx::get_ports tx_frame_out    -of_objects [ipx::current_core]] \
###   [ipx::get_ports tx_data_out     -of_objects [ipx::current_core]]
### ipx::remove_bus_interface rst [ipx::current_core]
### ipx::remove_bus_interface clk [ipx::current_core]
### ipx::remove_bus_interface l_clk [ipx::current_core]
### ipx::remove_bus_interface delay_clk [ipx::current_core]
### ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces s_axi_aclk \
###   -of_objects [ipx::current_core]]
### set_property value s_axi [ipx::get_bus_parameters ASSOCIATED_BUSIF \
###   -of_objects [ipx::get_bus_interfaces s_axi_aclk \
###   -of_objects [ipx::current_core]]]
### ipx::save_core [ipx::current_core]
## close_project
## cd $projectGenRoot
## set_property ip_repo_paths {./ipcore} [current_fileset]
## update_ip_catalog -rebuild -repo_path ./ipcore
INFO: [IP_Flow 19-725] Reloaded user IP repository './ipcore'
## set ipList [glob -nocomplain -directory $genDirRoot *.zip]
## foreach ipCore $ipList {
##   set folderList [glob -nocomplain -directory $genDirRoot -type d *]
##   if {[lsearch -exact $folderList [file rootname $ipCore]] == -1} {
##     catch {update_ip_catalog -add_ip $ipCore -repo_path $genDirRoot}
##   }
## }
## update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
## set scripts_vivado_version 2016.4
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."
## 
##    return 1
## }
## set design_name system
## if { [get_projects -quiet] eq "" } {
##    puts "ERROR: Please open or create a project!"
##    return 1
## }
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} ne "" && ${cur_design} eq ${design_name} } {
## 
## 
##    # Checks if design is empty or not
##    if { $list_cells ne "" } {
##       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##       set nRet 1
##    } else {
##       puts "INFO: Constructing design in IPI design <$design_name>..."
##    }
## } elseif { ${cur_design} ne "" && ${cur_design} ne ${design_name} } {
## 
##    if { $list_cells eq "" } {
##       puts "INFO: You have an empty design <${cur_design}>. Will go ahead and create design..."
##    } else {
##       set errMsg "ERROR: Design <${cur_design}> is not empty! Please do not source this script on non-empty designs."
##       set nRet 1
##    }
## } else {
## 
##    if { [get_files -quiet ${design_name}.bd] eq "" } {
##       puts "INFO: Currently there is no design <$design_name> in project, so creating one..."
## 
##       create_bd_design $design_name
## 
##       puts "INFO: Making design <$design_name> as current_bd_design."
##       current_bd_design $design_name
## 
##    } else {
##       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##       set nRet 3
##    }
## 
## }
INFO: Currently there is no design <system> in project, so creating one...
Wrote  : <C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd> 
INFO: Making design <system> as current_bd_design.
## puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."
INFO: Currently the variable <design_name> is equal to "system".
## if { $nRet != 0 } {
##    puts $errMsg
##    return $nRet
## }
## proc create_root_design { parentCell } {
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      puts "ERROR: Unable to find parent cell <$parentCell>!"
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
##   set iic_rtl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_rtl ]
## 
##   # Create ports
##   set LED [ create_bd_port -dir O LED ]
##   set gpio_io [ create_bd_port -dir IO -from 18 -to 0 gpio_io ]
##   set rx_clk_in_n [ create_bd_port -dir I rx_clk_in_n ]
##   set rx_clk_in_p [ create_bd_port -dir I rx_clk_in_p ]
##   set rx_data_in_n [ create_bd_port -dir I -from 5 -to 0 rx_data_in_n ]
##   set rx_data_in_p [ create_bd_port -dir I -from 5 -to 0 rx_data_in_p ]
##   set rx_frame_in_n [ create_bd_port -dir I rx_frame_in_n ]
##   set rx_frame_in_p [ create_bd_port -dir I rx_frame_in_p ]
##   set spi_clk [ create_bd_port -dir O spi_clk ]
##   set spi_csn [ create_bd_port -dir O spi_csn ]
##   set spi_miso [ create_bd_port -dir I spi_miso ]
##   set spi_mosi [ create_bd_port -dir O spi_mosi ]
##   set tx_clk_out_n [ create_bd_port -dir O tx_clk_out_n ]
##   set tx_clk_out_p [ create_bd_port -dir O tx_clk_out_p ]
##   set tx_data_out_n [ create_bd_port -dir O -from 5 -to 0 tx_data_out_n ]
##   set tx_data_out_p [ create_bd_port -dir O -from 5 -to 0 tx_data_out_p ]
##   set tx_frame_out_n [ create_bd_port -dir O tx_frame_out_n ]
##   set tx_frame_out_p [ create_bd_port -dir O tx_frame_out_p ]
## 
##   # Create instance: DMA_rstn, and set properties
##   set DMA_rstn [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 DMA_rstn ]
##   set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $DMA_rstn
## 
##   # Create instance: axi_ad9361, and set properties
##   set axi_ad9361 [ create_bd_cell -type ip -vlnv analog.com:user:axi_ad9361:1.0 axi_ad9361 ]
## 
##   # Create instance: axi_dma_rx, and set properties
##   set axi_dma_rx [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_rx ]
##   set_property -dict [ list CONFIG.c_include_mm2s {0} CONFIG.c_include_s2mm_dre {1} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_sg_length_width {18}  ] $axi_dma_rx
## 
##   # Create instance: axi_dma_tx, and set properties
##   set axi_dma_tx [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_tx ]
##   set_property -dict [ list CONFIG.c_include_mm2s {1} CONFIG.c_include_mm2s_dre {1} CONFIG.c_include_s2mm {0} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_sg_length_width {18}  ] $axi_dma_tx
## 
##   # Create instance: axi_iic_0, and set properties
##   set axi_iic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0 ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
##   set_property -dict [ list CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.NUM_MI {1}  ] $axi_interconnect_0
## 
##   # Create instance: axi_interconnect_1, and set properties
##   set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
##   set_property -dict [ list CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.NUM_MI {1}  ] $axi_interconnect_1
## 
##   # Create instance: axi_lite_data_packer_pcore_0, and set properties
##   set axi_lite_data_packer_pcore_0 [ create_bd_cell -type ip -vlnv MATHWORKS:ip:axi_lite_data_packer_pcore:1.0 axi_lite_data_packer_pcore_0 ]
##   set_property -dict [ list CONFIG.bit_width {64}  ] $axi_lite_data_packer_pcore_0
## 
##   # Create instance: axi_lite_data_unpacker_pcore_0, and set properties
##   set axi_lite_data_unpacker_pcore_0 [ create_bd_cell -type ip -vlnv MATHWORKS:ip:axi_lite_data_unpacker_pcore:1.0 axi_lite_data_unpacker_pcore_0 ]
##   set_property -dict [ list CONFIG.bit_width {64}  ] $axi_lite_data_unpacker_pcore_0
## 
##   # Create instance: axi_lite_data_verifier_if_pcore_0, and set properties
##   set axi_lite_data_verifier_if_pcore_0 [ create_bd_cell -type ip -vlnv mathworks.com:ip:axi_lite_data_verifier_if_pcore:1.0 axi_lite_data_verifier_if_pcore_0 ]
## 
##   # Create instance: axi_lite_sample_counter_pcore_0, and set properties
##   set axi_lite_sample_counter_pcore_0 [ create_bd_cell -type ip -vlnv mathworks.com:ip:axi_lite_sample_counter_pcore:1.0 axi_lite_sample_counter_pcore_0 ]
## 
##   # Create instance: axi_lite_sdrramp_src_pcore_0, and set properties
##   set axi_lite_sdrramp_src_pcore_0 [ create_bd_cell -type ip -vlnv MATHWORKS:ip:axi_lite_sdrramp_src_pcore:1.0 axi_lite_sdrramp_src_pcore_0 ]
##   set_property -dict [ list CONFIG.bit_width {64}  ] $axi_lite_sdrramp_src_pcore_0
## 
##   # Create instance: axi_lite_system_config_pcore_0, and set properties
##   set axi_lite_system_config_pcore_0 [ create_bd_cell -type ip -vlnv mathworks.com:user:axi_lite_system_config_pcore:1.0 axi_lite_system_config_pcore_0 ]
## 
##   # Create instance: axi_mem_intercon, and set properties
##   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
##   set_property -dict [ list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.NUM_MI {1} CONFIG.NUM_SI {2} CONFIG.XBAR_DATA_WIDTH {64}  ] $axi_mem_intercon
## 
##   # Create instance: clk_domain_xing_rst_0, and set properties
##   set clk_domain_xing_rst_0 [ create_bd_cell -type ip -vlnv mathworks.com:user:clk_domain_xing_rst:1.0 clk_domain_xing_rst_0 ]
## 
##   # Create instance: clk_domain_xing_rst_1, and set properties
##   set clk_domain_xing_rst_1 [ create_bd_cell -type ip -vlnv mathworks.com:user:clk_domain_xing_rst:1.0 clk_domain_xing_rst_1 ]
## 
##   # Create instance: clk_domain_xing_rst_2, and set properties
##   set clk_domain_xing_rst_2 [ create_bd_cell -type ip -vlnv mathworks.com:user:clk_domain_xing_rst:1.0 clk_domain_xing_rst_2 ]
## 
##   # Create instance: clockGen_0, and set properties
##   set clockGen_0 [ create_bd_cell -type ip -vlnv mathworks.com:user:clockGen:1.0 clockGen_0 ]
## 
##   # Create instance: dac_unpack_0, and set properties
##   set dac_unpack_0 [ create_bd_cell -type ip -vlnv mathworks.com:user:dac_unpack:1.0 dac_unpack_0 ]
##   set_property -dict [ list CONFIG.bus_width {64}  ] $dac_unpack_0
## 
##   # Create instance: data_fifo_generator_rx, and set properties
##   set data_fifo_generator_rx [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.1 data_fifo_generator_rx ]
##   set_property -dict [ list CONFIG.Clock_Type_AXI {Independent_Clock} CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Input_Depth_axis {16384} CONFIG.TDATA_NUM_BYTES {8} CONFIG.TUSER_WIDTH {0}  ] $data_fifo_generator_rx
## 
##   # Create instance: data_fifo_generator_tx, and set properties
##   set data_fifo_generator_tx [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.1 data_fifo_generator_tx ]
##   set_property -dict [ list CONFIG.Clock_Type_AXI {Independent_Clock} CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Input_Depth_axis {4096} CONFIG.TDATA_NUM_BYTES {8} CONFIG.TUSER_WIDTH {0}  ] $data_fifo_generator_tx
## 
##   # Create instance: detection_fifo_rx, and set properties
##   set detection_fifo_rx [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.1 detection_fifo_rx ]
##   set_property -dict [ list CONFIG.Enable_Data_Counts_axis {true} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Input_Depth_axis {16} CONFIG.Overflow_Flag_AXI {true} CONFIG.TDATA_NUM_BYTES {8} CONFIG.TUSER_WIDTH {0} CONFIG.Underflow_Flag_AXI {true}  ] $detection_fifo_rx
## 
##   # Create instance: detection_fifo_tx, and set properties
##   set detection_fifo_tx [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.1 detection_fifo_tx ]
##   set_property -dict [ list CONFIG.Enable_Data_Counts_axis {true} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Input_Depth_axis {16} CONFIG.Overflow_Flag_AXI {true} CONFIG.TDATA_NUM_BYTES {8} CONFIG.TUSER_WIDTH {0} CONFIG.Underflow_Flag_AXI {true}  ] $detection_fifo_tx
## 
##   # Create instance: fclk2_reset, and set properties
##   set fclk2_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 fclk2_reset ]
##   set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $fclk2_reset
## 
##   # Create instance: fifo_generator_clkgen_rx, and set properties
##   set fifo_generator_clkgen_rx [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.1 fifo_generator_clkgen_rx ]
##   set_property -dict [ list CONFIG.Clock_Type_AXI {Independent_Clock} CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Input_Depth_axis {16} CONFIG.TDATA_NUM_BYTES {8} CONFIG.TUSER_WIDTH {0} CONFIG.axis_type {FIFO}  ] $fifo_generator_clkgen_rx
## 
##   # Create instance: fifo_generator_clkgen_tx, and set properties
##   set fifo_generator_clkgen_tx [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.1 fifo_generator_clkgen_tx ]
##   set_property -dict [ list CONFIG.Clock_Type_AXI {Independent_Clock} CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Input_Depth_axis {16} CONFIG.TDATA_NUM_BYTES {8} CONFIG.TUSER_WIDTH {0} CONFIG.axis_type {FIFO}  ] $fifo_generator_clkgen_tx
## 
##   # Create instance: fifo_irq_ctrl_pcore_rx, and set properties
##   set fifo_irq_ctrl_pcore_rx [ create_bd_cell -type ip -vlnv mathworks.com:ip:axi_lite_fifo_irq_ctrl_pcore:1.0 fifo_irq_ctrl_pcore_rx ]
##   set_property -dict [ list CONFIG.base_addr {1137049600}  ] $fifo_irq_ctrl_pcore_rx
## 
##   # Create instance: fifo_irq_ctrl_pcore_tx, and set properties
##   set fifo_irq_ctrl_pcore_tx [ create_bd_cell -type ip -vlnv mathworks.com:ip:axi_lite_fifo_irq_ctrl_pcore:1.0 fifo_irq_ctrl_pcore_tx ]
##   set_property -dict [ list CONFIG.base_addr {1137115136}  ] $fifo_irq_ctrl_pcore_tx
## 
##   # Create instance: gpio_tribus_slice_0, and set properties
##   set gpio_tribus_slice_0 [ create_bd_cell -type ip -vlnv mw:user:gpio_tribus_slice:1.0 gpio_tribus_slice_0 ]
##   set_property -dict [ list CONFIG.bit_width {51} CONFIG.out_width {19} ] $gpio_tribus_slice_0
## 
##   # Create instance: interrupt_concat, and set properties
##   set interrupt_concat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 interrupt_concat ]
##   set_property -dict [ list CONFIG.NUM_PORTS {4}  ] $interrupt_concat
## 
##   # Create instance: led_driver_0, and set properties
##   set led_driver_0 [ create_bd_cell -type ip -vlnv mathworks.com:user:led_driver:2.0 led_driver_0 ]
##   set_property -dict [ list CONFIG.CNTWIDTH {32} CONFIG.bit_slice {26}  ] $led_driver_0
## 
##  # Create instance: tx_tready_tieoff, and set properties
##   set tx_tready_tieoff [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 tx_tready_tieoff ]
## 
##   # Create instance: led_reset_util_vector_logic, and set properties
##   set led_reset_util_vector_logic [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 led_reset_util_vector_logic ]
##   set_property -dict [ list CONFIG.C_OPERATION {or} CONFIG.C_SIZE {1}  ] $led_reset_util_vector_logic
## 
##   # Create instance: processing_system7_1, and set properties
##   set processing_system7_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_1 ]
##   set_property CONFIG.PCW_PRESET_BANK0_VOLTAGE                      {LVCMOS 1.8V}           [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_PRESET_BANK1_VOLTAGE                      {LVCMOS 1.8V}           [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_PACKAGE_NAME                              {fbg676}                [get_bd_cells processing_system7_1]
## 
##   set_property CONFIG.PCW_GPIO_MIO_GPIO_ENABLE                      {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_ENET0_PERIPHERAL_ENABLE                   {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_ENET0_ENET0_IO                            {MIO 16 .. 27}          [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_ENET0_GRP_MDIO_ENABLE                     {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_ENET_RESET_SELECT                         {Separate reset pins}   [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_ENET0_RESET_ENABLE                        {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_ENET0_RESET_IO                            {MIO 8}                 [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ                  {1000 Mbps}             [get_bd_cells processing_system7_1] 
## 
##   set_property CONFIG.PCW_SD0_PERIPHERAL_ENABLE                     {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_SD0_GRP_CD_ENABLE                         {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_SD0_GRP_CD_IO                             {MIO 50}                [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ                   {50}                    [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UART1_PERIPHERAL_ENABLE                   {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_QSPI_PERIPHERAL_ENABLE                    {1}                     [get_bd_cells processing_system7_1]
##      
##   set_property CONFIG.PCW_UIPARAM_DDR_PARTNO                        {MT41K256M16 RE-125}    [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH                     {32 Bit}                [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF             {0}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL             {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE               {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE                {1}                     [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0            {-0.053}                [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1            {-0.059}                [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2            {0.065}                 [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3            {0.066}                 [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0                  {0.264}                 [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1                  {0.265}                 [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2                  {0.330}                 [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3                  {0.330}                 [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM             {34}                    [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM             {34}                    [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM             {54}                    [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM             {54}                    [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM               {43.4}                  [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM               {43.8}                  [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM               {44.2}                  [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM               {43.5}                  [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM                {43.6}                  [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM                {43.75}                 [get_bd_cells processing_system7_1]  
##   set_property CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM                {44.2}                  [get_bd_cells processing_system7_1]
##   set_property CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM                {43.5}                  [get_bd_cells processing_system7_1]
## 
##   set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_EN_CLK2_PORT {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_EN_CLK3_PORT {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_EN_RST2_PORT {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.0}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {100.0}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {200.0}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {51}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_SPI0_SPI0_IO {EMIO}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] $processing_system7_1
##   set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] $processing_system7_1
## 
##   # Create instance: processing_system7_1_axi_periph, and set properties
##   set processing_system7_1_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 processing_system7_1_axi_periph ]
##   set_property -dict [ list CONFIG.NUM_MI {13}  ] $processing_system7_1_axi_periph
## 
##   # Create instance: rst_processing_system7_1_166M, and set properties
##   set rst_processing_system7_1_166M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_processing_system7_1_166M ]
##   set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0} CONFIG.USE_BOARD_FLOW {false}  ] $rst_processing_system7_1_166M
## 
##   # Create instance: rxdut_data_mux, and set properties
##   set rxdut_data_mux [ create_bd_cell -type ip -vlnv mathworks.com:user:basic_mux:1.0 rxdut_data_mux ]
##   set_property -dict [ list CONFIG.bit_width {64}  ] $rxdut_data_mux
## 
##   # Create instance: rxdut_strobe_mux, and set properties
##   set rxdut_strobe_mux [ create_bd_cell -type ip -vlnv mathworks.com:user:basic_mux:1.0 rxdut_strobe_mux ]
## 
##   # Create instance: spi_slave_tie_offs, and set properties
##   set spi_slave_tie_offs [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 spi_slave_tie_offs ]
## 
##   # Create instance: spi_tie_not_gate, and set properties
##   set spi_tie_not_gate [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 spi_tie_not_gate ]
##   set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $spi_tie_not_gate
## 
##   # Create instance: tx_data_path_rst_n, and set properties
##   set tx_data_path_rst_n [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 tx_data_path_rst_n ]
##   set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $tx_data_path_rst_n
## 
##   # Create instance: txdut_data_mux, and set properties
##   set txdut_data_mux [ create_bd_cell -type ip -vlnv mathworks.com:user:basic_mux:1.0 txdut_data_mux ]
##   set_property -dict [ list CONFIG.bit_width {64}  ] $txdut_data_mux
## 
##   # Create instance: txdut_strobe_mux, and set properties
##   set txdut_strobe_mux [ create_bd_cell -type ip -vlnv mathworks.com:user:basic_mux:1.0 txdut_strobe_mux ]
## 
##   # Create instance: util_vector_logic_0, and set properties
##   set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
##   set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_0
## 
##   # Create instance: xlconcat_adc, and set properties
##   set xlconcat_adc [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_adc ]
##   set_property -dict [ list CONFIG.IN0_WIDTH {16} CONFIG.IN1_WIDTH {16} CONFIG.IN2_WIDTH {16} CONFIG.IN3_WIDTH {16} CONFIG.NUM_PORTS {4}  ] $xlconcat_adc
## 
##   # Create instance: xlconcat_rx, and set properties
##   set xlconcat_rx [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_rx ]
##   set_property -dict [ list CONFIG.IN0_WIDTH {16} CONFIG.IN1_WIDTH {16} CONFIG.IN2_WIDTH {16} CONFIG.IN3_WIDTH {16} CONFIG.NUM_PORTS {4}  ] $xlconcat_rx
## 
##   # Create instance: xlconcat_tx, and set properties
##   set xlconcat_tx [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_tx ]
##   set_property -dict [ list CONFIG.IN0_WIDTH {16} CONFIG.IN1_WIDTH {16} CONFIG.IN2_WIDTH {16} CONFIG.IN3_WIDTH {16} CONFIG.NUM_PORTS {4}  ] $xlconcat_tx
## 
##   # Create instance: xlslice_rx_ch1_I, and set properties
##   set xlslice_rx_ch1_I [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_rx_ch1_I ]
##   set_property -dict [ list CONFIG.DIN_FROM {15} CONFIG.DIN_WIDTH {64}  ] $xlslice_rx_ch1_I
## 
##   # Create instance: xlslice_rx_ch1_Q, and set properties
##   set xlslice_rx_ch1_Q [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_rx_ch1_Q ]
##   set_property -dict [ list CONFIG.DIN_FROM {31} CONFIG.DIN_TO {16} CONFIG.DIN_WIDTH {64}  ] $xlslice_rx_ch1_Q
## 
##   # Create instance: xlslice_rx_ch2_I, and set properties
##   set xlslice_rx_ch2_I [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_rx_ch2_I ]
##   set_property -dict [ list CONFIG.DIN_FROM {47} CONFIG.DIN_TO {32} CONFIG.DIN_WIDTH {64}  ] $xlslice_rx_ch2_I
## 
##   # Create instance: xlslice_rx_ch2_Q, and set properties
##   set xlslice_rx_ch2_Q [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_rx_ch2_Q ]
##   set_property -dict [ list CONFIG.DIN_FROM {63} CONFIG.DIN_TO {48} CONFIG.DIN_WIDTH {64}  ] $xlslice_rx_ch2_Q
## 
##   # Create instance: xlslice_tx_ch1_I, and set properties
##   set xlslice_tx_ch1_I [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_tx_ch1_I ]
##   set_property -dict [ list CONFIG.DIN_FROM {15} CONFIG.DIN_WIDTH {64}  ] $xlslice_tx_ch1_I
## 
##   # Create instance: xlslice_tx_ch1_Q, and set properties
##   set xlslice_tx_ch1_Q [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_tx_ch1_Q ]
##   set_property -dict [ list CONFIG.DIN_FROM {31} CONFIG.DIN_TO {16} CONFIG.DIN_WIDTH {64}  ] $xlslice_tx_ch1_Q
## 
##   # Create instance: xlslice_tx_ch2_I, and set properties
##   set xlslice_tx_ch2_I [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_tx_ch2_I ]
##   set_property -dict [ list CONFIG.DIN_FROM {47} CONFIG.DIN_TO {32} CONFIG.DIN_WIDTH {64}  ] $xlslice_tx_ch2_I
## 
##   # Create instance: xlslice_tx_ch2_Q, and set properties
##   set xlslice_tx_ch2_Q [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_tx_ch2_Q ]
##   set_property -dict [ list CONFIG.DIN_FROM {63} CONFIG.DIN_TO {48} CONFIG.DIN_WIDTH {64}  ] $xlslice_tx_ch2_Q
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_rx/M_AXI_S2MM] [get_bd_intf_pins axi_interconnect_1/S00_AXI]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_SG [get_bd_intf_pins axi_dma_rx/M_AXI_SG] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
##   connect_bd_intf_net -intf_net axi_dma_1_M_AXI_MM2S [get_bd_intf_pins axi_dma_tx/M_AXI_MM2S] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
##   connect_bd_intf_net -intf_net axi_dma_1_M_AXI_SG [get_bd_intf_pins axi_dma_tx/M_AXI_SG] [get_bd_intf_pins axi_mem_intercon/S01_AXI]
##   connect_bd_intf_net -intf_net axi_dma_tx_M_AXIS_MM2S [get_bd_intf_pins axi_dma_tx/M_AXIS_MM2S] [get_bd_intf_pins data_fifo_generator_tx/S_AXIS]
##   connect_bd_intf_net -intf_net axi_iic_0_IIC [get_bd_intf_ports iic_rtl] [get_bd_intf_pins axi_iic_0/IIC]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_HP0]
##   connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_HP1]
##   connect_bd_intf_net -intf_net axi_lite_data_packer_pcore_0_m_axis [get_bd_intf_pins axi_lite_data_packer_pcore_0/m_axis] [get_bd_intf_pins detection_fifo_rx/S_AXIS]
##   connect_bd_intf_net -intf_net axi_lite_sample_counter_pcore_0_m_axis [get_bd_intf_pins axi_dma_rx/S_AXIS_S2MM] [get_bd_intf_pins axi_lite_sample_counter_pcore_0/m_axis]
##   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_ACP]
##   connect_bd_intf_net -intf_net data_fifo_generator_rx_M_AXIS [get_bd_intf_pins axi_lite_sample_counter_pcore_0/s_axis] [get_bd_intf_pins data_fifo_generator_rx/M_AXIS]
##   connect_bd_intf_net -intf_net data_fifo_generator_tx_M_AXIS [get_bd_intf_pins data_fifo_generator_tx/M_AXIS] [get_bd_intf_pins detection_fifo_tx/S_AXIS]
##   connect_bd_intf_net -intf_net detection_fifo_rx_M_AXIS [get_bd_intf_pins data_fifo_generator_rx/S_AXIS] [get_bd_intf_pins detection_fifo_rx/M_AXIS]
##   connect_bd_intf_net -intf_net detection_fifo_tx_M_AXIS [get_bd_intf_pins axi_lite_data_unpacker_pcore_0/s_axis] [get_bd_intf_pins detection_fifo_tx/M_AXIS]
##   connect_bd_intf_net -intf_net processing_system7_1_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_1/DDR]
##   connect_bd_intf_net -intf_net processing_system7_1_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_1/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_1_M_AXI_GP0 [get_bd_intf_pins processing_system7_1/M_AXI_GP0] [get_bd_intf_pins processing_system7_1_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M00_AXI [get_bd_intf_pins axi_dma_rx/S_AXI_LITE] [get_bd_intf_pins processing_system7_1_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M01_AXI [get_bd_intf_pins axi_ad9361/s_axi] [get_bd_intf_pins processing_system7_1_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M02_AXI [get_bd_intf_pins axi_lite_system_config_pcore_0/AXI_Lite] [get_bd_intf_pins processing_system7_1_axi_periph/M02_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M03_AXI [get_bd_intf_pins axi_lite_sdrramp_src_pcore_0/AXI4_Lite] [get_bd_intf_pins processing_system7_1_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M04_AXI [get_bd_intf_pins axi_lite_sample_counter_pcore_0/AXI4_Lite] [get_bd_intf_pins processing_system7_1_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M05_AXI [get_bd_intf_pins axi_lite_data_verifier_if_pcore_0/AXI4_Lite] [get_bd_intf_pins processing_system7_1_axi_periph/M05_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M06_AXI [get_bd_intf_pins axi_lite_data_packer_pcore_0/AXI4_Lite] [get_bd_intf_pins processing_system7_1_axi_periph/M06_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M07_AXI [get_bd_intf_pins axi_lite_data_unpacker_pcore_0/AXI4_Lite] [get_bd_intf_pins processing_system7_1_axi_periph/M07_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M08_AXI [get_bd_intf_pins axi_iic_0/S_AXI] [get_bd_intf_pins processing_system7_1_axi_periph/M08_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M09_AXI [get_bd_intf_pins axi_dma_tx/S_AXI_LITE] [get_bd_intf_pins processing_system7_1_axi_periph/M09_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M10_AXI [get_bd_intf_pins fifo_irq_ctrl_pcore_rx/AXI4_Lite] [get_bd_intf_pins processing_system7_1_axi_periph/M10_AXI]
##   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M11_AXI [get_bd_intf_pins fifo_irq_ctrl_pcore_tx/AXI4_Lite] [get_bd_intf_pins processing_system7_1_axi_periph/M11_AXI]
## 
##   # Create port connections
##   connect_bd_net -net DMA_rstn_Res [get_bd_pins DMA_rstn/Res] [get_bd_pins axi_dma_rx/axi_resetn]
##   connect_bd_net -net axi_ad9361_0_l_clk [get_bd_pins axi_ad9361/clk] [get_bd_pins axi_ad9361/l_clk] [get_bd_pins clk_domain_xing_rst_2/clk_b] [get_bd_pins clockGen_0/clkIn] [get_bd_pins dac_unpack_0/clk] [get_bd_pins fifo_generator_clkgen_rx/s_aclk] [get_bd_pins fifo_generator_clkgen_tx/m_aclk]
##   connect_bd_net -net axi_ad9361_adc_data_i0 [get_bd_pins axi_ad9361/adc_data_i0] [get_bd_pins xlconcat_adc/In0]
##   connect_bd_net -net axi_ad9361_adc_data_i1 [get_bd_pins axi_ad9361/adc_data_i1] [get_bd_pins xlconcat_adc/In2]
##   connect_bd_net -net axi_ad9361_adc_data_q0 [get_bd_pins axi_ad9361/adc_data_q0] [get_bd_pins xlconcat_adc/In1]
##   connect_bd_net -net axi_ad9361_adc_data_q1 [get_bd_pins axi_ad9361/adc_data_q1] [get_bd_pins xlconcat_adc/In3]
##   connect_bd_net -net axi_ad9361_adc_valid_i0 [get_bd_pins axi_ad9361/adc_valid_i0] [get_bd_pins fifo_generator_clkgen_rx/s_axis_tvalid]
##   connect_bd_net -net axi_ad9361_tx_clk_out_n [get_bd_ports tx_clk_out_n] [get_bd_pins axi_ad9361/tx_clk_out_n]
##   connect_bd_net -net axi_ad9361_tx_clk_out_p [get_bd_ports tx_clk_out_p] [get_bd_pins axi_ad9361/tx_clk_out_p]
##   connect_bd_net -net axi_ad9361_tx_data_out_n [get_bd_ports tx_data_out_n] [get_bd_pins axi_ad9361/tx_data_out_n]
##   connect_bd_net -net axi_ad9361_tx_data_out_p [get_bd_ports tx_data_out_p] [get_bd_pins axi_ad9361/tx_data_out_p]
##   connect_bd_net -net axi_ad9361_tx_frame_out_n [get_bd_ports tx_frame_out_n] [get_bd_pins axi_ad9361/tx_frame_out_n]
##   connect_bd_net -net axi_ad9361_tx_frame_out_p [get_bd_ports tx_frame_out_p] [get_bd_pins axi_ad9361/tx_frame_out_p]
##   connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_rx/s2mm_introut] [get_bd_pins interrupt_concat/In0]
##   connect_bd_net -net axi_dma_1_mm2s_introut [get_bd_pins axi_dma_tx/mm2s_introut] [get_bd_pins interrupt_concat/In1]
##   connect_bd_net -net axi_lite_data_unpacker_pcore_0_ch_sel [get_bd_pins axi_lite_data_unpacker_pcore_0/ch_sel] [get_bd_pins axi_lite_data_verifier_if_pcore_0/ch_sel]
##   connect_bd_net -net axi_lite_data_unpacker_pcore_0_m_axis_tdata [get_bd_pins axi_lite_data_unpacker_pcore_0/m_axis_tdata] [get_bd_pins txdut_data_mux/In_1] [get_bd_pins xlslice_tx_ch1_I/Din] [get_bd_pins xlslice_tx_ch1_Q/Din] [get_bd_pins xlslice_tx_ch2_I/Din] [get_bd_pins xlslice_tx_ch2_Q/Din]
##   connect_bd_net -net axi_lite_data_unpacker_pcore_0_m_axis_tvalid [get_bd_pins axi_lite_data_unpacker_pcore_0/m_axis_tvalid] [get_bd_pins txdut_strobe_mux/In_1]
##   connect_bd_net -net axi_lite_data_unpacker_pcore_0_s_axis_tready [get_bd_pins axi_lite_data_unpacker_pcore_0/s_axis_tready] [get_bd_pins detection_fifo_tx/m_axis_tready]
##   connect_bd_net -net axi_lite_sample_counter_pcore_0_rst_out [get_bd_pins DMA_rstn/Op1] [get_bd_pins axi_lite_sample_counter_pcore_0/rst_out]
##   connect_bd_net -net axi_lite_sdrramp_src_pcore_0_src_out1 [get_bd_pins axi_lite_sdrramp_src_pcore_0/src_out] [get_bd_pins rxdut_data_mux/In_1] [get_bd_pins xlslice_rx_ch1_I/Din] [get_bd_pins xlslice_rx_ch1_Q/Din] [get_bd_pins xlslice_rx_ch2_I/Din] [get_bd_pins xlslice_rx_ch2_Q/Din]
##   connect_bd_net -net axi_lite_sdrramp_src_pcore_0_src_strobe [get_bd_pins axi_lite_sdrramp_src_pcore_0/src_strobe] [get_bd_pins rxdut_strobe_mux/In_1]
##   connect_bd_net -net axi_lite_system_config_pcore_0_dut_rx_by_pass [get_bd_pins axi_lite_system_config_pcore_0/dut_rx_by_pass] [get_bd_pins rxdut_data_mux/Sel] [get_bd_pins rxdut_strobe_mux/Sel]
##   connect_bd_net -net axi_lite_system_config_pcore_0_dut_tx_by_pass [get_bd_pins axi_lite_system_config_pcore_0/dut_tx_by_pass] [get_bd_pins txdut_data_mux/Sel] [get_bd_pins txdut_strobe_mux/Sel]
##   connect_bd_net -net axi_lite_system_config_pcore_0_rx_data_path_rst [get_bd_pins axi_lite_data_packer_pcore_0/rst] [get_bd_pins axi_lite_sdrramp_src_pcore_0/reset] [get_bd_pins axi_lite_system_config_pcore_0/rx_data_path_rst] [get_bd_pins fifo_irq_ctrl_pcore_rx/DATA_PATH_RST] [get_bd_pins led_reset_util_vector_logic/Op1] [get_bd_pins util_vector_logic_0/Op1]
##   connect_bd_net -net axi_lite_system_config_pcore_0_stream_enable_rx [get_bd_pins axi_lite_sdrramp_src_pcore_0/stream_en] [get_bd_pins axi_lite_system_config_pcore_0/stream_enable_rx] [get_bd_pins fifo_irq_ctrl_pcore_rx/ENABLE]
##   connect_bd_net -net axi_lite_system_config_pcore_0_stream_enable_tx [get_bd_pins axi_lite_data_unpacker_pcore_0/stream_en] [get_bd_pins axi_lite_system_config_pcore_0/stream_enable_tx] [get_bd_pins dac_unpack_0/stream_enb] [get_bd_pins fifo_irq_ctrl_pcore_tx/ENABLE]
##   connect_bd_net -net axi_lite_system_config_pcore_0_tx_data_path_rst [get_bd_pins axi_lite_data_unpacker_pcore_0/rst] [get_bd_pins axi_lite_system_config_pcore_0/tx_data_path_rst] [get_bd_pins fifo_irq_ctrl_pcore_tx/DATA_PATH_RST] [get_bd_pins led_reset_util_vector_logic/Op2] [get_bd_pins tx_data_path_rst_n/Op1]
##   connect_bd_net -net basic_mux_0_Output [get_bd_pins axi_lite_data_verifier_if_pcore_0/data] [get_bd_pins fifo_generator_clkgen_tx/s_axis_tdata] [get_bd_pins txdut_data_mux/Out_1]
##   connect_bd_net -net clk_domain_xing_rst_0_reset_b [get_bd_pins axi_lite_sample_counter_pcore_0/data_path_rst_n] [get_bd_pins clk_domain_xing_rst_0/reset_b]
##   connect_bd_net -net clk_domain_xing_rst_1_reset_b [get_bd_pins clk_domain_xing_rst_1/reset_b] [get_bd_pins data_fifo_generator_tx/s_aresetn]
##   connect_bd_net -net clk_domain_xing_rst_2_reset_b [get_bd_pins clk_domain_xing_rst_2/reset_b] [get_bd_pins dac_unpack_0/aresetn]
##   connect_bd_net -net clockGen_0_clkOut [get_bd_pins axi_lite_data_packer_pcore_0/clk] [get_bd_pins axi_lite_data_unpacker_pcore_0/clk] [get_bd_pins axi_lite_data_verifier_if_pcore_0/clk] [get_bd_pins axi_lite_sdrramp_src_pcore_0/clk] [get_bd_pins axi_lite_system_config_pcore_0/rx_clk] [get_bd_pins axi_lite_system_config_pcore_0/tx_clk] [get_bd_pins clockGen_0/clkOut] [get_bd_pins data_fifo_generator_rx/s_aclk] [get_bd_pins data_fifo_generator_tx/m_aclk] [get_bd_pins detection_fifo_rx/s_aclk] [get_bd_pins detection_fifo_tx/s_aclk] [get_bd_pins fifo_generator_clkgen_rx/m_aclk] [get_bd_pins fifo_generator_clkgen_tx/s_aclk] [get_bd_pins fifo_irq_ctrl_pcore_rx/DATA_CLK] [get_bd_pins fifo_irq_ctrl_pcore_tx/DATA_CLK] [get_bd_pins led_driver_0/clk_rf]
##   connect_bd_net -net dac_unpack_0_data_out_i0 [get_bd_pins axi_ad9361/dac_data_i0] [get_bd_pins dac_unpack_0/data_out_i0]
##   connect_bd_net -net dac_unpack_0_data_out_i1 [get_bd_pins axi_ad9361/dac_data_i1] [get_bd_pins dac_unpack_0/data_out_i1]
##   connect_bd_net -net dac_unpack_0_data_out_q0 [get_bd_pins axi_ad9361/dac_data_q0] [get_bd_pins dac_unpack_0/data_out_q0]
##   connect_bd_net -net dac_unpack_0_data_out_q1 [get_bd_pins axi_ad9361/dac_data_q1] [get_bd_pins dac_unpack_0/data_out_q1]
##   connect_bd_net -net data_fifo_generator_rx_s_axis_tready [get_bd_pins data_fifo_generator_rx/s_axis_tready] [get_bd_pins detection_fifo_rx/m_axis_tready]
##   connect_bd_net -net detection_fifo_rx_axis_data_count [get_bd_pins detection_fifo_rx/axis_data_count] [get_bd_pins fifo_irq_ctrl_pcore_rx/FIFO_DATA_OCC_CNT]
##   connect_bd_net -net detection_fifo_rx_axis_overflow [get_bd_pins detection_fifo_rx/axis_overflow] [get_bd_pins fifo_irq_ctrl_pcore_rx/FIFO_OF]
##   connect_bd_net -net detection_fifo_rx_axis_underflow [get_bd_pins detection_fifo_rx/axis_underflow] [get_bd_pins fifo_irq_ctrl_pcore_rx/FIFO_UF]
##   connect_bd_net -net detection_fifo_rx_m_axis_tdata [get_bd_pins data_fifo_generator_rx/s_axis_tdata] [get_bd_pins detection_fifo_rx/m_axis_tdata]
##   connect_bd_net -net detection_fifo_rx_m_axis_tvalid [get_bd_pins data_fifo_generator_rx/s_axis_tvalid] [get_bd_pins detection_fifo_rx/m_axis_tvalid] [get_bd_pins fifo_irq_ctrl_pcore_rx/AXIS_TVALID]
##   connect_bd_net -net detection_fifo_tx_axis_data_count [get_bd_pins detection_fifo_tx/axis_data_count] [get_bd_pins fifo_irq_ctrl_pcore_tx/FIFO_DATA_OCC_CNT]
##   connect_bd_net -net detection_fifo_tx_axis_overflow [get_bd_pins detection_fifo_tx/axis_overflow] [get_bd_pins fifo_irq_ctrl_pcore_tx/FIFO_OF]
##   connect_bd_net -net detection_fifo_tx_axis_underflow [get_bd_pins detection_fifo_tx/axis_underflow] [get_bd_pins fifo_irq_ctrl_pcore_tx/FIFO_UF]
##   connect_bd_net -net detection_fifo_tx_m_axis_tdata [get_bd_pins axi_lite_data_unpacker_pcore_0/s_axis_tdata] [get_bd_pins detection_fifo_tx/m_axis_tdata]
##   connect_bd_net -net detection_fifo_tx_m_axis_tvalid [get_bd_pins axi_lite_data_unpacker_pcore_0/s_axis_tvalid] [get_bd_pins detection_fifo_tx/m_axis_tvalid] [get_bd_pins fifo_irq_ctrl_pcore_tx/AXIS_TVALID]
##   connect_bd_net -net fifo_generator_clkgen_rx_m_axis_tdata [get_bd_pins axi_lite_sdrramp_src_pcore_0/data_in] [get_bd_pins fifo_generator_clkgen_rx/m_axis_tdata]
##   connect_bd_net -net fifo_generator_clkgen_rx_m_axis_tvalid [get_bd_pins axi_lite_sdrramp_src_pcore_0/data_vld] [get_bd_pins fifo_generator_clkgen_rx/m_axis_tvalid]
##   connect_bd_net -net fifo_generator_clkgen_tx_m_axis_tdata [get_bd_pins dac_unpack_0/data_in] [get_bd_pins fifo_generator_clkgen_tx/m_axis_tdata]
##   connect_bd_net -net fifo_irq_ctrl_pcore_rx_EXT_IRQ [get_bd_pins fifo_irq_ctrl_pcore_rx/EXT_IRQ] [get_bd_pins interrupt_concat/In2]
##   connect_bd_net -net fifo_irq_ctrl_pcore_tx_EXT_IRQ [get_bd_pins fifo_irq_ctrl_pcore_tx/EXT_IRQ] [get_bd_pins interrupt_concat/In3]
##   connect_bd_net -net gpio_tribus_slice_0_GPIO_0_tri_i [get_bd_pins gpio_tribus_slice_0/GPIO_0_tri_i] [get_bd_pins processing_system7_1/GPIO_I]
##   connect_bd_net -net gpio_tribus_slice_0_gpio_io [get_bd_ports gpio_io] [get_bd_pins gpio_tribus_slice_0/gpio_io]
##   connect_bd_net -net interrupt_concat_out [get_bd_pins interrupt_concat/dout] [get_bd_pins processing_system7_1/IRQ_F2P]
##   connect_bd_net -net led_driver_0_LED [get_bd_ports LED] [get_bd_pins led_driver_0/LED]
##   connect_bd_net -net tx_tready_tieoff_const [get_bd_pins fifo_generator_clkgen_rx/m_axis_tready] [get_bd_pins fifo_generator_clkgen_tx/m_axis_tready] [get_bd_pins tx_tready_tieoff/dout]
##   connect_bd_net -net led_reset_util_vector_logic_Res [get_bd_pins led_driver_0/rst] [get_bd_pins led_reset_util_vector_logic/Res]
##   connect_bd_net -net processing_system7_1_FCLK_CLK0 [get_bd_pins led_driver_0/clk_ps7] [get_bd_pins axi_ad9361/s_axi_aclk] [get_bd_pins axi_dma_rx/m_axi_s2mm_aclk] [get_bd_pins axi_dma_rx/m_axi_sg_aclk] [get_bd_pins axi_dma_rx/s_axi_lite_aclk] [get_bd_pins axi_dma_tx/m_axi_mm2s_aclk] [get_bd_pins axi_dma_tx/m_axi_sg_aclk] [get_bd_pins axi_dma_tx/s_axi_lite_aclk] [get_bd_pins axi_iic_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_lite_data_packer_pcore_0/AXI4_Lite_ACLK] [get_bd_pins axi_lite_data_packer_pcore_0/IPCORE_CLK] [get_bd_pins axi_lite_data_unpacker_pcore_0/AXI4_Lite_ACLK] [get_bd_pins axi_lite_data_unpacker_pcore_0/IPCORE_CLK] [get_bd_pins axi_lite_data_verifier_if_pcore_0/AXI4_Lite_ACLK] [get_bd_pins axi_lite_data_verifier_if_pcore_0/IPCORE_CLK] [get_bd_pins axi_lite_sample_counter_pcore_0/AXI4_Lite_ACLK] [get_bd_pins axi_lite_sample_counter_pcore_0/IPCORE_CLK] [get_bd_pins axi_lite_sample_counter_pcore_0/ps7_fclk0] [get_bd_pins axi_lite_sdrramp_src_pcore_0/AXI4_Lite_ACLK] [get_bd_pins axi_lite_sdrramp_src_pcore_0/IPCORE_CLK] [get_bd_pins axi_lite_system_config_pcore_0/AXI_Lite_ACLK] [get_bd_pins axi_lite_system_config_pcore_0/IPCORE_CLK] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins clk_domain_xing_rst_0/clk_b] [get_bd_pins clk_domain_xing_rst_1/clk_b] [get_bd_pins data_fifo_generator_rx/m_aclk] [get_bd_pins data_fifo_generator_tx/s_aclk] [get_bd_pins fifo_irq_ctrl_pcore_rx/AXI4_Lite_ACLK] [get_bd_pins fifo_irq_ctrl_pcore_rx/IPCORE_CLK] [get_bd_pins fifo_irq_ctrl_pcore_tx/AXI4_Lite_ACLK] [get_bd_pins fifo_irq_ctrl_pcore_tx/IPCORE_CLK] [get_bd_pins processing_system7_1/FCLK_CLK0] [get_bd_pins processing_system7_1/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_1/S_AXI_ACP_ACLK] [get_bd_pins processing_system7_1/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_1/S_AXI_HP1_ACLK] [get_bd_pins processing_system7_1_axi_periph/ACLK] [get_bd_pins processing_system7_1_axi_periph/M00_ACLK] [get_bd_pins processing_system7_1_axi_periph/M01_ACLK] [get_bd_pins processing_system7_1_axi_periph/M02_ACLK] [get_bd_pins processing_system7_1_axi_periph/M03_ACLK] [get_bd_pins processing_system7_1_axi_periph/M04_ACLK] [get_bd_pins processing_system7_1_axi_periph/M05_ACLK] [get_bd_pins processing_system7_1_axi_periph/M06_ACLK] [get_bd_pins processing_system7_1_axi_periph/M07_ACLK] [get_bd_pins processing_system7_1_axi_periph/M08_ACLK] [get_bd_pins processing_system7_1_axi_periph/M09_ACLK] [get_bd_pins processing_system7_1_axi_periph/M10_ACLK] [get_bd_pins processing_system7_1_axi_periph/M11_ACLK] [get_bd_pins processing_system7_1_axi_periph/M12_ACLK] [get_bd_pins processing_system7_1_axi_periph/S00_ACLK] [get_bd_pins rst_processing_system7_1_166M/slowest_sync_clk]
##   connect_bd_net -net processing_system7_1_FCLK_CLK3 [get_bd_pins axi_ad9361/delay_clk] [get_bd_pins processing_system7_1/FCLK_CLK3]
##   connect_bd_net -net processing_system7_1_FCLK_RESET0_N [get_bd_pins processing_system7_1/FCLK_RESET0_N] [get_bd_pins rst_processing_system7_1_166M/ext_reset_in]
##   connect_bd_net -net processing_system7_1_GPIO_O [get_bd_pins gpio_tribus_slice_0/GPIO_0_tri_o] [get_bd_pins processing_system7_1/GPIO_O]
##   connect_bd_net -net processing_system7_1_GPIO_T [get_bd_pins gpio_tribus_slice_0/GPIO_0_tri_t] [get_bd_pins processing_system7_1/GPIO_T]
##   connect_bd_net -net processing_system7_1_SPI0_MOSI_O [get_bd_ports spi_mosi] [get_bd_pins processing_system7_1/SPI0_MOSI_O]
##   connect_bd_net -net processing_system7_1_SPI0_SCLK_O [get_bd_ports spi_clk] [get_bd_pins processing_system7_1/SPI0_SCLK_O]
##   connect_bd_net -net processing_system7_1_SPI0_SS_O [get_bd_ports spi_csn] [get_bd_pins processing_system7_1/SPI0_SS_O]
##   connect_bd_net -net rst_processing_system7_1_166M_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins processing_system7_1_axi_periph/ARESETN] [get_bd_pins rst_processing_system7_1_166M/interconnect_aresetn]
##   connect_bd_net -net rst_processing_system7_1_166M_peripheral_aresetn [get_bd_pins axi_ad9361/s_axi_aresetn] [get_bd_pins axi_dma_tx/axi_resetn] [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_lite_data_packer_pcore_0/AXI4_Lite_ARESETN] [get_bd_pins axi_lite_data_packer_pcore_0/IPCORE_RESETN] [get_bd_pins axi_lite_data_unpacker_pcore_0/AXI4_Lite_ARESETN] [get_bd_pins axi_lite_data_unpacker_pcore_0/IPCORE_RESETN] [get_bd_pins axi_lite_data_verifier_if_pcore_0/AXI4_Lite_ARESETN] [get_bd_pins axi_lite_data_verifier_if_pcore_0/IPCORE_RESETN] [get_bd_pins axi_lite_sample_counter_pcore_0/AXI4_Lite_ARESETN] [get_bd_pins axi_lite_sample_counter_pcore_0/IPCORE_RESETN] [get_bd_pins axi_lite_sdrramp_src_pcore_0/AXI4_Lite_ARESETN] [get_bd_pins axi_lite_sdrramp_src_pcore_0/IPCORE_RESETN] [get_bd_pins axi_lite_system_config_pcore_0/AXI_Lite_ARESETN] [get_bd_pins axi_lite_system_config_pcore_0/IPCORE_RESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins fclk2_reset/Op1] [get_bd_pins fifo_irq_ctrl_pcore_rx/AXI4_Lite_ARESETN] [get_bd_pins fifo_irq_ctrl_pcore_rx/IPCORE_RESETN] [get_bd_pins fifo_irq_ctrl_pcore_tx/AXI4_Lite_ARESETN] [get_bd_pins fifo_irq_ctrl_pcore_tx/IPCORE_RESETN] [get_bd_pins processing_system7_1_axi_periph/M00_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M01_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M02_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M03_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M04_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M05_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M06_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M07_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M08_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M09_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M10_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M11_ARESETN] [get_bd_pins processing_system7_1_axi_periph/M12_ARESETN] [get_bd_pins processing_system7_1_axi_periph/S00_ARESETN] [get_bd_pins rst_processing_system7_1_166M/peripheral_aresetn]
##   connect_bd_net -net rx_clk_in_n_1 [get_bd_ports rx_clk_in_n] [get_bd_pins axi_ad9361/rx_clk_in_n]
##   connect_bd_net -net rx_clk_in_p_1 [get_bd_ports rx_clk_in_p] [get_bd_pins axi_ad9361/rx_clk_in_p]
##   connect_bd_net -net rx_data_in_n_1 [get_bd_ports rx_data_in_n] [get_bd_pins axi_ad9361/rx_data_in_n]
##   connect_bd_net -net rx_data_in_p_1 [get_bd_ports rx_data_in_p] [get_bd_pins axi_ad9361/rx_data_in_p]
##   connect_bd_net -net rx_frame_in_n_1 [get_bd_ports rx_frame_in_n] [get_bd_pins axi_ad9361/rx_frame_in_n]
##   connect_bd_net -net rx_frame_in_p_1 [get_bd_ports rx_frame_in_p] [get_bd_pins axi_ad9361/rx_frame_in_p]
##   connect_bd_net -net rxdut_data_mux_Output [get_bd_pins axi_lite_data_packer_pcore_0/s_axis_tdata] [get_bd_pins rxdut_data_mux/Out_1]
##   connect_bd_net -net rxdut_strobe_mux_Output [get_bd_pins axi_lite_data_packer_pcore_0/s_axis_tvalid] [get_bd_pins rxdut_strobe_mux/Out_1]
##   connect_bd_net -net spi_miso_i_1 [get_bd_ports spi_miso] [get_bd_pins processing_system7_1/SPI0_MISO_I]
##   connect_bd_net -net spi_slave_tie_offs_dout [get_bd_pins processing_system7_1/SPI0_SS_I] [get_bd_pins spi_slave_tie_offs/dout] [get_bd_pins spi_tie_not_gate/Op1]
##   connect_bd_net -net spi_tie_not_gate_Res [get_bd_pins processing_system7_1/SPI0_MOSI_I] [get_bd_pins processing_system7_1/SPI0_SCLK_I] [get_bd_pins spi_tie_not_gate/Res]
##   connect_bd_net -net tx_data_path_rst_n_Res [get_bd_pins clk_domain_xing_rst_1/reset_a] [get_bd_pins clk_domain_xing_rst_2/reset_a] [get_bd_pins detection_fifo_tx/s_aresetn] [get_bd_pins fifo_generator_clkgen_tx/s_aresetn] [get_bd_pins tx_data_path_rst_n/Res]
##   connect_bd_net -net txdut_strobe_mux_Output [get_bd_pins axi_lite_data_verifier_if_pcore_0/dvld] [get_bd_pins fifo_generator_clkgen_tx/s_axis_tvalid] [get_bd_pins txdut_strobe_mux/Out_1]
##   connect_bd_net -net util_vector_logic_0_Res [get_bd_pins clk_domain_xing_rst_0/reset_a] [get_bd_pins data_fifo_generator_rx/s_aresetn] [get_bd_pins detection_fifo_rx/s_aresetn] [get_bd_pins fifo_generator_clkgen_rx/s_aresetn] [get_bd_pins util_vector_logic_0/Res]
##   connect_bd_net -net util_vector_logic_1_Res [get_bd_pins axi_lite_system_config_pcore_0/g_reset] [get_bd_pins fclk2_reset/Res]
##   connect_bd_net -net xlconcat_adc_dout [get_bd_pins fifo_generator_clkgen_rx/s_axis_tdata] [get_bd_pins xlconcat_adc/dout]
##   connect_bd_net -net xlconcat_rx_dout [get_bd_pins rxdut_data_mux/In_0] [get_bd_pins xlconcat_rx/dout]
##   connect_bd_net -net xlconcat_tx_dout [get_bd_pins txdut_data_mux/In_0] [get_bd_pins xlconcat_tx/dout]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x40000000 -offset 0x0 [get_bd_addr_spaces axi_dma_rx/Data_SG] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_1_ACP_DDR_LOWOCM
##   create_bd_addr_seg -range 0x400000 -offset 0xE0000000 [get_bd_addr_spaces axi_dma_rx/Data_SG] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_IOP] SEG_processing_system7_1_ACP_IOP
##   create_bd_addr_seg -range 0x1000000 -offset 0xFC000000 [get_bd_addr_spaces axi_dma_rx/Data_SG] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_QSPI_LINEAR] SEG_processing_system7_1_ACP_QSPI_LINEAR
##   create_bd_addr_seg -range 0x40000000 -offset 0x0 [get_bd_addr_spaces axi_dma_rx/Data_S2MM] [get_bd_addr_segs processing_system7_1/S_AXI_HP1/HP1_DDR_LOWOCM] SEG_processing_system7_1_HP1_DDR_LOWOCM
##   create_bd_addr_seg -range 0x40000000 -offset 0x0 [get_bd_addr_spaces axi_dma_tx/Data_SG] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_1_ACP_DDR_LOWOCM
##   create_bd_addr_seg -range 0x1000000 -offset 0xFC000000 [get_bd_addr_spaces axi_dma_tx/Data_SG] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_QSPI_LINEAR] SEG_processing_system7_1_ACP_QSPI_LINEAR
##   create_bd_addr_seg -range 0x40000000 -offset 0x0 [get_bd_addr_spaces axi_dma_tx/Data_MM2S] [get_bd_addr_segs processing_system7_1/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_1_HP0_DDR_LOWOCM
##   create_bd_addr_seg -range 0x10000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_ad9361/s_axi/axi_lite] SEG_axi_ad9361_axi_lite
##   create_bd_addr_seg -range 0x10000 -offset 0x40400000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_dma_rx/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg
##   create_bd_addr_seg -range 0x10000 -offset 0x40410000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_dma_tx/S_AXI_LITE/Reg] SEG_axi_dma_1_Reg
##   create_bd_addr_seg -range 0x10000 -offset 0x41620000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_iic_0/S_AXI/Reg] SEG_axi_iic_0_Reg
##   create_bd_addr_seg -range 0x10000 -offset 0x43C10000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_lite_data_packer_pcore_0/AXI4_Lite/reg0] SEG_axi_lite_data_packer_pcore_0_reg0
##   create_bd_addr_seg -range 0x10000 -offset 0x43C20000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_lite_data_unpacker_pcore_0/AXI4_Lite/reg0] SEG_axi_lite_data_unpacker_pcore_0_reg0
##   create_bd_addr_seg -range 0x10000 -offset 0x43C50000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_lite_data_verifier_if_pcore_0/AXI4_Lite/reg0] SEG_axi_lite_data_verifier_if_pcore_0_reg0
##   create_bd_addr_seg -range 0x10000 -offset 0x50000000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_lite_sample_counter_pcore_0/AXI4_Lite/reg0] SEG_axi_lite_sample_counter_pcore_0_reg0
##   create_bd_addr_seg -range 0x10000 -offset 0x7D600000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_lite_sdrramp_src_pcore_0/AXI4_Lite/reg0] SEG_axi_lite_sdrramp_src_pcore_0_reg0
##   create_bd_addr_seg -range 0x10000 -offset 0x72200000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_lite_system_config_pcore_0/AXI_Lite/reg0] SEG_axi_lite_system_config_pcore_0_reg0
##   create_bd_addr_seg -range 0x10000 -offset 0x43C60000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs fifo_irq_ctrl_pcore_rx/AXI4_Lite/reg0] SEG_fifo_irq_ctrl_pcore_rx_reg0
##   create_bd_addr_seg -range 0x10000 -offset 0x43C70000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs fifo_irq_ctrl_pcore_tx/AXI4_Lite/reg0] SEG_fifo_irq_ctrl_pcore_tx_reg0
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 41-1753] The name 'axi_lite_data_packer_pcore_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_lite_data_unpacker_pcore_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_lite_data_verifier_if_pcore_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_lite_sample_counter_pcore_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_lite_sdrramp_src_pcore_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_lite_system_config_pcore_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /data_fifo_generator_rxExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /data_fifo_generator_rxExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /data_fifo_generator_txExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /data_fifo_generator_txExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /detection_fifo_rxExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /detection_fifo_rxExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /detection_fifo_txExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /detection_fifo_txExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_clkgen_rxExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_clkgen_rxExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_clkgen_txExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_clkgen_txExecuting the post_config_ip from bd
WARNING: [IP_Flow 19-3432] UI File c:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore/led_driver_v2_00_a/xgui/led_driver_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter bit_slice on /led_driver_0. Parameter does not exist
WARNING: [BD 41-1753] The name 'led_reset_util_vector_logic' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'processing_system7_1_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'rst_processing_system7_1_166M' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(undef) and /dac_unpack_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(undef) and /fifo_generator_clkgen_rx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(undef) and /fifo_generator_clkgen_tx/m_aclk(clk)
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_clkgen_rx/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /axi_lite_data_unpacker_pcore_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
WARNING: [BD 41-1306] The connection to interface pin /axi_lite_data_unpacker_pcore_0/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
WARNING: [BD 41-1306] The connection to interface pin /axi_lite_data_unpacker_pcore_0/s_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
WARNING: [BD 41-1306] The connection to interface pin /detection_fifo_tx/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_clkgen_tx/s_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_domain_xing_rst_1/reset_b(undef) and /data_fifo_generator_tx/s_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_domain_xing_rst_2/reset_b(undef) and /dac_unpack_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_data_packer_pcore_0/clk(clk) and /clockGen_0/clkOut(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_data_unpacker_pcore_0/clk(clk) and /clockGen_0/clkOut(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /data_fifo_generator_rx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /data_fifo_generator_tx/m_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /detection_fifo_rx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /detection_fifo_tx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /fifo_generator_clkgen_rx/m_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /fifo_generator_clkgen_tx/s_aclk(clk)
WARNING: [BD 41-1306] The connection to interface pin /data_fifo_generator_rx/s_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /detection_fifo_rx/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /data_fifo_generator_rx/s_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /detection_fifo_rx/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /data_fifo_generator_rx/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /detection_fifo_rx/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /axi_lite_data_unpacker_pcore_0/s_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
WARNING: [BD 41-1306] The connection to interface pin /detection_fifo_tx/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /axi_lite_data_unpacker_pcore_0/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
WARNING: [BD 41-1306] The connection to interface pin /detection_fifo_tx/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_clkgen_rx/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_clkgen_rx/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_clkgen_tx/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/GPIO_I is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_clkgen_rx/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_clkgen_tx/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1731] Type mismatch between connected pins: /led_driver_0/clk_ps7(undef) and /processing_system7_1/FCLK_CLK0(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_data_packer_pcore_0/IPCORE_CLK(undef) and /processing_system7_1/FCLK_CLK0(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_data_unpacker_pcore_0/IPCORE_CLK(undef) and /processing_system7_1/FCLK_CLK0(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_sample_counter_pcore_0/IPCORE_CLK(undef) and /processing_system7_1/FCLK_CLK0(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_sdrramp_src_pcore_0/IPCORE_CLK(undef) and /processing_system7_1/FCLK_CLK0(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_system_config_pcore_0/IPCORE_CLK(undef) and /processing_system7_1/FCLK_CLK0(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_domain_xing_rst_0/clk_b(undef) and /processing_system7_1/FCLK_CLK0(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_domain_xing_rst_1/clk_b(undef) and /processing_system7_1/FCLK_CLK0(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/delay_clk(undef) and /processing_system7_1/FCLK_CLK3(clk)
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/GPIO_T is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/SPI0_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/SPI0_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/SPI0_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_data_packer_pcore_0/IPCORE_RESETN(undef) and /rst_processing_system7_1_166M/peripheral_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_data_unpacker_pcore_0/IPCORE_RESETN(undef) and /rst_processing_system7_1_166M/peripheral_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_sample_counter_pcore_0/IPCORE_RESETN(undef) and /rst_processing_system7_1_166M/peripheral_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_sdrramp_src_pcore_0/IPCORE_RESETN(undef) and /rst_processing_system7_1_166M/peripheral_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_system_config_pcore_0/IPCORE_RESETN(undef) and /rst_processing_system7_1_166M/peripheral_aresetn(rst)
WARNING: [BD 41-1306] The connection to interface pin /axi_lite_data_packer_pcore_0/s_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
WARNING: [BD 41-1306] The connection to interface pin /axi_lite_data_packer_pcore_0/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/SPI0_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/SPI0_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/SPI0_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/SPI0_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_clkgen_tx/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_clkgen_rx/s_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
Wrote  : <C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd> 
# set_property synth_checkpoint_mode None [get_files system.bd]
# validate_bd_design
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /detection_fifo_rx/m_axis_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_rx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /data_fifo_generator_rx/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_rx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /detection_fifo_rx/m_axis_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_rx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /detection_fifo_tx/m_axis_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_tx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /detection_fifo_tx/m_axis_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_tx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /axi_lite_data_unpacker_pcore_0/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_tx_M_AXIS 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_ad9361/tdd_sync
/axi_ad9361/up_enable
/axi_ad9361/up_txnrx
/rxdut_strobe_mux/In_0
/txdut_strobe_mux/In_0
/xlconcat_rx/In0
/xlconcat_rx/In1
/xlconcat_rx/In2
/xlconcat_rx/In3
/xlconcat_tx/In0
/xlconcat_tx/In1
/xlconcat_tx/In2
/xlconcat_tx/In3

validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 607.344 ; gain = 73.309
# save_bd_design
Wrote  : <C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd> 
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 01 13:21:30 2018...

Elapsed time is 55.4795 seconds.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vivado_insert_ip.tcl
# open_project vivado_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 325.660 ; gain = 116.008
# update_ip_catalog -delete_ip {./ipcore/CombinedT_ip_v1_0/component.xml} -repo_path {./ipcore} -quiet
# update_ip_catalog -add_ip {./ipcore/CombinedT_ip_v1_0.zip} -repo_path {./ipcore}
INFO: [IP_Flow 19-949] Unzipped './ipcore/CombinedT_ip_v1_0.zip' into repository 'c:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore'
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# set HDLCODERIPVLNV [get_property VLNV [get_ipdefs -filter {NAME==CombinedT_ip && VERSION==1.0}]]
# set HDLCODERIPINST CombinedT_ip_0
# set BDFILEPATH [get_files -quiet system.bd]
# open_bd_design $BDFILEPATH
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - DMA_rstn
Adding cell -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_rx
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_tx
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- MATHWORKS:ip:axi_lite_data_packer_pcore:1.0 - axi_lite_data_packer_pcore_0
Adding cell -- MATHWORKS:ip:axi_lite_data_unpacker_pcore:1.0 - axi_lite_data_unpacker_pcore_0
Adding cell -- mathworks.com:ip:axi_lite_data_verifier_if_pcore:1.0 - axi_lite_data_verifier_if_pcore_0
Adding cell -- mathworks.com:ip:axi_lite_sample_counter_pcore:1.0 - axi_lite_sample_counter_pcore_0
Adding cell -- MATHWORKS:ip:axi_lite_sdrramp_src_pcore:1.0 - axi_lite_sdrramp_src_pcore_0
Adding cell -- mathworks.com:user:axi_lite_system_config_pcore:1.0 - axi_lite_system_config_pcore_0
Adding cell -- mathworks.com:user:clk_domain_xing_rst:1.0 - clk_domain_xing_rst_0
Adding cell -- mathworks.com:user:clk_domain_xing_rst:1.0 - clk_domain_xing_rst_1
Adding cell -- mathworks.com:user:clk_domain_xing_rst:1.0 - clk_domain_xing_rst_2
Adding cell -- mathworks.com:user:clockGen:1.0 - clockGen_0
Adding cell -- mathworks.com:user:dac_unpack:1.0 - dac_unpack_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - data_fifo_generator_rx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /data_fifo_generator_rxExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - data_fifo_generator_tx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /data_fifo_generator_txExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - detection_fifo_rx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /detection_fifo_rxExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - detection_fifo_tx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /detection_fifo_txExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - fclk2_reset
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_clkgen_rx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_clkgen_rxExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_clkgen_tx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_clkgen_txExecuting the post_config_ip from bd
Adding cell -- mathworks.com:ip:axi_lite_fifo_irq_ctrl_pcore:1.0 - fifo_irq_ctrl_pcore_rx
Adding cell -- mathworks.com:ip:axi_lite_fifo_irq_ctrl_pcore:1.0 - fifo_irq_ctrl_pcore_tx
Adding cell -- mw:user:gpio_tribus_slice:1.0 - gpio_tribus_slice_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - interrupt_concat
Adding cell -- mathworks.com:user:led_driver:2.0 - led_driver_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - tx_tready_tieoff
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - led_reset_util_vector_logic
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_1_166M
Adding cell -- mathworks.com:user:basic_mux:1.0 - rxdut_data_mux
Adding cell -- mathworks.com:user:basic_mux:1.0 - rxdut_strobe_mux
Adding cell -- xilinx.com:ip:xlconstant:1.1 - spi_slave_tie_offs
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - spi_tie_not_gate
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - tx_data_path_rst_n
Adding cell -- mathworks.com:user:basic_mux:1.0 - txdut_data_mux
Adding cell -- mathworks.com:user:basic_mux:1.0 - txdut_strobe_mux
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_adc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_rx
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_tx
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_rx_ch1_I
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_rx_ch1_Q
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_rx_ch2_I
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_rx_ch2_Q
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tx_ch1_I
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tx_ch1_Q
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tx_ch2_I
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tx_ch2_Q
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(undef) and /dac_unpack_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(undef) and /fifo_generator_clkgen_rx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(undef) and /fifo_generator_clkgen_tx/m_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_domain_xing_rst_1/reset_b(undef) and /data_fifo_generator_tx/s_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_domain_xing_rst_2/reset_b(undef) and /dac_unpack_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /axi_lite_data_packer_pcore_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /axi_lite_data_unpacker_pcore_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /data_fifo_generator_rx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /data_fifo_generator_tx/m_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /detection_fifo_rx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /detection_fifo_tx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /fifo_generator_clkgen_rx/m_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /fifo_generator_clkgen_tx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /led_driver_0/clk_ps7(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_data_packer_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_data_unpacker_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_sample_counter_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_sdrramp_src_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_system_config_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /clk_domain_xing_rst_0/clk_b(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /clk_domain_xing_rst_1/clk_b(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK3(clk) and /axi_ad9361/delay_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_data_packer_pcore_0/IPCORE_RESETN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_data_unpacker_pcore_0/IPCORE_RESETN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_sample_counter_pcore_0/IPCORE_RESETN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_sdrramp_src_pcore_0/IPCORE_RESETN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_system_config_pcore_0/IPCORE_RESETN(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd>
# create_bd_cell -type ip -vlnv $HDLCODERIPVLNV $HDLCODERIPINST
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /xlslice_rx_ch1_I/Dout'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins xlslice_rx_ch1_I/Dout]] [get_bd_pins $HDLCODERIPINST/Rx_Data_I1_In] [get_bd_pins xlslice_rx_ch1_I/Dout]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /xlconcat_rx/In0'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins xlconcat_rx/In0]] [get_bd_pins $HDLCODERIPINST/Rx_Data_I1_Out] [get_bd_pins xlconcat_rx/In0]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /xlslice_tx_ch1_I/Dout'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins xlslice_tx_ch1_I/Dout]] [get_bd_pins $HDLCODERIPINST/Tx_Data_I1_In] [get_bd_pins xlslice_tx_ch1_I/Dout]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /xlconcat_tx/In0'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins xlconcat_tx/In0]] [get_bd_pins $HDLCODERIPINST/Tx_Data_I1_Out] [get_bd_pins xlconcat_tx/In0]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /xlslice_rx_ch1_Q/Dout'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins xlslice_rx_ch1_Q/Dout]] [get_bd_pins $HDLCODERIPINST/Rx_Data_Q1_In] [get_bd_pins xlslice_rx_ch1_Q/Dout]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /xlconcat_rx/In1'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins xlconcat_rx/In1]] [get_bd_pins $HDLCODERIPINST/Rx_Data_Q1_Out] [get_bd_pins xlconcat_rx/In1]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /xlslice_tx_ch1_Q/Dout'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins xlslice_tx_ch1_Q/Dout]] [get_bd_pins $HDLCODERIPINST/Tx_Data_Q1_In] [get_bd_pins xlslice_tx_ch1_Q/Dout]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /xlconcat_tx/In1'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins xlconcat_tx/In1]] [get_bd_pins $HDLCODERIPINST/Tx_Data_Q1_Out] [get_bd_pins xlconcat_tx/In1]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins axi_lite_sdrramp_src_pcore_0/src_strobe]] [get_bd_pins $HDLCODERIPINST/RXHDLDUT_Data_Valid_In] [get_bd_pins axi_lite_sdrramp_src_pcore_0/src_strobe]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /rxdut_strobe_mux/In_0'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins rxdut_strobe_mux/In_0]] [get_bd_pins $HDLCODERIPINST/RXHDLDUT_Data_Valid_Out] [get_bd_pins rxdut_strobe_mux/In_0]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins processing_system7_1/FCLK_CLK0]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ACLK] [get_bd_pins processing_system7_1/FCLK_CLK0]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins rst_processing_system7_1_166M/peripheral_aresetn]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ARESETN] [get_bd_pins rst_processing_system7_1_166M/peripheral_aresetn]
# connect_bd_intf_net [get_bd_intf_pins $HDLCODERIPINST/AXI4_Lite] [get_bd_intf_pins processing_system7_1_axi_periph/M12_AXI]
# create_bd_addr_seg -range 0x10000 -offset 0x40010000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs $HDLCODERIPINST/AXI4_Lite/reg0] SEG_${HDLCODERIPINST}_reg0
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins axi_lite_data_unpacker_pcore_0/m_axis_tvalid]] [get_bd_pins $HDLCODERIPINST/TXHDLDUT_Data_Valid_In] [get_bd_pins axi_lite_data_unpacker_pcore_0/m_axis_tvalid]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /txdut_strobe_mux/In_0'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins txdut_strobe_mux/In_0]] [get_bd_pins $HDLCODERIPINST/TXHDLDUT_Data_Valid_Out] [get_bd_pins txdut_strobe_mux/In_0]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins clockGen_0/clkOut]] [get_bd_pins $HDLCODERIPINST/IPCORE_CLK] [get_bd_pins clockGen_0/clkOut]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /CombinedT_ip_0/IPCORE_CLK(clk)
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins util_vector_logic_0/Res]] [get_bd_pins $HDLCODERIPINST/IPCORE_RESETN] [get_bd_pins util_vector_logic_0/Res]
# make_wrapper -files $BDFILEPATH -top
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /detection_fifo_rx/m_axis_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_rx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /data_fifo_generator_rx/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_rx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /detection_fifo_rx/m_axis_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_rx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /detection_fifo_tx/m_axis_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_tx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /detection_fifo_tx/m_axis_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_tx_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /axi_lite_data_unpacker_pcore_0/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: detection_fifo_tx_M_AXIS 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_ad9361/tdd_sync
/axi_ad9361/up_enable
/axi_ad9361/up_txnrx
/xlconcat_rx/In2
/xlconcat_rx/In3
/xlconcat_tx/In2
/xlconcat_tx/In3

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_ACP_WID'(3) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_ACP_ARID'(3) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_ACP_AWID'(3) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_lite_data_verifier_if_pcore_0/ch_sel'(2) to net 'axi_lite_data_unpacker_pcore_0_ch_sel'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd> 
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 495.492 ; gain = 114.477
# regsub -all "system.vhd" [get_files system.vhd] "system_wrapper.vhd" TOPFILEPATH
# add_files -norecurse $TOPFILEPATH
# update_compile_order -fileset sources_1
# validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
# save_bd_design
# add_files -fileset constrs_1 -norecurse system_constr.xdc
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 01 13:21:57 2018...

Elapsed time is 27.0688 seconds.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vivado_update_prj.tcl
# open_project vivado_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 322.250 ; gain = 111.766
# source vivado_custom_update_prj.tcl
## set BDFILEPATH [get_files -quiet system.bd]
## open_bd_design $BDFILEPATH
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - DMA_rstn
Adding cell -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_rx
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_tx
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- MATHWORKS:ip:axi_lite_data_packer_pcore:1.0 - axi_lite_data_packer_pcore_0
Adding cell -- MATHWORKS:ip:axi_lite_data_unpacker_pcore:1.0 - axi_lite_data_unpacker_pcore_0
Adding cell -- mathworks.com:ip:axi_lite_data_verifier_if_pcore:1.0 - axi_lite_data_verifier_if_pcore_0
Adding cell -- mathworks.com:ip:axi_lite_sample_counter_pcore:1.0 - axi_lite_sample_counter_pcore_0
Adding cell -- MATHWORKS:ip:axi_lite_sdrramp_src_pcore:1.0 - axi_lite_sdrramp_src_pcore_0
Adding cell -- mathworks.com:user:axi_lite_system_config_pcore:1.0 - axi_lite_system_config_pcore_0
Adding cell -- mathworks.com:user:clk_domain_xing_rst:1.0 - clk_domain_xing_rst_0
Adding cell -- mathworks.com:user:clk_domain_xing_rst:1.0 - clk_domain_xing_rst_1
Adding cell -- mathworks.com:user:clk_domain_xing_rst:1.0 - clk_domain_xing_rst_2
Adding cell -- mathworks.com:user:clockGen:1.0 - clockGen_0
Adding cell -- mathworks.com:user:dac_unpack:1.0 - dac_unpack_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - data_fifo_generator_rx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /data_fifo_generator_rxExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - data_fifo_generator_tx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /data_fifo_generator_txExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - detection_fifo_rx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /detection_fifo_rxExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - detection_fifo_tx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /detection_fifo_txExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - fclk2_reset
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_clkgen_rx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_clkgen_rxExecuting the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_clkgen_tx
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_clkgen_txExecuting the post_config_ip from bd
Adding cell -- mathworks.com:ip:axi_lite_fifo_irq_ctrl_pcore:1.0 - fifo_irq_ctrl_pcore_rx
Adding cell -- mathworks.com:ip:axi_lite_fifo_irq_ctrl_pcore:1.0 - fifo_irq_ctrl_pcore_tx
Adding cell -- mw:user:gpio_tribus_slice:1.0 - gpio_tribus_slice_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - interrupt_concat
Adding cell -- mathworks.com:user:led_driver:2.0 - led_driver_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - tx_tready_tieoff
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - led_reset_util_vector_logic
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_1_166M
Adding cell -- mathworks.com:user:basic_mux:1.0 - rxdut_data_mux
Adding cell -- mathworks.com:user:basic_mux:1.0 - rxdut_strobe_mux
Adding cell -- xilinx.com:ip:xlconstant:1.1 - spi_slave_tie_offs
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - spi_tie_not_gate
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - tx_data_path_rst_n
Adding cell -- mathworks.com:user:basic_mux:1.0 - txdut_data_mux
Adding cell -- mathworks.com:user:basic_mux:1.0 - txdut_strobe_mux
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_adc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_rx
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_tx
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_rx_ch1_I
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_rx_ch1_Q
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_rx_ch2_I
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_rx_ch2_Q
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tx_ch1_I
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tx_ch1_Q
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tx_ch2_I
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tx_ch2_Q
Adding cell -- analog.com:ip:CombinedT_ip:1.0 - CombinedT_ip_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(undef) and /dac_unpack_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(undef) and /fifo_generator_clkgen_rx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(undef) and /fifo_generator_clkgen_tx/m_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_domain_xing_rst_1/reset_b(undef) and /data_fifo_generator_tx/s_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_domain_xing_rst_2/reset_b(undef) and /dac_unpack_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /axi_lite_data_packer_pcore_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /axi_lite_data_unpacker_pcore_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /data_fifo_generator_rx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /data_fifo_generator_tx/m_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /detection_fifo_rx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /detection_fifo_tx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /fifo_generator_clkgen_rx/m_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /fifo_generator_clkgen_tx/s_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockGen_0/clkOut(undef) and /CombinedT_ip_0/IPCORE_CLK(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /led_driver_0/clk_ps7(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_data_packer_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_data_unpacker_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_sample_counter_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_sdrramp_src_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /axi_lite_system_config_pcore_0/IPCORE_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /clk_domain_xing_rst_0/clk_b(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK0(clk) and /clk_domain_xing_rst_1/clk_b(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_1/FCLK_CLK3(clk) and /axi_ad9361/delay_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_data_packer_pcore_0/IPCORE_RESETN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_data_unpacker_pcore_0/IPCORE_RESETN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_sample_counter_pcore_0/IPCORE_RESETN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_sdrramp_src_pcore_0/IPCORE_RESETN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_1_166M/peripheral_aresetn(rst) and /axi_lite_system_config_pcore_0/IPCORE_RESETN(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Seminar/Lab3/modem-phy/FixedPoint/external_mode/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd>
## validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
## save_bd_design
## close_bd_design system
## update_compile_order -fileset sources_1
## set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
## set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
## set_property STRATEGY "Performance_Explore" [get_runs impl_1]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 01 13:22:13 2018...

Elapsed time is 15.8884 seconds.


