library ieee;
use ieee.std_logic_1164.all;

entity FlipFlopD is 
	port (clk    : in std_logic;
			d      : in std_logic;
			q      : out std_logic);
end FlipFlopD;

architecture v1 of Flip is

begin 
	process(clk)
	begin
		
	end process;
end v1;