{
  "module_name": "v11_structs.h",
  "hash_id": "f9e7113609f1c3fe94ad9aa685bd4c88cc48a04e02eb4c117d27e677dbc91734",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/v11_structs.h",
  "human_readable_source": " \n\n#ifndef V11_STRUCTS_H_\n#define V11_STRUCTS_H_\n\nstruct v11_gfx_mqd {\n\tuint32_t shadow_base_lo; \n\tuint32_t shadow_base_hi; \n\tuint32_t gds_bkup_base_lo; \n\tuint32_t gds_bkup_base_hi; \n\tuint32_t fw_work_area_base_lo; \n\tuint32_t fw_work_area_base_hi; \n\tuint32_t shadow_initialized; \n\tuint32_t ib_vmid; \n\tuint32_t reserved_8; \n\tuint32_t reserved_9; \n\tuint32_t reserved_10; \n\tuint32_t reserved_11; \n\tuint32_t reserved_12; \n\tuint32_t reserved_13; \n\tuint32_t reserved_14; \n\tuint32_t reserved_15; \n\tuint32_t reserved_16; \n\tuint32_t reserved_17; \n\tuint32_t reserved_18; \n\tuint32_t reserved_19; \n\tuint32_t reserved_20; \n\tuint32_t reserved_21; \n\tuint32_t reserved_22; \n\tuint32_t reserved_23; \n\tuint32_t reserved_24; \n\tuint32_t reserved_25; \n\tuint32_t reserved_26; \n\tuint32_t reserved_27; \n\tuint32_t reserved_28; \n\tuint32_t reserved_29; \n\tuint32_t reserved_30; \n\tuint32_t reserved_31; \n\tuint32_t reserved_32; \n\tuint32_t reserved_33; \n\tuint32_t reserved_34; \n\tuint32_t reserved_35; \n\tuint32_t reserved_36; \n\tuint32_t reserved_37; \n\tuint32_t reserved_38; \n\tuint32_t reserved_39; \n\tuint32_t reserved_40; \n\tuint32_t reserved_41; \n\tuint32_t reserved_42; \n\tuint32_t reserved_43; \n\tuint32_t reserved_44; \n\tuint32_t reserved_45; \n\tuint32_t reserved_46; \n\tuint32_t reserved_47; \n\tuint32_t reserved_48; \n\tuint32_t reserved_49; \n\tuint32_t reserved_50; \n\tuint32_t reserved_51; \n\tuint32_t reserved_52; \n\tuint32_t reserved_53; \n\tuint32_t reserved_54; \n\tuint32_t reserved_55; \n\tuint32_t reserved_56; \n\tuint32_t reserved_57; \n\tuint32_t reserved_58; \n\tuint32_t reserved_59; \n\tuint32_t reserved_60; \n\tuint32_t reserved_61; \n\tuint32_t reserved_62; \n\tuint32_t reserved_63; \n\tuint32_t reserved_64; \n\tuint32_t reserved_65; \n\tuint32_t reserved_66; \n\tuint32_t reserved_67; \n\tuint32_t reserved_68; \n\tuint32_t reserved_69; \n\tuint32_t reserved_70; \n\tuint32_t reserved_71; \n\tuint32_t reserved_72; \n\tuint32_t reserved_73; \n\tuint32_t reserved_74; \n\tuint32_t reserved_75; \n\tuint32_t reserved_76; \n\tuint32_t reserved_77; \n\tuint32_t reserved_78; \n\tuint32_t reserved_79; \n\tuint32_t reserved_80; \n\tuint32_t reserved_81; \n\tuint32_t reserved_82; \n\tuint32_t reserved_83; \n\tuint32_t checksum_lo; \n\tuint32_t checksum_hi; \n\tuint32_t cp_mqd_query_time_lo; \n\tuint32_t cp_mqd_query_time_hi; \n\tuint32_t reserved_88; \n\tuint32_t reserved_89; \n\tuint32_t reserved_90; \n\tuint32_t reserved_91; \n\tuint32_t cp_mqd_query_wave_count; \n\tuint32_t cp_mqd_query_gfx_hqd_rptr; \n\tuint32_t cp_mqd_query_gfx_hqd_wptr; \n\tuint32_t cp_mqd_query_gfx_hqd_offset; \n\tuint32_t reserved_96; \n\tuint32_t reserved_97; \n\tuint32_t reserved_98; \n\tuint32_t reserved_99; \n\tuint32_t reserved_100; \n\tuint32_t reserved_101; \n\tuint32_t reserved_102; \n\tuint32_t reserved_103; \n\tuint32_t control_buf_addr_lo; \n\tuint32_t control_buf_addr_hi; \n\tuint32_t disable_queue; \n\tuint32_t reserved_107; \n\tuint32_t reserved_108; \n\tuint32_t reserved_109; \n\tuint32_t reserved_110; \n\tuint32_t reserved_111; \n\tuint32_t reserved_112; \n\tuint32_t reserved_113; \n\tuint32_t reserved_114; \n\tuint32_t reserved_115; \n\tuint32_t reserved_116; \n\tuint32_t reserved_117; \n\tuint32_t reserved_118; \n\tuint32_t reserved_119; \n\tuint32_t reserved_120; \n\tuint32_t reserved_121; \n\tuint32_t reserved_122; \n\tuint32_t reserved_123; \n\tuint32_t reserved_124; \n\tuint32_t reserved_125; \n\tuint32_t reserved_126; \n\tuint32_t reserved_127; \n\tuint32_t cp_mqd_base_addr; \n\tuint32_t cp_mqd_base_addr_hi; \n\tuint32_t cp_gfx_hqd_active; \n\tuint32_t cp_gfx_hqd_vmid; \n\tuint32_t reserved_131; \n\tuint32_t reserved_132; \n\tuint32_t cp_gfx_hqd_queue_priority; \n\tuint32_t cp_gfx_hqd_quantum; \n\tuint32_t cp_gfx_hqd_base; \n\tuint32_t cp_gfx_hqd_base_hi; \n\tuint32_t cp_gfx_hqd_rptr; \n\tuint32_t cp_gfx_hqd_rptr_addr; \n\tuint32_t cp_gfx_hqd_rptr_addr_hi; \n\tuint32_t cp_rb_wptr_poll_addr_lo; \n\tuint32_t cp_rb_wptr_poll_addr_hi; \n\tuint32_t cp_rb_doorbell_control; \n\tuint32_t cp_gfx_hqd_offset; \n\tuint32_t cp_gfx_hqd_cntl; \n\tuint32_t reserved_146; \n\tuint32_t reserved_147; \n\tuint32_t cp_gfx_hqd_csmd_rptr; \n\tuint32_t cp_gfx_hqd_wptr; \n\tuint32_t cp_gfx_hqd_wptr_hi; \n\tuint32_t reserved_151; \n\tuint32_t reserved_152; \n\tuint32_t reserved_153; \n\tuint32_t reserved_154; \n\tuint32_t reserved_155; \n\tuint32_t cp_gfx_hqd_mapped; \n\tuint32_t cp_gfx_hqd_que_mgr_control; \n\tuint32_t reserved_158; \n\tuint32_t reserved_159; \n\tuint32_t cp_gfx_hqd_hq_status0; \n\tuint32_t cp_gfx_hqd_hq_control0; \n\tuint32_t cp_gfx_mqd_control; \n\tuint32_t reserved_163; \n\tuint32_t reserved_164; \n\tuint32_t reserved_165; \n\tuint32_t reserved_166; \n\tuint32_t reserved_167; \n\tuint32_t reserved_168; \n\tuint32_t reserved_169; \n\tuint32_t cp_num_prim_needed_count0_lo; \n\tuint32_t cp_num_prim_needed_count0_hi; \n\tuint32_t cp_num_prim_needed_count1_lo; \n\tuint32_t cp_num_prim_needed_count1_hi; \n\tuint32_t cp_num_prim_needed_count2_lo; \n\tuint32_t cp_num_prim_needed_count2_hi; \n\tuint32_t cp_num_prim_needed_count3_lo; \n\tuint32_t cp_num_prim_needed_count3_hi; \n\tuint32_t cp_num_prim_written_count0_lo; \n\tuint32_t cp_num_prim_written_count0_hi; \n\tuint32_t cp_num_prim_written_count1_lo; \n\tuint32_t cp_num_prim_written_count1_hi; \n\tuint32_t cp_num_prim_written_count2_lo; \n\tuint32_t cp_num_prim_written_count2_hi; \n\tuint32_t cp_num_prim_written_count3_lo; \n\tuint32_t cp_num_prim_written_count3_hi; \n\tuint32_t reserved_186; \n\tuint32_t reserved_187; \n\tuint32_t reserved_188; \n\tuint32_t reserved_189; \n\tuint32_t mp1_smn_fps_cnt; \n\tuint32_t sq_thread_trace_buf0_base; \n\tuint32_t sq_thread_trace_buf0_size; \n\tuint32_t sq_thread_trace_buf1_base; \n\tuint32_t sq_thread_trace_buf1_size; \n\tuint32_t sq_thread_trace_wptr; \n\tuint32_t sq_thread_trace_mask; \n\tuint32_t sq_thread_trace_token_mask; \n\tuint32_t sq_thread_trace_ctrl; \n\tuint32_t sq_thread_trace_status; \n\tuint32_t sq_thread_trace_dropped_cntr; \n\tuint32_t sq_thread_trace_finish_done_debug; \n\tuint32_t sq_thread_trace_gfx_draw_cntr; \n\tuint32_t sq_thread_trace_gfx_marker_cntr; \n\tuint32_t sq_thread_trace_hp3d_draw_cntr; \n\tuint32_t sq_thread_trace_hp3d_marker_cntr; \n\tuint32_t reserved_206; \n\tuint32_t reserved_207; \n\tuint32_t cp_sc_psinvoc_count0_lo; \n\tuint32_t cp_sc_psinvoc_count0_hi; \n\tuint32_t cp_pa_cprim_count_lo; \n\tuint32_t cp_pa_cprim_count_hi; \n\tuint32_t cp_pa_cinvoc_count_lo; \n\tuint32_t cp_pa_cinvoc_count_hi; \n\tuint32_t cp_vgt_vsinvoc_count_lo; \n\tuint32_t cp_vgt_vsinvoc_count_hi; \n\tuint32_t cp_vgt_gsinvoc_count_lo; \n\tuint32_t cp_vgt_gsinvoc_count_hi; \n\tuint32_t cp_vgt_gsprim_count_lo; \n\tuint32_t cp_vgt_gsprim_count_hi; \n\tuint32_t cp_vgt_iaprim_count_lo; \n\tuint32_t cp_vgt_iaprim_count_hi; \n\tuint32_t cp_vgt_iavert_count_lo; \n\tuint32_t cp_vgt_iavert_count_hi; \n\tuint32_t cp_vgt_hsinvoc_count_lo; \n\tuint32_t cp_vgt_hsinvoc_count_hi; \n\tuint32_t cp_vgt_dsinvoc_count_lo; \n\tuint32_t cp_vgt_dsinvoc_count_hi; \n\tuint32_t cp_vgt_csinvoc_count_lo; \n\tuint32_t cp_vgt_csinvoc_count_hi; \n\tuint32_t reserved_230; \n\tuint32_t reserved_231; \n\tuint32_t reserved_232; \n\tuint32_t reserved_233; \n\tuint32_t reserved_234; \n\tuint32_t reserved_235; \n\tuint32_t reserved_236; \n\tuint32_t reserved_237; \n\tuint32_t reserved_238; \n\tuint32_t reserved_239; \n\tuint32_t reserved_240; \n\tuint32_t reserved_241; \n\tuint32_t reserved_242; \n\tuint32_t reserved_243; \n\tuint32_t reserved_244; \n\tuint32_t reserved_245; \n\tuint32_t reserved_246; \n\tuint32_t reserved_247; \n\tuint32_t reserved_248; \n\tuint32_t reserved_249; \n\tuint32_t reserved_250; \n\tuint32_t reserved_251; \n\tuint32_t reserved_252; \n\tuint32_t reserved_253; \n\tuint32_t reserved_254; \n\tuint32_t reserved_255; \n\tuint32_t reserved_256; \n\tuint32_t reserved_257; \n\tuint32_t reserved_258; \n\tuint32_t reserved_259; \n\tuint32_t reserved_260; \n\tuint32_t reserved_261; \n\tuint32_t reserved_262; \n\tuint32_t reserved_263; \n\tuint32_t reserved_264; \n\tuint32_t reserved_265; \n\tuint32_t reserved_266; \n\tuint32_t reserved_267; \n\tuint32_t vgt_strmout_buffer_filled_size_0; \n\tuint32_t vgt_strmout_buffer_filled_size_1; \n\tuint32_t vgt_strmout_buffer_filled_size_2; \n\tuint32_t vgt_strmout_buffer_filled_size_3; \n\tuint32_t reserved_272; \n\tuint32_t reserved_273; \n\tuint32_t reserved_274; \n\tuint32_t reserved_275; \n\tuint32_t vgt_dma_max_size; \n\tuint32_t vgt_dma_num_instances; \n\tuint32_t reserved_278; \n\tuint32_t reserved_279; \n\tuint32_t reserved_280; \n\tuint32_t reserved_281; \n\tuint32_t reserved_282; \n\tuint32_t reserved_283; \n\tuint32_t reserved_284; \n\tuint32_t reserved_285; \n\tuint32_t reserved_286; \n\tuint32_t reserved_287; \n\tuint32_t it_set_base_ib_addr_lo; \n\tuint32_t it_set_base_ib_addr_hi; \n\tuint32_t reserved_290; \n\tuint32_t reserved_291; \n\tuint32_t reserved_292; \n\tuint32_t reserved_293; \n\tuint32_t reserved_294; \n\tuint32_t reserved_295; \n\tuint32_t reserved_296; \n\tuint32_t reserved_297; \n\tuint32_t reserved_298; \n\tuint32_t reserved_299; \n\tuint32_t reserved_300; \n\tuint32_t reserved_301; \n\tuint32_t reserved_302; \n\tuint32_t reserved_303; \n\tuint32_t reserved_304; \n\tuint32_t reserved_305; \n\tuint32_t reserved_306; \n\tuint32_t reserved_307; \n\tuint32_t reserved_308; \n\tuint32_t reserved_309; \n\tuint32_t reserved_310; \n\tuint32_t reserved_311; \n\tuint32_t reserved_312; \n\tuint32_t reserved_313; \n\tuint32_t reserved_314; \n\tuint32_t reserved_315; \n\tuint32_t reserved_316; \n\tuint32_t reserved_317; \n\tuint32_t reserved_318; \n\tuint32_t reserved_319; \n\tuint32_t reserved_320; \n\tuint32_t reserved_321; \n\tuint32_t reserved_322; \n\tuint32_t reserved_323; \n\tuint32_t reserved_324; \n\tuint32_t reserved_325; \n\tuint32_t reserved_326; \n\tuint32_t reserved_327; \n\tuint32_t reserved_328; \n\tuint32_t reserved_329; \n\tuint32_t reserved_330; \n\tuint32_t reserved_331; \n\tuint32_t reserved_332; \n\tuint32_t reserved_333; \n\tuint32_t reserved_334; \n\tuint32_t reserved_335; \n\tuint32_t reserved_336; \n\tuint32_t reserved_337; \n\tuint32_t reserved_338; \n\tuint32_t reserved_339; \n\tuint32_t reserved_340; \n\tuint32_t reserved_341; \n\tuint32_t reserved_342; \n\tuint32_t reserved_343; \n\tuint32_t reserved_344; \n\tuint32_t reserved_345; \n\tuint32_t reserved_346; \n\tuint32_t reserved_347; \n\tuint32_t reserved_348; \n\tuint32_t reserved_349; \n\tuint32_t reserved_350; \n\tuint32_t reserved_351; \n\tuint32_t reserved_352; \n\tuint32_t reserved_353; \n\tuint32_t reserved_354; \n\tuint32_t reserved_355; \n\tuint32_t spi_shader_pgm_rsrc3_ps; \n\tuint32_t spi_shader_pgm_rsrc3_vs; \n\tuint32_t spi_shader_pgm_rsrc3_gs; \n\tuint32_t spi_shader_pgm_rsrc3_hs; \n\tuint32_t spi_shader_pgm_rsrc4_ps; \n\tuint32_t spi_shader_pgm_rsrc4_vs; \n\tuint32_t spi_shader_pgm_rsrc4_gs; \n\tuint32_t spi_shader_pgm_rsrc4_hs; \n\tuint32_t db_occlusion_count0_low_00; \n\tuint32_t db_occlusion_count0_hi_00; \n\tuint32_t db_occlusion_count1_low_00; \n\tuint32_t db_occlusion_count1_hi_00; \n\tuint32_t db_occlusion_count2_low_00; \n\tuint32_t db_occlusion_count2_hi_00; \n\tuint32_t db_occlusion_count3_low_00; \n\tuint32_t db_occlusion_count3_hi_00; \n\tuint32_t db_occlusion_count0_low_01; \n\tuint32_t db_occlusion_count0_hi_01; \n\tuint32_t db_occlusion_count1_low_01; \n\tuint32_t db_occlusion_count1_hi_01; \n\tuint32_t db_occlusion_count2_low_01; \n\tuint32_t db_occlusion_count2_hi_01; \n\tuint32_t db_occlusion_count3_low_01; \n\tuint32_t db_occlusion_count3_hi_01; \n\tuint32_t db_occlusion_count0_low_02; \n\tuint32_t db_occlusion_count0_hi_02; \n\tuint32_t db_occlusion_count1_low_02; \n\tuint32_t db_occlusion_count1_hi_02; \n\tuint32_t db_occlusion_count2_low_02; \n\tuint32_t db_occlusion_count2_hi_02; \n\tuint32_t db_occlusion_count3_low_02; \n\tuint32_t db_occlusion_count3_hi_02; \n\tuint32_t db_occlusion_count0_low_03; \n\tuint32_t db_occlusion_count0_hi_03; \n\tuint32_t db_occlusion_count1_low_03; \n\tuint32_t db_occlusion_count1_hi_03; \n\tuint32_t db_occlusion_count2_low_03; \n\tuint32_t db_occlusion_count2_hi_03; \n\tuint32_t db_occlusion_count3_low_03; \n\tuint32_t db_occlusion_count3_hi_03; \n\tuint32_t db_occlusion_count0_low_04; \n\tuint32_t db_occlusion_count0_hi_04; \n\tuint32_t db_occlusion_count1_low_04; \n\tuint32_t db_occlusion_count1_hi_04; \n\tuint32_t db_occlusion_count2_low_04; \n\tuint32_t db_occlusion_count2_hi_04; \n\tuint32_t db_occlusion_count3_low_04; \n\tuint32_t db_occlusion_count3_hi_04; \n\tuint32_t db_occlusion_count0_low_05; \n\tuint32_t db_occlusion_count0_hi_05; \n\tuint32_t db_occlusion_count1_low_05; \n\tuint32_t db_occlusion_count1_hi_05; \n\tuint32_t db_occlusion_count2_low_05; \n\tuint32_t db_occlusion_count2_hi_05; \n\tuint32_t db_occlusion_count3_low_05; \n\tuint32_t db_occlusion_count3_hi_05; \n\tuint32_t db_occlusion_count0_low_06; \n\tuint32_t db_occlusion_count0_hi_06; \n\tuint32_t db_occlusion_count1_low_06; \n\tuint32_t db_occlusion_count1_hi_06; \n\tuint32_t db_occlusion_count2_low_06; \n\tuint32_t db_occlusion_count2_hi_06; \n\tuint32_t db_occlusion_count3_low_06; \n\tuint32_t db_occlusion_count3_hi_06; \n\tuint32_t db_occlusion_count0_low_07; \n\tuint32_t db_occlusion_count0_hi_07; \n\tuint32_t db_occlusion_count1_low_07; \n\tuint32_t db_occlusion_count1_hi_07; \n\tuint32_t db_occlusion_count2_low_07; \n\tuint32_t db_occlusion_count2_hi_07; \n\tuint32_t db_occlusion_count3_low_07; \n\tuint32_t db_occlusion_count3_hi_07; \n\tuint32_t db_occlusion_count0_low_10; \n\tuint32_t db_occlusion_count0_hi_10; \n\tuint32_t db_occlusion_count1_low_10; \n\tuint32_t db_occlusion_count1_hi_10; \n\tuint32_t db_occlusion_count2_low_10; \n\tuint32_t db_occlusion_count2_hi_10; \n\tuint32_t db_occlusion_count3_low_10; \n\tuint32_t db_occlusion_count3_hi_10; \n\tuint32_t db_occlusion_count0_low_11; \n\tuint32_t db_occlusion_count0_hi_11; \n\tuint32_t db_occlusion_count1_low_11; \n\tuint32_t db_occlusion_count1_hi_11; \n\tuint32_t db_occlusion_count2_low_11; \n\tuint32_t db_occlusion_count2_hi_11; \n\tuint32_t db_occlusion_count3_low_11; \n\tuint32_t db_occlusion_count3_hi_11; \n\tuint32_t db_occlusion_count0_low_12; \n\tuint32_t db_occlusion_count0_hi_12; \n\tuint32_t db_occlusion_count1_low_12; \n\tuint32_t db_occlusion_count1_hi_12; \n\tuint32_t db_occlusion_count2_low_12; \n\tuint32_t db_occlusion_count2_hi_12; \n\tuint32_t db_occlusion_count3_low_12; \n\tuint32_t db_occlusion_count3_hi_12; \n\tuint32_t db_occlusion_count0_low_13; \n\tuint32_t db_occlusion_count0_hi_13; \n\tuint32_t db_occlusion_count1_low_13; \n\tuint32_t db_occlusion_count1_hi_13; \n\tuint32_t db_occlusion_count2_low_13; \n\tuint32_t db_occlusion_count2_hi_13; \n\tuint32_t db_occlusion_count3_low_13; \n\tuint32_t db_occlusion_count3_hi_13; \n\tuint32_t db_occlusion_count0_low_14; \n\tuint32_t db_occlusion_count0_hi_14; \n\tuint32_t db_occlusion_count1_low_14; \n\tuint32_t db_occlusion_count1_hi_14; \n\tuint32_t db_occlusion_count2_low_14; \n\tuint32_t db_occlusion_count2_hi_14; \n\tuint32_t db_occlusion_count3_low_14; \n\tuint32_t db_occlusion_count3_hi_14; \n\tuint32_t db_occlusion_count0_low_15; \n\tuint32_t db_occlusion_count0_hi_15; \n\tuint32_t db_occlusion_count1_low_15; \n\tuint32_t db_occlusion_count1_hi_15; \n\tuint32_t db_occlusion_count2_low_15; \n\tuint32_t db_occlusion_count2_hi_15; \n\tuint32_t db_occlusion_count3_low_15; \n\tuint32_t db_occlusion_count3_hi_15; \n\tuint32_t db_occlusion_count0_low_16; \n\tuint32_t db_occlusion_count0_hi_16; \n\tuint32_t db_occlusion_count1_low_16; \n\tuint32_t db_occlusion_count1_hi_16; \n\tuint32_t db_occlusion_count2_low_16; \n\tuint32_t db_occlusion_count2_hi_16; \n\tuint32_t db_occlusion_count3_low_16; \n\tuint32_t db_occlusion_count3_hi_16; \n\tuint32_t db_occlusion_count0_low_17; \n\tuint32_t db_occlusion_count0_hi_17; \n\tuint32_t db_occlusion_count1_low_17; \n\tuint32_t db_occlusion_count1_hi_17; \n\tuint32_t db_occlusion_count2_low_17; \n\tuint32_t db_occlusion_count2_hi_17; \n\tuint32_t db_occlusion_count3_low_17; \n\tuint32_t db_occlusion_count3_hi_17; \n\tuint32_t reserved_492; \n\tuint32_t reserved_493; \n\tuint32_t reserved_494; \n\tuint32_t reserved_495; \n\tuint32_t reserved_496; \n\tuint32_t reserved_497; \n\tuint32_t reserved_498; \n\tuint32_t reserved_499; \n\tuint32_t reserved_500; \n\tuint32_t reserved_501; \n\tuint32_t reserved_502; \n\tuint32_t reserved_503; \n\tuint32_t reserved_504; \n\tuint32_t reserved_505; \n\tuint32_t reserved_506; \n\tuint32_t reserved_507; \n\tuint32_t reserved_508; \n\tuint32_t reserved_509; \n\tuint32_t reserved_510; \n\tuint32_t reserved_511; \n};\n\nstruct v11_sdma_mqd {\n\tuint32_t sdmax_rlcx_rb_cntl; \n\tuint32_t sdmax_rlcx_rb_base; \n\tuint32_t sdmax_rlcx_rb_base_hi; \n\tuint32_t sdmax_rlcx_rb_rptr; \n\tuint32_t sdmax_rlcx_rb_rptr_hi; \n\tuint32_t sdmax_rlcx_rb_wptr; \n\tuint32_t sdmax_rlcx_rb_wptr_hi; \n\tuint32_t sdmax_rlcx_rb_rptr_addr_hi; \n\tuint32_t sdmax_rlcx_rb_rptr_addr_lo; \n\tuint32_t sdmax_rlcx_ib_cntl; \n\tuint32_t sdmax_rlcx_ib_rptr; \n\tuint32_t sdmax_rlcx_ib_offset; \n\tuint32_t sdmax_rlcx_ib_base_lo; \n\tuint32_t sdmax_rlcx_ib_base_hi; \n\tuint32_t sdmax_rlcx_ib_size; \n\tuint32_t sdmax_rlcx_skip_cntl; \n\tuint32_t sdmax_rlcx_context_status; \n\tuint32_t sdmax_rlcx_doorbell; \n\tuint32_t sdmax_rlcx_doorbell_log; \n\tuint32_t sdmax_rlcx_doorbell_offset; \n\tuint32_t sdmax_rlcx_csa_addr_lo; \n\tuint32_t sdmax_rlcx_csa_addr_hi; \n\tuint32_t sdmax_rlcx_sched_cntl; \n\tuint32_t sdmax_rlcx_ib_sub_remain; \n\tuint32_t sdmax_rlcx_preempt; \n\tuint32_t sdmax_rlcx_dummy_reg; \n\tuint32_t sdmax_rlcx_rb_wptr_poll_addr_hi; \n\tuint32_t sdmax_rlcx_rb_wptr_poll_addr_lo; \n\tuint32_t sdmax_rlcx_rb_aql_cntl; \n\tuint32_t sdmax_rlcx_minor_ptr_update; \n\tuint32_t sdmax_rlcx_rb_preempt; \n\tuint32_t sdmax_rlcx_midcmd_data0; \n\tuint32_t sdmax_rlcx_midcmd_data1; \n\tuint32_t sdmax_rlcx_midcmd_data2; \n\tuint32_t sdmax_rlcx_midcmd_data3; \n\tuint32_t sdmax_rlcx_midcmd_data4; \n\tuint32_t sdmax_rlcx_midcmd_data5; \n\tuint32_t sdmax_rlcx_midcmd_data6; \n\tuint32_t sdmax_rlcx_midcmd_data7; \n\tuint32_t sdmax_rlcx_midcmd_data8; \n\tuint32_t sdmax_rlcx_midcmd_data9; \n\tuint32_t sdmax_rlcx_midcmd_data10; \n\tuint32_t sdmax_rlcx_midcmd_cntl; \n\tuint32_t sdmax_rlcx_f32_dbg0; \n\tuint32_t sdmax_rlcx_f32_dbg1; \n\tuint32_t reserved_45; \n\tuint32_t reserved_46; \n\tuint32_t reserved_47; \n\tuint32_t reserved_48; \n\tuint32_t reserved_49; \n\tuint32_t reserved_50; \n\tuint32_t reserved_51; \n\tuint32_t reserved_52; \n\tuint32_t reserved_53; \n\tuint32_t reserved_54; \n\tuint32_t reserved_55; \n\tuint32_t reserved_56; \n\tuint32_t reserved_57; \n\tuint32_t reserved_58; \n\tuint32_t reserved_59; \n\tuint32_t reserved_60; \n\tuint32_t reserved_61; \n\tuint32_t reserved_62; \n\tuint32_t reserved_63; \n\tuint32_t reserved_64; \n\tuint32_t reserved_65; \n\tuint32_t reserved_66; \n\tuint32_t reserved_67; \n\tuint32_t reserved_68; \n\tuint32_t reserved_69; \n\tuint32_t reserved_70; \n\tuint32_t reserved_71; \n\tuint32_t reserved_72; \n\tuint32_t reserved_73; \n\tuint32_t reserved_74; \n\tuint32_t reserved_75; \n\tuint32_t reserved_76; \n\tuint32_t reserved_77; \n\tuint32_t reserved_78; \n\tuint32_t reserved_79; \n\tuint32_t reserved_80; \n\tuint32_t reserved_81; \n\tuint32_t reserved_82; \n\tuint32_t reserved_83; \n\tuint32_t reserved_84; \n\tuint32_t reserved_85; \n\tuint32_t reserved_86; \n\tuint32_t reserved_87; \n\tuint32_t reserved_88; \n\tuint32_t reserved_89; \n\tuint32_t reserved_90; \n\tuint32_t reserved_91; \n\tuint32_t reserved_92; \n\tuint32_t reserved_93; \n\tuint32_t reserved_94; \n\tuint32_t reserved_95; \n\tuint32_t reserved_96; \n\tuint32_t reserved_97; \n\tuint32_t reserved_98; \n\tuint32_t reserved_99; \n\tuint32_t reserved_100; \n\tuint32_t reserved_101; \n\tuint32_t reserved_102; \n\tuint32_t reserved_103; \n\tuint32_t reserved_104; \n\tuint32_t reserved_105; \n\tuint32_t reserved_106; \n\tuint32_t reserved_107; \n\tuint32_t reserved_108; \n\tuint32_t reserved_109; \n\tuint32_t reserved_110; \n\tuint32_t reserved_111; \n\tuint32_t reserved_112; \n\tuint32_t reserved_113; \n\tuint32_t reserved_114; \n\tuint32_t reserved_115; \n\tuint32_t reserved_116; \n\tuint32_t reserved_117; \n\tuint32_t reserved_118; \n\tuint32_t reserved_119; \n\tuint32_t reserved_120; \n\tuint32_t reserved_121; \n\tuint32_t reserved_122; \n\tuint32_t reserved_123; \n\tuint32_t reserved_124; \n\tuint32_t reserved_125; \n\t \n\tuint32_t sdma_engine_id;\n\tuint32_t sdma_queue_id;\n};\n\nstruct v11_compute_mqd {\n\tuint32_t header; \n\tuint32_t compute_dispatch_initiator; \n\tuint32_t compute_dim_x; \n\tuint32_t compute_dim_y; \n\tuint32_t compute_dim_z; \n\tuint32_t compute_start_x; \n\tuint32_t compute_start_y; \n\tuint32_t compute_start_z; \n\tuint32_t compute_num_thread_x; \n\tuint32_t compute_num_thread_y; \n\tuint32_t compute_num_thread_z; \n\tuint32_t compute_pipelinestat_enable; \n\tuint32_t compute_perfcount_enable; \n\tuint32_t compute_pgm_lo; \n\tuint32_t compute_pgm_hi; \n\tuint32_t compute_dispatch_pkt_addr_lo; \n\tuint32_t compute_dispatch_pkt_addr_hi; \n\tuint32_t compute_dispatch_scratch_base_lo; \n\tuint32_t compute_dispatch_scratch_base_hi; \n\tuint32_t compute_pgm_rsrc1; \n\tuint32_t compute_pgm_rsrc2; \n\tuint32_t compute_vmid; \n\tuint32_t compute_resource_limits; \n\tuint32_t compute_static_thread_mgmt_se0; \n\tuint32_t compute_static_thread_mgmt_se1; \n\tuint32_t compute_tmpring_size; \n\tuint32_t compute_static_thread_mgmt_se2; \n\tuint32_t compute_static_thread_mgmt_se3; \n\tuint32_t compute_restart_x; \n\tuint32_t compute_restart_y; \n\tuint32_t compute_restart_z; \n\tuint32_t compute_thread_trace_enable; \n\tuint32_t compute_misc_reserved; \n\tuint32_t compute_dispatch_id; \n\tuint32_t compute_threadgroup_id; \n\tuint32_t compute_req_ctrl; \n\tuint32_t reserved_36; \n\tuint32_t compute_user_accum_0; \n\tuint32_t compute_user_accum_1; \n\tuint32_t compute_user_accum_2; \n\tuint32_t compute_user_accum_3; \n\tuint32_t compute_pgm_rsrc3; \n\tuint32_t compute_ddid_index; \n\tuint32_t compute_shader_chksum; \n\tuint32_t compute_static_thread_mgmt_se4; \n\tuint32_t compute_static_thread_mgmt_se5; \n\tuint32_t compute_static_thread_mgmt_se6; \n\tuint32_t compute_static_thread_mgmt_se7; \n\tuint32_t compute_dispatch_interleave; \n\tuint32_t compute_relaunch; \n\tuint32_t compute_wave_restore_addr_lo; \n\tuint32_t compute_wave_restore_addr_hi; \n\tuint32_t compute_wave_restore_control; \n\tuint32_t reserved_53; \n\tuint32_t reserved_54; \n\tuint32_t reserved_55; \n\tuint32_t reserved_56; \n\tuint32_t reserved_57; \n\tuint32_t reserved_58; \n\tuint32_t reserved_59; \n\tuint32_t reserved_60; \n\tuint32_t reserved_61; \n\tuint32_t reserved_62; \n\tuint32_t reserved_63; \n\tuint32_t reserved_64; \n\tuint32_t compute_user_data_0; \n\tuint32_t compute_user_data_1; \n\tuint32_t compute_user_data_2; \n\tuint32_t compute_user_data_3; \n\tuint32_t compute_user_data_4; \n\tuint32_t compute_user_data_5; \n\tuint32_t compute_user_data_6; \n\tuint32_t compute_user_data_7; \n\tuint32_t compute_user_data_8; \n\tuint32_t compute_user_data_9; \n\tuint32_t compute_user_data_10; \n\tuint32_t compute_user_data_11; \n\tuint32_t compute_user_data_12; \n\tuint32_t compute_user_data_13; \n\tuint32_t compute_user_data_14; \n\tuint32_t compute_user_data_15; \n\tuint32_t cp_compute_csinvoc_count_lo; \n\tuint32_t cp_compute_csinvoc_count_hi; \n\tuint32_t reserved_83; \n\tuint32_t reserved_84; \n\tuint32_t reserved_85; \n\tuint32_t cp_mqd_query_time_lo; \n\tuint32_t cp_mqd_query_time_hi; \n\tuint32_t cp_mqd_connect_start_time_lo; \n\tuint32_t cp_mqd_connect_start_time_hi; \n\tuint32_t cp_mqd_connect_end_time_lo; \n\tuint32_t cp_mqd_connect_end_time_hi; \n\tuint32_t cp_mqd_connect_end_wf_count; \n\tuint32_t cp_mqd_connect_end_pq_rptr; \n\tuint32_t cp_mqd_connect_end_pq_wptr; \n\tuint32_t cp_mqd_connect_end_ib_rptr; \n\tuint32_t cp_mqd_readindex_lo; \n\tuint32_t cp_mqd_readindex_hi; \n\tuint32_t cp_mqd_save_start_time_lo; \n\tuint32_t cp_mqd_save_start_time_hi; \n\tuint32_t cp_mqd_save_end_time_lo; \n\tuint32_t cp_mqd_save_end_time_hi; \n\tuint32_t cp_mqd_restore_start_time_lo; \n\tuint32_t cp_mqd_restore_start_time_hi; \n\tuint32_t cp_mqd_restore_end_time_lo; \n\tuint32_t cp_mqd_restore_end_time_hi; \n\tuint32_t disable_queue; \n\tuint32_t reserved_107; \n\tuint32_t gds_cs_ctxsw_cnt0; \n\tuint32_t gds_cs_ctxsw_cnt1; \n\tuint32_t gds_cs_ctxsw_cnt2; \n\tuint32_t gds_cs_ctxsw_cnt3; \n\tuint32_t reserved_112; \n\tuint32_t reserved_113; \n\tuint32_t cp_pq_exe_status_lo; \n\tuint32_t cp_pq_exe_status_hi; \n\tuint32_t cp_packet_id_lo; \n\tuint32_t cp_packet_id_hi; \n\tuint32_t cp_packet_exe_status_lo; \n\tuint32_t cp_packet_exe_status_hi; \n\tuint32_t gds_save_base_addr_lo; \n\tuint32_t gds_save_base_addr_hi; \n\tuint32_t gds_save_mask_lo; \n\tuint32_t gds_save_mask_hi; \n\tuint32_t ctx_save_base_addr_lo; \n\tuint32_t ctx_save_base_addr_hi; \n\tuint32_t reserved_126; \n\tuint32_t reserved_127; \n\tuint32_t cp_mqd_base_addr_lo; \n\tuint32_t cp_mqd_base_addr_hi; \n\tuint32_t cp_hqd_active; \n\tuint32_t cp_hqd_vmid; \n\tuint32_t cp_hqd_persistent_state; \n\tuint32_t cp_hqd_pipe_priority; \n\tuint32_t cp_hqd_queue_priority; \n\tuint32_t cp_hqd_quantum; \n\tuint32_t cp_hqd_pq_base_lo; \n\tuint32_t cp_hqd_pq_base_hi; \n\tuint32_t cp_hqd_pq_rptr; \n\tuint32_t cp_hqd_pq_rptr_report_addr_lo; \n\tuint32_t cp_hqd_pq_rptr_report_addr_hi; \n\tuint32_t cp_hqd_pq_wptr_poll_addr_lo; \n\tuint32_t cp_hqd_pq_wptr_poll_addr_hi; \n\tuint32_t cp_hqd_pq_doorbell_control; \n\tuint32_t reserved_144; \n\tuint32_t cp_hqd_pq_control; \n\tuint32_t cp_hqd_ib_base_addr_lo; \n\tuint32_t cp_hqd_ib_base_addr_hi; \n\tuint32_t cp_hqd_ib_rptr; \n\tuint32_t cp_hqd_ib_control; \n\tuint32_t cp_hqd_iq_timer; \n\tuint32_t cp_hqd_iq_rptr; \n\tuint32_t cp_hqd_dequeue_request; \n\tuint32_t cp_hqd_dma_offload; \n\tuint32_t cp_hqd_sema_cmd; \n\tuint32_t cp_hqd_msg_type; \n\tuint32_t cp_hqd_atomic0_preop_lo; \n\tuint32_t cp_hqd_atomic0_preop_hi; \n\tuint32_t cp_hqd_atomic1_preop_lo; \n\tuint32_t cp_hqd_atomic1_preop_hi; \n\tuint32_t cp_hqd_hq_status0; \n\tuint32_t cp_hqd_hq_control0; \n\tuint32_t cp_mqd_control; \n\tuint32_t cp_hqd_hq_status1; \n\tuint32_t cp_hqd_hq_control1; \n\tuint32_t cp_hqd_eop_base_addr_lo; \n\tuint32_t cp_hqd_eop_base_addr_hi; \n\tuint32_t cp_hqd_eop_control; \n\tuint32_t cp_hqd_eop_rptr; \n\tuint32_t cp_hqd_eop_wptr; \n\tuint32_t cp_hqd_eop_done_events; \n\tuint32_t cp_hqd_ctx_save_base_addr_lo; \n\tuint32_t cp_hqd_ctx_save_base_addr_hi; \n\tuint32_t cp_hqd_ctx_save_control; \n\tuint32_t cp_hqd_cntl_stack_offset; \n\tuint32_t cp_hqd_cntl_stack_size; \n\tuint32_t cp_hqd_wg_state_offset; \n\tuint32_t cp_hqd_ctx_save_size; \n\tuint32_t cp_hqd_gds_resource_state; \n\tuint32_t cp_hqd_error; \n\tuint32_t cp_hqd_eop_wptr_mem; \n\tuint32_t cp_hqd_aql_control; \n\tuint32_t cp_hqd_pq_wptr_lo; \n\tuint32_t cp_hqd_pq_wptr_hi; \n\tuint32_t reserved_184; \n\tuint32_t reserved_185; \n\tuint32_t reserved_186; \n\tuint32_t reserved_187; \n\tuint32_t reserved_188; \n\tuint32_t reserved_189; \n\tuint32_t reserved_190; \n\tuint32_t reserved_191; \n\tuint32_t iqtimer_pkt_header; \n\tuint32_t iqtimer_pkt_dw0; \n\tuint32_t iqtimer_pkt_dw1; \n\tuint32_t iqtimer_pkt_dw2; \n\tuint32_t iqtimer_pkt_dw3; \n\tuint32_t iqtimer_pkt_dw4; \n\tuint32_t iqtimer_pkt_dw5; \n\tuint32_t iqtimer_pkt_dw6; \n\tuint32_t iqtimer_pkt_dw7; \n\tuint32_t iqtimer_pkt_dw8; \n\tuint32_t iqtimer_pkt_dw9; \n\tuint32_t iqtimer_pkt_dw10; \n\tuint32_t iqtimer_pkt_dw11; \n\tuint32_t iqtimer_pkt_dw12; \n\tuint32_t iqtimer_pkt_dw13; \n\tuint32_t iqtimer_pkt_dw14; \n\tuint32_t iqtimer_pkt_dw15; \n\tuint32_t iqtimer_pkt_dw16; \n\tuint32_t iqtimer_pkt_dw17; \n\tuint32_t iqtimer_pkt_dw18; \n\tuint32_t iqtimer_pkt_dw19; \n\tuint32_t iqtimer_pkt_dw20; \n\tuint32_t iqtimer_pkt_dw21; \n\tuint32_t iqtimer_pkt_dw22; \n\tuint32_t iqtimer_pkt_dw23; \n\tuint32_t iqtimer_pkt_dw24; \n\tuint32_t iqtimer_pkt_dw25; \n\tuint32_t iqtimer_pkt_dw26; \n\tuint32_t iqtimer_pkt_dw27; \n\tuint32_t iqtimer_pkt_dw28; \n\tuint32_t iqtimer_pkt_dw29; \n\tuint32_t iqtimer_pkt_dw30; \n\tuint32_t iqtimer_pkt_dw31; \n\tuint32_t reserved_225; \n\tuint32_t reserved_226; \n\tuint32_t reserved_227; \n\tuint32_t set_resources_header; \n\tuint32_t set_resources_dw1; \n\tuint32_t set_resources_dw2; \n\tuint32_t set_resources_dw3; \n\tuint32_t set_resources_dw4; \n\tuint32_t set_resources_dw5; \n\tuint32_t set_resources_dw6; \n\tuint32_t set_resources_dw7; \n\tuint32_t reserved_236; \n\tuint32_t reserved_237; \n\tuint32_t reserved_238; \n\tuint32_t reserved_239; \n\tuint32_t queue_doorbell_id0; \n\tuint32_t queue_doorbell_id1; \n\tuint32_t queue_doorbell_id2; \n\tuint32_t queue_doorbell_id3; \n\tuint32_t queue_doorbell_id4; \n\tuint32_t queue_doorbell_id5; \n\tuint32_t queue_doorbell_id6; \n\tuint32_t queue_doorbell_id7; \n\tuint32_t queue_doorbell_id8; \n\tuint32_t queue_doorbell_id9; \n\tuint32_t queue_doorbell_id10; \n\tuint32_t queue_doorbell_id11; \n\tuint32_t queue_doorbell_id12; \n\tuint32_t queue_doorbell_id13; \n\tuint32_t queue_doorbell_id14; \n\tuint32_t queue_doorbell_id15; \n\tuint32_t control_buf_addr_lo; \n\tuint32_t control_buf_addr_hi; \n\tuint32_t control_buf_wptr_lo; \n\tuint32_t control_buf_wptr_hi; \n\tuint32_t control_buf_dptr_lo; \n\tuint32_t control_buf_dptr_hi; \n\tuint32_t control_buf_num_entries; \n\tuint32_t draw_ring_addr_lo; \n\tuint32_t draw_ring_addr_hi; \n\tuint32_t reserved_265; \n\tuint32_t reserved_266; \n\tuint32_t reserved_267; \n\tuint32_t reserved_268; \n\tuint32_t reserved_269; \n\tuint32_t reserved_270; \n\tuint32_t reserved_271; \n\tuint32_t reserved_272; \n\tuint32_t reserved_273; \n\tuint32_t reserved_274; \n\tuint32_t reserved_275; \n\tuint32_t reserved_276; \n\tuint32_t reserved_277; \n\tuint32_t reserved_278; \n\tuint32_t reserved_279; \n\tuint32_t reserved_280; \n\tuint32_t reserved_281; \n\tuint32_t reserved_282; \n\tuint32_t reserved_283; \n\tuint32_t reserved_284; \n\tuint32_t reserved_285; \n\tuint32_t reserved_286; \n\tuint32_t reserved_287; \n\tuint32_t reserved_288; \n\tuint32_t reserved_289; \n\tuint32_t reserved_290; \n\tuint32_t reserved_291; \n\tuint32_t reserved_292; \n\tuint32_t reserved_293; \n\tuint32_t reserved_294; \n\tuint32_t reserved_295; \n\tuint32_t reserved_296; \n\tuint32_t reserved_297; \n\tuint32_t reserved_298; \n\tuint32_t reserved_299; \n\tuint32_t reserved_300; \n\tuint32_t reserved_301; \n\tuint32_t reserved_302; \n\tuint32_t reserved_303; \n\tuint32_t reserved_304; \n\tuint32_t reserved_305; \n\tuint32_t reserved_306; \n\tuint32_t reserved_307; \n\tuint32_t reserved_308; \n\tuint32_t reserved_309; \n\tuint32_t reserved_310; \n\tuint32_t reserved_311; \n\tuint32_t reserved_312; \n\tuint32_t reserved_313; \n\tuint32_t reserved_314; \n\tuint32_t reserved_315; \n\tuint32_t reserved_316; \n\tuint32_t reserved_317; \n\tuint32_t reserved_318; \n\tuint32_t reserved_319; \n\tuint32_t reserved_320; \n\tuint32_t reserved_321; \n\tuint32_t reserved_322; \n\tuint32_t reserved_323; \n\tuint32_t reserved_324; \n\tuint32_t reserved_325; \n\tuint32_t reserved_326; \n\tuint32_t reserved_327; \n\tuint32_t reserved_328; \n\tuint32_t reserved_329; \n\tuint32_t reserved_330; \n\tuint32_t reserved_331; \n\tuint32_t reserved_332; \n\tuint32_t reserved_333; \n\tuint32_t reserved_334; \n\tuint32_t reserved_335; \n\tuint32_t reserved_336; \n\tuint32_t reserved_337; \n\tuint32_t reserved_338; \n\tuint32_t reserved_339; \n\tuint32_t reserved_340; \n\tuint32_t reserved_341; \n\tuint32_t reserved_342; \n\tuint32_t reserved_343; \n\tuint32_t reserved_344; \n\tuint32_t reserved_345; \n\tuint32_t reserved_346; \n\tuint32_t reserved_347; \n\tuint32_t reserved_348; \n\tuint32_t reserved_349; \n\tuint32_t reserved_350; \n\tuint32_t reserved_351; \n\tuint32_t reserved_352; \n\tuint32_t reserved_353; \n\tuint32_t reserved_354; \n\tuint32_t reserved_355; \n\tuint32_t reserved_356; \n\tuint32_t reserved_357; \n\tuint32_t reserved_358; \n\tuint32_t reserved_359; \n\tuint32_t reserved_360; \n\tuint32_t reserved_361; \n\tuint32_t reserved_362; \n\tuint32_t reserved_363; \n\tuint32_t reserved_364; \n\tuint32_t reserved_365; \n\tuint32_t reserved_366; \n\tuint32_t reserved_367; \n\tuint32_t reserved_368; \n\tuint32_t reserved_369; \n\tuint32_t reserved_370; \n\tuint32_t reserved_371; \n\tuint32_t reserved_372; \n\tuint32_t reserved_373; \n\tuint32_t reserved_374; \n\tuint32_t reserved_375; \n\tuint32_t reserved_376; \n\tuint32_t reserved_377; \n\tuint32_t reserved_378; \n\tuint32_t reserved_379; \n\tuint32_t reserved_380; \n\tuint32_t reserved_381; \n\tuint32_t reserved_382; \n\tuint32_t reserved_383; \n\tuint32_t reserved_384; \n\tuint32_t reserved_385; \n\tuint32_t reserved_386; \n\tuint32_t reserved_387; \n\tuint32_t reserved_388; \n\tuint32_t reserved_389; \n\tuint32_t reserved_390; \n\tuint32_t reserved_391; \n\tuint32_t reserved_392; \n\tuint32_t reserved_393; \n\tuint32_t reserved_394; \n\tuint32_t reserved_395; \n\tuint32_t reserved_396; \n\tuint32_t reserved_397; \n\tuint32_t reserved_398; \n\tuint32_t reserved_399; \n\tuint32_t reserved_400; \n\tuint32_t reserved_401; \n\tuint32_t reserved_402; \n\tuint32_t reserved_403; \n\tuint32_t reserved_404; \n\tuint32_t reserved_405; \n\tuint32_t reserved_406; \n\tuint32_t reserved_407; \n\tuint32_t reserved_408; \n\tuint32_t reserved_409; \n\tuint32_t reserved_410; \n\tuint32_t reserved_411; \n\tuint32_t reserved_412; \n\tuint32_t reserved_413; \n\tuint32_t reserved_414; \n\tuint32_t reserved_415; \n\tuint32_t reserved_416; \n\tuint32_t reserved_417; \n\tuint32_t reserved_418; \n\tuint32_t reserved_419; \n\tuint32_t reserved_420; \n\tuint32_t reserved_421; \n\tuint32_t reserved_422; \n\tuint32_t reserved_423; \n\tuint32_t reserved_424; \n\tuint32_t reserved_425; \n\tuint32_t reserved_426; \n\tuint32_t reserved_427; \n\tuint32_t reserved_428; \n\tuint32_t reserved_429; \n\tuint32_t reserved_430; \n\tuint32_t reserved_431; \n\tuint32_t reserved_432; \n\tuint32_t reserved_433; \n\tuint32_t reserved_434; \n\tuint32_t reserved_435; \n\tuint32_t reserved_436; \n\tuint32_t reserved_437; \n\tuint32_t reserved_438; \n\tuint32_t reserved_439; \n\tuint32_t reserved_440; \n\tuint32_t reserved_441; \n\tuint32_t reserved_442; \n\tuint32_t reserved_443; \n\tuint32_t reserved_444; \n\tuint32_t reserved_445; \n\tuint32_t reserved_446; \n\tuint32_t reserved_447; \n\tuint32_t gws_0_val; \n\tuint32_t gws_1_val; \n\tuint32_t gws_2_val; \n\tuint32_t gws_3_val; \n\tuint32_t gws_4_val; \n\tuint32_t gws_5_val; \n\tuint32_t gws_6_val; \n\tuint32_t gws_7_val; \n\tuint32_t gws_8_val; \n\tuint32_t gws_9_val; \n\tuint32_t gws_10_val; \n\tuint32_t gws_11_val; \n\tuint32_t gws_12_val; \n\tuint32_t gws_13_val; \n\tuint32_t gws_14_val; \n\tuint32_t gws_15_val; \n\tuint32_t gws_16_val; \n\tuint32_t gws_17_val; \n\tuint32_t gws_18_val; \n\tuint32_t gws_19_val; \n\tuint32_t gws_20_val; \n\tuint32_t gws_21_val; \n\tuint32_t gws_22_val; \n\tuint32_t gws_23_val; \n\tuint32_t gws_24_val; \n\tuint32_t gws_25_val; \n\tuint32_t gws_26_val; \n\tuint32_t gws_27_val; \n\tuint32_t gws_28_val; \n\tuint32_t gws_29_val; \n\tuint32_t gws_30_val; \n\tuint32_t gws_31_val; \n\tuint32_t gws_32_val; \n\tuint32_t gws_33_val; \n\tuint32_t gws_34_val; \n\tuint32_t gws_35_val; \n\tuint32_t gws_36_val; \n\tuint32_t gws_37_val; \n\tuint32_t gws_38_val; \n\tuint32_t gws_39_val; \n\tuint32_t gws_40_val; \n\tuint32_t gws_41_val; \n\tuint32_t gws_42_val; \n\tuint32_t gws_43_val; \n\tuint32_t gws_44_val; \n\tuint32_t gws_45_val; \n\tuint32_t gws_46_val; \n\tuint32_t gws_47_val; \n\tuint32_t gws_48_val; \n\tuint32_t gws_49_val; \n\tuint32_t gws_50_val; \n\tuint32_t gws_51_val; \n\tuint32_t gws_52_val; \n\tuint32_t gws_53_val; \n\tuint32_t gws_54_val; \n\tuint32_t gws_55_val; \n\tuint32_t gws_56_val; \n\tuint32_t gws_57_val; \n\tuint32_t gws_58_val; \n\tuint32_t gws_59_val; \n\tuint32_t gws_60_val; \n\tuint32_t gws_61_val; \n\tuint32_t gws_62_val; \n\tuint32_t gws_63_val; \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}