-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NaivePopCount is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of NaivePopCount is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";

    signal tmp_1404_reg_719 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_211_fu_126_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_211_reg_724 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1408_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_182_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp2_reg_734 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1409_reg_739 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1410_reg_744 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1416_reg_749 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1416_reg_749_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1416_reg_749_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_298_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp7_reg_754 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp7_reg_754_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1417_reg_759 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1417_reg_759_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1418_reg_764 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1418_reg_764_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1432_reg_769 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1432_reg_769_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1432_reg_769_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1432_reg_769_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1432_reg_769_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_504_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp15_reg_774 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp15_reg_774_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp15_reg_774_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp15_reg_774_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp19_fu_530_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp19_reg_779 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp22_fu_562_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp22_reg_784 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp5_fu_602_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp5_reg_789 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp6_fu_608_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp6_reg_794 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp18_fu_620_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp18_reg_799 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp18_reg_799_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp18_reg_799_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_213_fu_637_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_213_reg_804 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp14_fu_649_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp14_reg_809 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp12_fu_670_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp12_reg_814 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_214_fu_687_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_214_reg_819 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_1401_fu_80_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1402_fu_84_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1403_fu_100_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_cast_fu_92_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_371_cast_fu_108_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_120_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_370_cast_fu_96_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1405_fu_132_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1406_fu_144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1407_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_378_cast_cast_fu_152_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_379_cast_cast_fu_164_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp3_fu_176_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_375_cast_cast_fu_140_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1411_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1412_fu_216_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1413_fu_228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1414_fu_240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1415_fu_252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_387_cast_cast_fu_212_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_390_cast_cast_fu_224_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp8_fu_272_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_394_cast_cast_fu_248_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_395_cast_cast_fu_260_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp10_fu_282_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_391_cast_cast_fu_236_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp9_fu_288_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp9_cast_fu_294_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp8_cast_fu_278_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1419_fu_320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1420_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1421_fu_344_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1422_fu_356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1423_fu_368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1424_fu_380_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1425_fu_392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1426_fu_404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1427_fu_416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1428_fu_428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1429_fu_440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1430_fu_452_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1431_fu_464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_403_cast_cast_fu_328_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_406_cast_cast_fu_340_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp16_fu_484_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_407_cast_cast_fu_352_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_410_cast_cast_fu_364_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp17_fu_494_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp17_cast_fu_500_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp16_cast_fu_490_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_411_cast_cast_fu_376_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_414_cast_cast_fu_388_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp20_fu_510_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_415_cast_cast_fu_400_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_418_cast_cast_fu_412_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp21_fu_520_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp21_cast_fu_526_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp20_cast_fu_516_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_419_cast_cast_fu_424_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_422_cast_cast_fu_436_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp23_fu_536_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_426_cast_cast_fu_460_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_427_cast_cast_fu_472_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp25_fu_546_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_423_cast_cast_fu_448_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp24_fu_552_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp24_cast_fu_558_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp23_cast_fu_542_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_373_cast_fu_568_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_374_cast_fu_571_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp2_cast_fu_580_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp1_fu_574_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_212_fu_583_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_381_cast_fu_589_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_382_cast_fu_593_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_383_cast_cast_fu_596_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_386_cast_cast_fu_599_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp22_cast_fu_617_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp19_cast_fu_614_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp6_cast_fu_626_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp7_cast_fu_634_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp4_fu_629_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_399_cast_cast_fu_643_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_402_cast_cast_fu_646_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_397_cast_fu_655_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_398_cast_fu_658_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp14_cast_fu_667_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp13_fu_661_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp15_cast_fu_676_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp18_cast_fu_684_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp11_fu_679_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_429_cast_fu_693_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_430_cast_fu_696_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pct_V_s_fu_699_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_705_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal agg_result_V_fu_713_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal in_V_read_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (6 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                    ap_return_int_reg(6 downto 1) <= agg_result_V_fu_713_p2(6 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                in_V_read_int_reg <= in_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp12_reg_814 <= tmp12_fu_670_p2;
                tmp14_reg_809 <= tmp14_fu_649_p2;
                tmp15_reg_774 <= tmp15_fu_504_p2;
                tmp15_reg_774_pp0_iter1_reg <= tmp15_reg_774;
                tmp15_reg_774_pp0_iter2_reg <= tmp15_reg_774_pp0_iter1_reg;
                tmp15_reg_774_pp0_iter3_reg <= tmp15_reg_774_pp0_iter2_reg;
                tmp18_reg_799 <= tmp18_fu_620_p2;
                tmp18_reg_799_pp0_iter2_reg <= tmp18_reg_799;
                tmp18_reg_799_pp0_iter3_reg <= tmp18_reg_799_pp0_iter2_reg;
                tmp19_reg_779 <= tmp19_fu_530_p2;
                tmp22_reg_784 <= tmp22_fu_562_p2;
                tmp2_reg_734 <= tmp2_fu_182_p2;
                tmp5_reg_789 <= tmp5_fu_602_p2;
                tmp6_reg_794 <= tmp6_fu_608_p2;
                tmp7_reg_754 <= tmp7_fu_298_p2;
                tmp7_reg_754_pp0_iter1_reg <= tmp7_reg_754;
                tmp_1404_reg_719 <= in_V_read_int_reg(3 downto 3);
                tmp_1408_reg_729 <= in_V_read_int_reg(7 downto 7);
                tmp_1409_reg_739 <= in_V_read_int_reg(8 downto 8);
                tmp_1410_reg_744 <= in_V_read_int_reg(9 downto 9);
                tmp_1416_reg_749 <= in_V_read_int_reg(15 downto 15);
                tmp_1416_reg_749_pp0_iter1_reg <= tmp_1416_reg_749;
                tmp_1416_reg_749_pp0_iter2_reg <= tmp_1416_reg_749_pp0_iter1_reg;
                tmp_1417_reg_759 <= in_V_read_int_reg(16 downto 16);
                tmp_1417_reg_759_pp0_iter1_reg <= tmp_1417_reg_759;
                tmp_1418_reg_764 <= in_V_read_int_reg(17 downto 17);
                tmp_1418_reg_764_pp0_iter1_reg <= tmp_1418_reg_764;
                tmp_1432_reg_769 <= in_V_read_int_reg(31 downto 31);
                tmp_1432_reg_769_pp0_iter1_reg <= tmp_1432_reg_769;
                tmp_1432_reg_769_pp0_iter2_reg <= tmp_1432_reg_769_pp0_iter1_reg;
                tmp_1432_reg_769_pp0_iter3_reg <= tmp_1432_reg_769_pp0_iter2_reg;
                tmp_1432_reg_769_pp0_iter4_reg <= tmp_1432_reg_769_pp0_iter3_reg;
                tmp_211_reg_724 <= tmp_211_fu_126_p2;
                tmp_213_reg_804 <= tmp_213_fu_637_p2;
                tmp_214_reg_819 <= tmp_214_fu_687_p2;
            end if;
        end if;
    end process;
    ap_return_int_reg(0) <= '0';
    agg_result_V_fu_713_p2 <= std_logic_vector(signed(ap_const_lv7_60) + signed(tmp_s_fu_705_p3));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(agg_result_V_fu_713_p2, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= agg_result_V_fu_713_p2;
        end if; 
    end process;

    pct_V_s_fu_699_p2 <= std_logic_vector(unsigned(tmp_429_cast_fu_693_p1) + unsigned(tmp_430_cast_fu_696_p1));
    tmp10_fu_282_p2 <= std_logic_vector(unsigned(tmp_394_cast_cast_fu_248_p1) + unsigned(tmp_395_cast_cast_fu_260_p1));
    tmp11_fu_679_p2 <= std_logic_vector(unsigned(tmp15_cast_fu_676_p1) + unsigned(tmp12_reg_814));
    tmp12_fu_670_p2 <= std_logic_vector(unsigned(tmp14_cast_fu_667_p1) + unsigned(tmp13_fu_661_p2));
    tmp13_fu_661_p2 <= std_logic_vector(unsigned(tmp_397_cast_fu_655_p1) + unsigned(tmp_398_cast_fu_658_p1));
    tmp14_cast_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp14_reg_809),5));
    tmp14_fu_649_p2 <= std_logic_vector(unsigned(tmp_399_cast_cast_fu_643_p1) + unsigned(tmp_402_cast_cast_fu_646_p1));
    tmp15_cast_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp15_reg_774_pp0_iter3_reg),5));
    tmp15_fu_504_p2 <= std_logic_vector(unsigned(tmp17_cast_fu_500_p1) + unsigned(tmp16_cast_fu_490_p1));
    tmp16_cast_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp16_fu_484_p2),3));
    tmp16_fu_484_p2 <= std_logic_vector(unsigned(tmp_403_cast_cast_fu_328_p1) + unsigned(tmp_406_cast_cast_fu_340_p1));
    tmp17_cast_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp17_fu_494_p2),3));
    tmp17_fu_494_p2 <= std_logic_vector(unsigned(tmp_407_cast_cast_fu_352_p1) + unsigned(tmp_410_cast_cast_fu_364_p1));
    tmp18_cast_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp18_reg_799_pp0_iter3_reg),5));
    tmp18_fu_620_p2 <= std_logic_vector(unsigned(tmp22_cast_fu_617_p1) + unsigned(tmp19_cast_fu_614_p1));
    tmp19_cast_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp19_reg_779),4));
    tmp19_fu_530_p2 <= std_logic_vector(unsigned(tmp21_cast_fu_526_p1) + unsigned(tmp20_cast_fu_516_p1));
    tmp1_fu_574_p2 <= std_logic_vector(unsigned(tmp_373_cast_fu_568_p1) + unsigned(tmp_374_cast_fu_571_p1));
    tmp20_cast_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp20_fu_510_p2),3));
    tmp20_fu_510_p2 <= std_logic_vector(unsigned(tmp_411_cast_cast_fu_376_p1) + unsigned(tmp_414_cast_cast_fu_388_p1));
    tmp21_cast_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp21_fu_520_p2),3));
    tmp21_fu_520_p2 <= std_logic_vector(unsigned(tmp_415_cast_cast_fu_400_p1) + unsigned(tmp_418_cast_cast_fu_412_p1));
    tmp22_cast_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp22_reg_784),4));
    tmp22_fu_562_p2 <= std_logic_vector(unsigned(tmp24_cast_fu_558_p1) + unsigned(tmp23_cast_fu_542_p1));
    tmp23_cast_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp23_fu_536_p2),3));
    tmp23_fu_536_p2 <= std_logic_vector(unsigned(tmp_419_cast_cast_fu_424_p1) + unsigned(tmp_422_cast_cast_fu_436_p1));
    tmp24_cast_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp24_fu_552_p2),3));
    tmp24_fu_552_p2 <= std_logic_vector(unsigned(tmp25_fu_546_p2) + unsigned(tmp_423_cast_cast_fu_448_p1));
    tmp25_fu_546_p2 <= std_logic_vector(unsigned(tmp_426_cast_cast_fu_460_p1) + unsigned(tmp_427_cast_cast_fu_472_p1));
    tmp2_cast_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp2_reg_734),3));
    tmp2_fu_182_p2 <= std_logic_vector(unsigned(tmp3_fu_176_p2) + unsigned(tmp_375_cast_cast_fu_140_p1));
    tmp3_fu_176_p2 <= std_logic_vector(unsigned(tmp_378_cast_cast_fu_152_p1) + unsigned(tmp_379_cast_cast_fu_164_p1));
    tmp4_fu_629_p2 <= std_logic_vector(unsigned(tmp6_cast_fu_626_p1) + unsigned(tmp5_reg_789));
    tmp5_fu_602_p2 <= std_logic_vector(unsigned(tmp_381_cast_fu_589_p1) + unsigned(tmp_382_cast_fu_593_p1));
    tmp6_cast_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp6_reg_794),4));
    tmp6_fu_608_p2 <= std_logic_vector(unsigned(tmp_383_cast_cast_fu_596_p1) + unsigned(tmp_386_cast_cast_fu_599_p1));
    tmp7_cast_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp7_reg_754_pp0_iter1_reg),4));
    tmp7_fu_298_p2 <= std_logic_vector(unsigned(tmp9_cast_fu_294_p1) + unsigned(tmp8_cast_fu_278_p1));
    tmp8_cast_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp8_fu_272_p2),3));
    tmp8_fu_272_p2 <= std_logic_vector(unsigned(tmp_387_cast_cast_fu_212_p1) + unsigned(tmp_390_cast_cast_fu_224_p1));
    tmp9_cast_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp9_fu_288_p2),3));
    tmp9_fu_288_p2 <= std_logic_vector(unsigned(tmp10_fu_282_p2) + unsigned(tmp_391_cast_cast_fu_236_p1));
    tmp_1401_fu_80_p1 <= in_V_read_int_reg(1 - 1 downto 0);
    tmp_1402_fu_84_p3 <= in_V_read_int_reg(1 downto 1);
    tmp_1403_fu_100_p3 <= in_V_read_int_reg(2 downto 2);
    tmp_1405_fu_132_p3 <= in_V_read_int_reg(4 downto 4);
    tmp_1406_fu_144_p3 <= in_V_read_int_reg(5 downto 5);
    tmp_1407_fu_156_p3 <= in_V_read_int_reg(6 downto 6);
    tmp_1411_fu_204_p3 <= in_V_read_int_reg(10 downto 10);
    tmp_1412_fu_216_p3 <= in_V_read_int_reg(11 downto 11);
    tmp_1413_fu_228_p3 <= in_V_read_int_reg(12 downto 12);
    tmp_1414_fu_240_p3 <= in_V_read_int_reg(13 downto 13);
    tmp_1415_fu_252_p3 <= in_V_read_int_reg(14 downto 14);
    tmp_1419_fu_320_p3 <= in_V_read_int_reg(18 downto 18);
    tmp_1420_fu_332_p3 <= in_V_read_int_reg(19 downto 19);
    tmp_1421_fu_344_p3 <= in_V_read_int_reg(20 downto 20);
    tmp_1422_fu_356_p3 <= in_V_read_int_reg(21 downto 21);
    tmp_1423_fu_368_p3 <= in_V_read_int_reg(22 downto 22);
    tmp_1424_fu_380_p3 <= in_V_read_int_reg(23 downto 23);
    tmp_1425_fu_392_p3 <= in_V_read_int_reg(24 downto 24);
    tmp_1426_fu_404_p3 <= in_V_read_int_reg(25 downto 25);
    tmp_1427_fu_416_p3 <= in_V_read_int_reg(26 downto 26);
    tmp_1428_fu_428_p3 <= in_V_read_int_reg(27 downto 27);
    tmp_1429_fu_440_p3 <= in_V_read_int_reg(28 downto 28);
    tmp_1430_fu_452_p3 <= in_V_read_int_reg(29 downto 29);
    tmp_1431_fu_464_p3 <= in_V_read_int_reg(30 downto 30);
    tmp_211_fu_126_p2 <= std_logic_vector(unsigned(tmp_fu_120_p2) + unsigned(tmp_370_cast_fu_96_p1));
    tmp_212_fu_583_p2 <= std_logic_vector(unsigned(tmp2_cast_fu_580_p1) + unsigned(tmp1_fu_574_p2));
    tmp_213_fu_637_p2 <= std_logic_vector(unsigned(tmp7_cast_fu_634_p1) + unsigned(tmp4_fu_629_p2));
    tmp_214_fu_687_p2 <= std_logic_vector(unsigned(tmp18_cast_fu_684_p1) + unsigned(tmp11_fu_679_p2));
    tmp_370_cast_fu_96_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1402_fu_84_p3),2));
    tmp_371_cast_fu_108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1403_fu_100_p3),2));
    tmp_373_cast_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_211_reg_724),3));
    tmp_374_cast_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1404_reg_719),3));
    tmp_375_cast_cast_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1405_fu_132_p3),2));
    tmp_378_cast_cast_fu_152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1406_fu_144_p3),2));
    tmp_379_cast_cast_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1407_fu_156_p3),2));
    tmp_381_cast_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_212_fu_583_p2),4));
    tmp_382_cast_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1408_reg_729),4));
    tmp_383_cast_cast_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1409_reg_739),2));
    tmp_386_cast_cast_fu_599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1410_reg_744),2));
    tmp_387_cast_cast_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1411_fu_204_p3),2));
    tmp_390_cast_cast_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1412_fu_216_p3),2));
    tmp_391_cast_cast_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1413_fu_228_p3),2));
    tmp_394_cast_cast_fu_248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1414_fu_240_p3),2));
    tmp_395_cast_cast_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1415_fu_252_p3),2));
    tmp_397_cast_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_213_reg_804),5));
    tmp_398_cast_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1416_reg_749_pp0_iter2_reg),5));
    tmp_399_cast_cast_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1417_reg_759_pp0_iter1_reg),2));
    tmp_402_cast_cast_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1418_reg_764_pp0_iter1_reg),2));
    tmp_403_cast_cast_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1419_fu_320_p3),2));
    tmp_406_cast_cast_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1420_fu_332_p3),2));
    tmp_407_cast_cast_fu_352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1421_fu_344_p3),2));
    tmp_410_cast_cast_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1422_fu_356_p3),2));
    tmp_411_cast_cast_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1423_fu_368_p3),2));
    tmp_414_cast_cast_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1424_fu_380_p3),2));
    tmp_415_cast_cast_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1425_fu_392_p3),2));
    tmp_418_cast_cast_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1426_fu_404_p3),2));
    tmp_419_cast_cast_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1427_fu_416_p3),2));
    tmp_422_cast_cast_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1428_fu_428_p3),2));
    tmp_423_cast_cast_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1429_fu_440_p3),2));
    tmp_426_cast_cast_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1430_fu_452_p3),2));
    tmp_427_cast_cast_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1431_fu_464_p3),2));
    tmp_429_cast_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_214_reg_819),6));
    tmp_430_cast_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1432_reg_769_pp0_iter4_reg),6));
    tmp_cast_fu_92_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1401_fu_80_p1),2));
    tmp_fu_120_p2 <= std_logic_vector(unsigned(tmp_cast_fu_92_p1) + unsigned(tmp_371_cast_fu_108_p1));
    tmp_s_fu_705_p3 <= (pct_V_s_fu_699_p2 & ap_const_lv1_0);
end behav;
