/*
 * Faraday FTGMAC030 Gigabit Ethernet
 *
 * (C) Copyright 2014-2016 Faraday Technology
 * Bing-Yao Luo <bjluo@faraday-tech.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#ifndef __FTGMAC030_H
#define __FTGMAC030_H



#define FTGMAC030_REG_ISR               0x00
#define FTGMAC030_REG_IER               0x04
#define FTGMAC030_REG_MAC_MADR          0x08
#define FTGMAC030_REG_MAC_LADR          0x0c
#define FTGMAC030_REG_MAHT0             0x10
#define FTGMAC030_REG_MAHT1             0x14
#define FTGMAC030_REG_NPTXPD            0x18
#define FTGMAC030_REG_RXPD              0x1c
#define FTGMAC030_REG_NPTXR_BADR        0x20
#define FTGMAC030_REG_RXR_BADR          0x24
#define FTGMAC030_REG_HPTXPD            0x28
#define FTGMAC030_REG_HPTXR_BADR	0x2c
#define FTGMAC030_REG_TXITC		0x30
#define FTGMAC030_REG_RXITC		0x34
#define FTGMAC030_REG_APTC		0x38
#define FTGMAC030_REG_DBLAC		0x3C
#define FTGMAC030_REG_DMAFIFOS          0x40
#define FTGMAC030_REG_TPAFCR            0x48
#define FTGMAC030_REG_RBSR              0x4C
#define FTGMAC030_REG_MACCR		0x50
#define FTGMAC030_REG_MACSR		0x54
#define FTGMAC030_REG_TM		0x58
#define FTGMAC030_REG_PHYCR		0x60
#define FTGMAC030_REG_PHYDATA           0x64
#define FTGMAC030_REG_FCR               0x68
#define FTGMAC030_REG_BPR               0x6c
#define FTGMAC030_REG_WOLCR             0x70
#define FTGMAC030_REG_WOLSR             0x74
#define FTGMAC030_REG_WFCRC             0x78
#define FTGMAC030_REG_WFBM1             0x80
#define FTGMAC030_REG_WFBM2             0x84
#define FTGMAC030_REG_WFBM3             0x88
#define FTGMAC030_REG_WFBM4		0x8c
#define FTGMAC030_REG_NPTXR_PTR	        0x90
#define FTGMAC030_REG_HPTXR_PTR	        0x94
#define FTGMAC030_REG_RXR_PTR	        0x98
#define FTGMAC030_REG_TX_CNT		0xA0
#define FTGMAC030_REG_TX_MCOL_SCOL	0xA4
#define FTGMAC030_REG_TX_ECOL_FAIL	0xA8
#define FTGMAC030_REG_TX_LCOL_UND	0xAC
#define FTGMAC030_REG_RX_CNT		0xB0
#define FTGMAC030_REG_RX_BC		0xB4
#define FTGMAC030_REG_RX_MC		0xB8
#define FTGMAC030_REG_RX_PF_AEP         0xBC
#define FTGMAC030_REG_RX_RUNT           0xC0
#define FTGMAC030_REG_RX_CRCER_FTL      0xC4
#define FTGMAC030_REG_RX_COL_LOST       0xC8
#define FTGMAC030_REG_BIST       	0xCC
#define FTGMAC030_REG_BMRCR       	0xD0
#define FTGMAC030_REG_ERCR       	0xE0
#define FTGMAC030_REG_ACIR       	0xE4
#define FTGMAC030_REG_GISR       	0xE8
#define FTGMAC030_REG_EEE       	0xF0
#define FTGMAC030_REG_REVR              0xF4
#define FTGMAC030_REG_FEAR              0xF8
#define FTGMAC030_REG_PTP_TX_SEC        0x110 /* Sync and Delay_req */
#define FTGMAC030_REG_PTP_TX_NSEC       0x114
#define FTGMAC030_REG_PTP_RX_SEC        0x118
#define FTGMAC030_REG_PTP_RX_NSEC       0x11C
#define FTGMAC030_REG_PTP_TX_P_SEC      0x120 /* PDelay_req and PDelay_resp */
#define FTGMAC030_REG_PTP_TX_P_NSEC     0x124
#define FTGMAC030_REG_PTP_RX_P_SEC      0x128
#define FTGMAC030_REG_PTP_RX_P_NSEC     0x12C
#define FTGMAC030_REG_PTP_TM_NNSEC      0x130
#define FTGMAC030_REG_PTP_TM_NSEC       0x134
#define FTGMAC030_REG_PTP_TM_SEC        0x138
#define FTGMAC030_REG_PTP_NS_PERIOD     0x13C /* max is 255 ns */
#define FTGMAC030_REG_PTP_NNS_PERIOD    0x140 /* max is 0.999999999 ns */
#define FTGMAC030_REG_PTP_PERIOD_INCR   0x144 /* add xx ns every xx cycles */
#define FTGMAC030_REG_PTP_ADJ_VAL	0x148
#define FTGMAC030_REG_CLKDLY		0x14C /* Clock delay Register */
#define FTGMAC030_REG_MAHT2             0x150
#define FTGMAC030_REG_MAHT3             0x154

/*
 * Interrupt status register & interrupt enable register
 */
#define FTGMAC030_INT_RPKT_BUF          (1 << 0)
#define FTGMAC030_INT_RPKT_FIFO         (1 << 1)
#define FTGMAC030_INT_NO_RXBUF          (1 << 2)
#define FTGMAC030_INT_RPKT_LOST         (1 << 3)
#define FTGMAC030_INT_XPKT_ETH          (1 << 4)
#define FTGMAC030_INT_XPKT_FIFO         (1 << 5)
#define FTGMAC030_INT_NO_NPTXBUF        (1 << 6)
#define FTGMAC030_INT_XPKT_LOST         (1 << 7)
#define FTGMAC030_INT_AHB_ERR           (1 << 8)
#define FTGMAC030_INT_PHYSTS_CHG        (1 << 9)
#define FTGMAC030_INT_NO_HPTXBUF        (1 << 10)
#define FTGMAC030_INT_SYNC_IN           (1 << 17)
#define FTGMAC030_INT_SYNC_OUT          (1 << 18)
#define FTGMAC030_INT_DELAY_REQ_IN      (1 << 19)
#define FTGMAC030_INT_DELAY_REQ_OUT     (1 << 20)
#define FTGMAC030_INT_PDELAY_REQ_IN     (1 << 21)
#define FTGMAC030_INT_PDELAY_REQ_OUT    (1 << 22)
#define FTGMAC030_INT_PDELAY_RESP_IN    (1 << 23)
#define FTGMAC030_INT_PDELAY_RESP_OUT   (1 << 24)
#define FTGMAC030_INT_TX_TMSP_VALID     (FTGMAC030_INT_SYNC_OUT | FTGMAC030_INT_DELAY_REQ_OUT | \
					 FTGMAC030_INT_PDELAY_REQ_OUT | FTGMAC030_INT_PDELAY_RESP_OUT)
#define FTGMAC030_INT_RX_TMSP_VALID     (FTGMAC030_INT_SYNC_IN | FTGMAC030_INT_DELAY_REQ_IN | \
					 FTGMAC030_INT_PDELAY_REQ_IN | FTGMAC030_INT_PDELAY_RESP_IN)

/*
 * Interrupt timer control register
 * 30h -> Tx, 34h -> Rx
 */
#define FTGMAC030_ITC_THR_UNIT(x)	(((x) & 0x3) << 0)
#define FTGMAC030_ITC_THR_CNT(x)	(((x) & 0x7) << 4)
#define FTGMAC030_ITC_CYCL_CNT(x)	(((x) & 0xff) << 8)
#define FTGMAC030_ITC_TIME_SEL		(1 << 16)
#define FTGMAC030_ITC_RESET_TIME(x)	(((x) & 0xff) << 20)

/*
 * Automatic polling timer control register (38h)
 */
#define FTGMAC030_APTC_RXPOLL_CNT(x)	(((x) & 0xf) << 0)
#define FTGMAC030_APTC_RXPOLL_TIME_SEL	(1 << 4)
#define FTGMAC030_APTC_TXPOLL_CNT(x)	(((x) & 0xf) << 8)
#define FTGMAC030_APTC_TXPOLL_TIME_SEL	(1 << 12)

/*
 * DMA burst length and arbitration control register (3Ch)
 */
#define FTGMAC030_DBLAC_RXFIFO_LTHR(x)	(((x) & 0x7) << 0)
#define FTGMAC030_DBLAC_RXFIFO_HTHR(x)	(((x) & 0x7) << 3)
#define FTGMAC030_DBLAC_RX_THR_EN	(1 << 6)
#define FTGMAC030_DBLAC_RXBURST_SIZE(x)	(((x) & 0x3) << 8)
#define FTGMAC030_DBLAC_TXBURST_SIZE(x)	(((x) & 0x3) << 10)
#define FTGMAC030_DBLAC_RXDES_SIZE(x)	(((x) & 0xf) << 12)
#define FTGMAC030_DBLAC_TXDES_SIZE(x)	(((x) & 0xf) << 16)
#define FTGMAC030_DBLAC_IFG_CNT(x)	(((x) & 0x7) << 20)
#define FTGMAC030_DBLAC_IFG_INC		(1 << 23)

/*
 * DMA FIFO status register (40h)
 */
#define FTGMAC030_DMAFIFOS_RXDMA1_SM(dmafifos)	((dmafifos) & 0xf)
#define FTGMAC030_DMAFIFOS_RXDMA2_SM(dmafifos)	(((dmafifos) >> 4) & 0xf)
#define FTGMAC030_DMAFIFOS_RXDMA3_SM(dmafifos)	(((dmafifos) >> 8) & 0x7)
#define FTGMAC030_DMAFIFOS_TXDMA1_SM(dmafifos)	(((dmafifos) >> 12) & 0xf)
#define FTGMAC030_DMAFIFOS_TXDMA2_SM(dmafifos)	(((dmafifos) >> 16) & 0x3)
#define FTGMAC030_DMAFIFOS_TXDMA3_SM(dmafifos)	(((dmafifos) >> 18) & 0xf)
#define FTGMAC030_DMAFIFOS_RXFIFO_EMPTY		(1 << 26)
#define FTGMAC030_DMAFIFOS_TXFIFO_EMPTY		(1 << 27)
#define FTGMAC030_DMAFIFOS_RXDMA_GRANT		(1 << 28)
#define FTGMAC030_DMAFIFOS_TXDMA_GRANT		(1 << 29)
#define FTGMAC030_DMAFIFOS_RXDMA_REQ		(1 << 30)
#define FTGMAC030_DMAFIFOS_TXDMA_REQ		(1 << 31)

/*
 * Transmit Priority Arbitration and FIFO Control Register (48h)
 */
#define FTGMAC030_TPAFCR_TFIFO_SIZE(x)  	((x & 0x7) << 27)
#define FTGMAC030_TPAFCR_RFIFO_SIZE(x)  	((x & 0x7) << 24)
#define FTGMAC030_TPAFCR_TFIFO_VAL(x)  		((x >> 27)& 0x7)
#define FTGMAC030_TPAFCR_RFIFO_VAL(x)  		((x >> 24)& 0x7)

/*
 * Receive buffer size register
 */
#define FTGMAC030_RBSR_SIZE(x)		((x) & 0x3fff)

/*
 * MAC control register
 */
#define FTGMAC030_MACCR_TXDMA_EN	(1 << 0)
#define FTGMAC030_MACCR_RXDMA_EN	(1 << 1)
#define FTGMAC030_MACCR_TXMAC_EN	(1 << 2)
#define FTGMAC030_MACCR_RXMAC_EN	(1 << 3)
#define FTGMAC030_MACCR_DIS_IPV6_PKTREC (1 << 7)
#define FTGMAC030_MACCR_RX_ALL		(1 << 8)
#define FTGMAC030_MACCR_HT_MULTI_EN	(1 << 9)
#define FTGMAC030_MACCR_RX_MULTIPKT	(1 << 10)
#define FTGMAC030_MACCR_RX_BROADPKT	(1 << 11)
#define FTGMAC030_MACCR_RX_RUNT		(1 << 12)
#define FTGMAC030_MACCR_JUMBO_LF	(1 << 13)
#define FTGMAC030_MACCR_ENRX_IN_HALFTX	(1 << 14)
#define FTGMAC030_MACCR_DISCARD_CRCERR	(1 << 16)
#define FTGMAC030_MACCR_CRC_APD		(1 << 17)
#define FTGMAC030_MACCR_REMOVE_VLAN	(1 << 18)
#define FTGMAC030_MACCR_PTP_EN		(1 << 20)
#define FTGMAC030_MACCR_LOOP_EN		(1 << 21)
#define FTGMAC030_MACCR_HPTXR_EN	(1 << 22)
#define FTGMAC030_MACCR_MODE_1000	(2 << 24)
#define FTGMAC030_MACCR_MODE_100	(1 << 24)
#define FTGMAC030_MACCR_SPEED_VAL(x)	((x >> 24) & 0x3)
#define FTGMAC030_MACCR_FULLDUP		(1 << 26)
#define FTGMAC030_MACCR_SW_RST		(1 << 31)

/*
 * PHY control register
 */
#define FTGMAC030_PHYCR_MDC_CYCTHR_MASK         0x3f
#define FTGMAC030_PHYCR_MDC_CYCTHR(x)           ((x) & 0x3f)
#define FTGMAC030_PHYCR_OP(x)           	(((x) & 0x3) << 14)
#define FTGMAC030_PHYCR_ST(x)           	(((x) & 0x3) << 12)
#define FTGMAC030_PHYCR_PHYAD(x)                (((x) & 0x1f) << 16)
#define FTGMAC030_PHYCR_REGAD(x)                (((x) & 0x1f) << 21)
#define FTGMAC030_PHYCR_MIIRD                   (1 << 26)
#define FTGMAC030_PHYCR_MIIWR                   (1 << 27)

/*
 * PHY data register
 */
#define FTGMAC030_PHYDATA_MIIWDATA(x)           ((x) & 0xffff)
#define FTGMAC030_PHYDATA_MIIRDATA(phydata)     (((phydata) >> 16) & 0xffff)

/*
 * Flow Control Register, FCR (Offset: 0x68)
 */
#define FTGMAC030_FCR_PAUSE_TIME(x) ((x & 0xffff) << 16)
#define FTGMAC030_FCR_FC_H_L(x)     ((x & 0x7f) << 9)
#define FTGMAC030_FCR_HTHR          (1 << 8)
#define FTGMAC030_FCR_RX_PAUSE      (1 << 4)
#define FTGMAC030_FCR_TXPAUSED      (1 << 3)
#define FTGMAC030_FCR_FCTHR_EN      (1 << 2)
#define FTGMAC030_FCR_TX_PAUSE      (1 << 1)
#define FTGMAC030_FCR_FC_EN         (1 << 0)

/*
 * Feautre register (Offset: 0xF8)
 */
#define FTGMAC030_FEAR_PTP	(1 << 18)

/*
*  Clock delay Register  (Offset: 0x14C)
*/
#define FTGMAC030_INNER_REFCLK		(1 << 10)
#define FTGMAC030_GPIO36_39			(1 << 9)
#define FTGMAC030_REFCLK_INV		(1 << 8) 
#define FTGMAC030_RXD_DELAY(x)  	((x & 0xf) << 4)
#define FTGMAC030_REFCLK_DELAY(x)  	((x & 0xf) << 0)
#define FTGMAC030_CLKDLY_MSK		0x1FF

/*
 * Transmit descriptor, aligned to 16 bytes
 */
struct ftgmac030_txdes {
	unsigned int	txdes0;
	unsigned int	txdes1;
	unsigned int	txdes2;	/* not used by HW */
	unsigned int	txdes3;	/* TXBUF_BADR */
} __attribute__ ((aligned(16)));

#define FTGMAC030_TXDES0_TXBUF_SIZE(x)	((x) & 0x3fff)
#define FTGMAC030_TXDES0_EDOTR		(1 << 15)
#define FTGMAC030_TXDES0_CRC_ERR	(1 << 19)
#define FTGMAC030_TXDES0_LTS		(1 << 28)
#define FTGMAC030_TXDES0_FTS		(1 << 29)
#define FTGMAC030_TXDES0_TXDMA_OWN	(1 << 31)

#define FTGMAC030_TXDES1_VLANTAG_CI(x)	((x) & 0xffff)
#define FTGMAC030_TXDES1_INS_VLANTAG	(1 << 16)
#define FTGMAC030_TXDES1_TCP_CHKSUM	(1 << 17)
#define FTGMAC030_TXDES1_UDP_CHKSUM	(1 << 18)
#define FTGMAC030_TXDES1_IP_CHKSUM	(1 << 19)
#define FTGMAC030_TXDES1_IPV6_PKT	(1 << 20)
#define FTGMAC030_TXDES1_LLC		(1 << 22)
#define FTGMAC030_TXDES1_TX2FIC		(1 << 30)
#define FTGMAC030_TXDES1_TXIC		(1 << 31)

/*
 * Receive descriptor, aligned to 16 bytes
 */
struct ftgmac030_rxdes {
	unsigned int	rxdes0;
	unsigned int	rxdes1;
	unsigned int	rxdes2;	/* not used by HW */
	unsigned int	rxdes3;	/* RXBUF_BADR */
} __attribute__ ((aligned(16)));

#define FTGMAC030_RXDES0_VDBC		0x3fff
#define FTGMAC030_RXDES0_EDORR		(1 << 15)
#define FTGMAC030_RXDES0_MULTICAST	(1 << 16)
#define FTGMAC030_RXDES0_BROADCAST	(1 << 17)
#define FTGMAC030_RXDES0_RX_ERR		(1 << 18)
#define FTGMAC030_RXDES0_CRC_ERR	(1 << 19)
#define FTGMAC030_RXDES0_FTL		(1 << 20)
#define FTGMAC030_RXDES0_RUNT		(1 << 21)
#define FTGMAC030_RXDES0_RX_ODD_NB	(1 << 22)
#define FTGMAC030_RXDES0_FIFO_FULL	(1 << 23)
#define FTGMAC030_RXDES0_PAUSE_OPCODE	(1 << 24)
#define FTGMAC030_RXDES0_PAUSE_FRAME	(1 << 25)
#define FTGMAC030_RXDES0_LRS		(1 << 28)
#define FTGMAC030_RXDES0_FRS		(1 << 29)
#define FTGMAC030_RXDES0_RXPKT_RDY	(1 << 31)

#define FTGMAC030_RXDES0_EOP	(FTGMAC030_RXDES0_FRS | FTGMAC030_RXDES0_LRS)

#define FTGMAC030_RXDES1_IPV6		(1 << 19)
#define FTGMAC030_RXDES1_VLANTAG_CI	0xffff
#define FTGMAC030_RXDES1_PROT_MASK	(0x3 << 20)
#define FTGMAC030_RXDES1_PROT_NONIP	(0x0 << 20)
#define FTGMAC030_RXDES1_PROT_IP	(0x1 << 20)
#define FTGMAC030_RXDES1_PROT_TCPIP	(0x2 << 20)
#define FTGMAC030_RXDES1_PROT_UDPIP	(0x3 << 20)
#define FTGMAC030_RXDES1_LLC		(1 << 22)
#define FTGMAC030_RXDES1_DF		(1 << 23)
#define FTGMAC030_RXDES1_VLANTAG_AVAIL	(1 << 24)
#define FTGMAC030_RXDES1_TCP_CHKSUM_ERR	(1 << 25)
#define FTGMAC030_RXDES1_UDP_CHKSUM_ERR	(1 << 26)
#define FTGMAC030_RXDES1_IP_CHKSUM_ERR	(1 << 27)
#define FTGMAC030_RXDES1_PTP_TYPE(x)	((x >> 28) & 0x3)
#define FTGMAC030_RXDES1_PTP_NO_TMSTMP		0x1
#define FTGMAC030_RXDES1_PTP_EVENT_TMSTMP	0x2
#define FTGMAC030_RXDES1_PTP_PEER_TMSTMP	0x3

#define RX_QUEUE_ENTRIES	512	/* must be power of 2 */
#define TX_QUEUE_ENTRIES	128	/* must be power of 2 */

/* This defines the bits that are set in the Interrupt Enabled
 * Register.
 */
#define INT_MASK_ALL_ENABLED	(FTGMAC030_INT_TX_TMSP_VALID    | \
				 FTGMAC030_INT_RX_TMSP_VALID    | \
				 FTGMAC030_INT_RPKT_LOST	| \
				 FTGMAC030_INT_AHB_ERR		| \
				 FTGMAC030_INT_RPKT_BUF		| \
				 FTGMAC030_INT_XPKT_ETH         | \
				 FTGMAC030_INT_NO_RXBUF)

/* This is value at the time FPGA verification.
 * Change based on SOC real period.
 * Inside ftgmac030_ptp_init function, FTGMAC030_REG_PTP_NS_PERIOD
 * will be read, make sure it has valid value.
 */
#define INCVALUE_50MHz 			20
#define INCVALUE_50MHz_NNS		0
#define INCVALUE_50MHz_NNS_BINARY	0

#endif /* __FTGMAC030_H */
