{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562625309026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562625309039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 00:35:08 2019 " "Processing started: Tue Jul 09 00:35:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562625309039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625309039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projekt_na_vhdl-a -c projekt_na_vhdl-a " "Command: quartus_map --read_settings_files=on --write_settings_files=off projekt_na_vhdl-a -c projekt_na_vhdl-a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625309039 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1562625309608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_arch " "Found design unit 1: vga_controller-vga_controller_arch" {  } { { "vga_controller.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/vga_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320902 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/vga_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampler-sampler_arch " "Found design unit 1: sampler-sampler_arch" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320909 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320909 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/sampler_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/sampler_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampler_tb-sampler_tb_arch " "Found design unit 1: sampler_tb-sampler_tb_arch" {  } { { "simulation/modelsim/sampler_tb.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/simulation/modelsim/sampler_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320909 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampler_tb " "Found entity 1: sampler_tb" {  } { { "simulation/modelsim/sampler_tb.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/simulation/modelsim/sampler_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 drawer-drawer_arch " "Found design unit 1: drawer-drawer_arch" {  } { { "drawer.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/drawer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320909 ""} { "Info" "ISGN_ENTITY_NAME" "1 drawer " "Found entity 1: drawer" {  } { { "drawer.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/drawer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320919 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-prescaler_arch " "Found design unit 1: prescaler-prescaler_arch" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320919 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562625320919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prescaler " "Elaborating entity \"prescaler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562625320953 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[14\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[14\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "prescaler.vhd(28) " "Constant driver at prescaler.vhd(28)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 28 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[13\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[13\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[12\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[12\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[11\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[11\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[10\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[10\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[9\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[9\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[8\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[8\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[7\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[7\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[6\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[6\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[5\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[5\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[4\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[4\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[3\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[3\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[2\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[2\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[1\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[1\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FACTOR_int\[0\] prescaler.vhd(40) " "Can't resolve multiple constant drivers for net \"FACTOR_int\[0\]\" at prescaler.vhd(40)" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562625320959 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562625321121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 09 00:35:21 2019 " "Processing ended: Tue Jul 09 00:35:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562625321121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562625321121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562625321121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562625321121 ""}
