# 1 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts"
# 15 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts"
/dts-v1/;
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 17 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2
# 1 "arch/arm64/boot/dts/freescale/fsl-imx8-ca53.dtsi" 1
# 18 "arch/arm64/boot/dts/freescale/fsl-imx8-ca53.dtsi"
/{
 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0000000>;
    entry-latency-us = <700>;
    exit-latency-us = <250>;
    min-residency-us = <1000>;
   };

   CLUSTER_SLEEP: cluster-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x1000000>;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
    wakeup-latency-us = <1500>;
   };
  };


  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
  cpu_suspend = <0xc4000001>;
  cpu_off = <0xc4000002>;
  cpu_on = <0xc4000003>;
 };

 pmu {
                compatible = "arm,armv8-pmuv3";
                interrupts = <1 7
                        ((((1 << (6)) - 1) << 8) | 4)>;
                interrupt-affinity = <&A53_0>, <&A53_1>, <&A53_2>, <&A53_3>;
        };
};
# 18 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/imx_rsrc.h" 1
# 19 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/imx8_hsio.h" 1
# 20 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/imx8_pd.h" 1
# 21 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8qm-clock.h" 1
# 22 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 23 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pads-imx8qm.h" 1
# 24 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 25 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 26 "arch/arm64/boot/dts/freescale/fsl-imx8qm-mek-inmate.dts" 2

/ {
 model = "Freescale i.MX8QM MEK";
 compatible = "fsl,imx8qm-mek", "fsl,imx8qm";
 interrupt-parent = <&gic>;
 #address-cells = <0x2>;
 #size-cells = <0x2>;

 aliases {
  mmc0 = &usdhc1;
  serial2 = &lpuart2;
 };

 cpus {
  #address-cells = <0x2>;
  #size-cells = <0x0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   enable-method = "psci";
   reg = <0x0 0x2>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,armv8";
   enable-method = "psci";
   reg = <0x0 0x3>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
  clock-frequency = <8333333>;
 };

 clk: clk {
  compatible = "fsl,imx8qm-clk";
  #clock-cells = <1>;
 };

 iomuxc: iomuxc {
  compatible = "fsl,imx8qm-iomuxc";
 };

 gic: interrupt-controller@51a00000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x51a00000 0 0x10000>,
        <0x0 0x51b00000 0 0xC0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9
   ((((1 << (6)) - 1) << 8) | 4)>;
  interrupt-parent = <&gic>;
 };

 imx8qx-pm {
  #address-cells = <1>;
  #size-cells = <0>;

  pd_conn: connectivity_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <547>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_conn_sdch0: conn_sdhc0 {
    reg = <248>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
  };

  pd_dma: dma_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <547>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_dma_lpuart2: dma_lpuart2 {
    reg = <59>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <347>;

    pd_dma0_chan16: PD_UART2_RX {
     reg = <80>;
     power-domains =<&pd_dma_lpuart2>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma0_chan17: PD_UART2_TX {
      reg = <81>;
      power-domains =<&pd_dma0_chan16>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
  };
 };

 mu2: mu@5d1d0000 {
  compatible = "fsl,imx8-mu";
  reg = <0x0 0x5d1d0000 0x0 0x10000>;
  interrupts = <0 178 4>;
  fsl,scu_ap_mu_id = <0>;
  status = "okay";
 };

 pci@ff700000 {
  compatible = "pci-host-ecam-generic";
  device_type = "pci";
  bus-range = <0 0>;
  #address-cells = <3>;
  #size-cells = <2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &gic 0 90 1>;
  reg = <0x0 0xff700000 0x0 0x100000>;
  ranges = <0x02000000 0x00 0x10000000 0x0 0x10000000 0x00 0x10000>;
 };

 usdhc1: usdhc@5b010000 {
  compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
  interrupt-parent = <&gic>;
  interrupts = <0 232 4>;
  reg = <0x0 0x5b010000 0x0 0x10000>;
  clocks = <&clk 53>,
   <&clk 55>,
   <&clk 0>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 54>;
  assigned-clock-rates = <400000000>;
  power-domains = <&pd_conn_sdch0>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;

  status = "disabled";
 };


 lpuart0: serial@5a060000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a060000 0x0 0x1000>;
 };

 lpuart2: serial@5a080000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a080000 0x0 0x1000>;
  interrupts = <0 347 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 120>,
   <&clk 118>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 120>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma0_chan17>;





  status = "disabled";
 };
};

&iomuxc {
 imx8qxp-mek {
  pinctrl_lpuart2: lpuart2grp {
   fsl,pins = <
    23 2 0x06000020
    24 2 0x06000020
   >;
  };

  pinctrl_usdhc1: usdhc1grp {
   fsl,pins = <
    209 0 0x06000041
    210 0 0x00000021
    211 0 0x00000021
    212 0 0x00000021
    213 0 0x00000021
    214 0 0x00000021
    215 0 0x00000021
    216 0 0x00000021
    217 0 0x00000021
    218 0 0x00000021
    219 0 0x00000041
    220 0 0x00000021
   >;
  };

  pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
   fsl,pins = <
    209 0 0x06000040
    210 0 0x00000020
    211 0 0x00000020
    212 0 0x00000020
    213 0 0x00000020
    214 0 0x00000020
    215 0 0x00000020
    216 0 0x00000020
    217 0 0x00000020
    218 0 0x00000020
    219 0 0x00000040
    220 0 0x00000020
   >;
  };

  pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
   fsl,pins = <
    209 0 0x06000040
    210 0 0x00000020
    211 0 0x00000020
    212 0 0x00000020
    213 0 0x00000020
    214 0 0x00000020
    215 0 0x00000020
    216 0 0x00000020
    217 0 0x00000020
    218 0 0x00000020
    219 0 0x00000040
    220 0 0x00000020
   >;
  };
 };
};

&lpuart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart2>;
 status = "okay";
};

&usdhc1 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};
