
Ph·∫ßn 1 . H∆∞·ªõng d·∫´n m·ªü d·ª± √°n kicad 

## 1Ô∏è‚É£ Gi·ªõi thi·ªáu

Project n√†y ƒë∆∞·ª£c thi·∫øt k·∫ø b·∫±ng **KiCad** v√† bao g·ªìm:

* **Schematic (s∆° ƒë·ªì nguy√™n l√Ω)**
* **PCB Layout (m·∫°ch in nhi·ªÅu l·ªõp)**

T√†i li·ªáu n√†y h∆∞·ªõng d·∫´n c√°ch m·ªü v√† xem to√†n b·ªô project b·∫±ng **KiCad** tr√™n Windows, Linux ho·∫∑c macOS.

---

## 2Ô∏è‚É£ Ph·∫ßn m·ªÅm c·∫ßn c√†i

T·∫£i v√† c√†i ƒë·∫∑t :

üëâ **KiCad 7 ho·∫∑c KiCad 8 ho·∫∑c KiCad 9 **

T·∫£i t·∫°i:
[https://www.kicad.org](https://www.kicad.org)

> ‚ö† Khuy·∫øn ngh·ªã d√πng Kicad 9, phi√™n b·∫£n m√† project ƒë∆∞·ª£c t·∫°o ra ƒë·ªÉ tr√°nh l·ªói.

---

## 3Ô∏è‚É£ C·∫•u tr√∫c th∆∞ m·ª•c project

Sau khi gi·∫£i n√©n file ZIP, b·∫°n s·∫Ω th·∫•y th∆∞ m·ª•c d·∫°ng:

```
MyProject/
‚îú‚îÄ‚îÄ esp32_module.kicad_pro
‚îú‚îÄ‚îÄ esp32_module.kicad_sch
‚îú‚îÄ‚îÄ esp32_module.kicad_pcb
‚îú‚îÄ‚îÄ MyFootprints.pretty
‚îú‚îÄ‚îÄ ul_myfootprinandsymbol
```

| File         | Ch·ª©c nƒÉng           |
| ------------ | ------------------- |
| `.kicad_pro` | File project ch√≠nh  |
| `.kicad_sch` | Schematic           |
| `.kicad_pcb` | PCB layout          |
| `.pretty`    | Footprint t√πy ch·ªânh |
| `.kicad_sym` | Symbol t√πy ch·ªânh    |
| `ul_xxxxxxx` | File ch·ª©a c√°c footprint v√† symbol t√πy ch·ªânh   |

---

## 4Ô∏è‚É£ C√°ch m·ªü project trong KiCad

### B∆∞·ªõc 1

M·ªü **KiCad**

![alt text](image/{B653F9D8-8915-4BA2-A213-D3756C5BA38C}.png)

---

### B∆∞·ªõc 2

Nh·∫•n **File ‚Üí Open Project**

![alt text](image/{EADF050A-E2AC-4C0B-86CB-9D9E8FC005B5}.png)

---

### B∆∞·ªõc 3

Ch·ªçn file:

```
MyProject.kicad_pro
```

## 5Ô∏è‚É£ M·ªü Schematic (S∆° ƒë·ªì nguy√™n l√Ω)

Sau khi project m·ªü:

Nh·∫•n **Schematic Editor**

![alt text](image/{D8C99E3D-43D7-4ABC-B4DA-9EC7A1360D9F}.png)

Sau ƒë√≥ s∆° ƒë·ªì nguy√™n l√Ω s·∫Ω xu·∫•t hi·ªán.

![alt text](image/image.png)

---

## 6Ô∏è‚É£ M·ªü PCB Layout

Trong c·ª≠a s·ªï ch√≠nh c·ªßa KiCad:

Nh·∫•n **PCB Editor**

![alt text](image/{D77BBF29-DBA4-4972-BC3B-DBA2F23CD974}.png)

PCB s·∫Ω ƒë∆∞·ª£c m·ªü ra v·ªõi:

* C√°c l·ªõp ƒë·ªìng (Top, Bottom, Inner layers)
* Via
* Plane
* Footprint

![alt text](image/{F00ECFFA-6097-462E-8C7B-ED29B91DF90C}.png)

ƒëang n·∫±m **c√πng th∆∞ m·ª•c v·ªõi project**

Ph·∫ßn 2 : Th√¥ng tin v·ªÅ linh ki√™n s·ª≠ d·ª•ng , gi·∫£i th√≠ch v·ªÅ s∆° ƒë·ªì nguy√™n l√Ω v√† m·∫°ch in

Th√¥ng tin v·ªÅ linh ki·ªán s·ª≠ d·ª•ng : 
Th·∫ßy h√£y ƒë·ªçc file LINHKIENSUDUNG.md ƒë·ªÉ bi·∫øt th√¥ng tin chi ti·∫øt v·ªÅ linh ki·ªán :
https://github.com/zijn26/ESP32-DS-RV-26/blob/main/LINHKIENSUDUNG.md
Th√¥ng tin v·ªÅ s∆° ƒë·ªì m·∫°ch v√† layout PCB , th√†y h√£y ƒë·ªçc file GIAITHICH.md :
https://github.com/zijn26/ESP32-DS-RV-26/blob/main/GIAITHICH.md


