// TODO 
// Remap registers to inputs and macro defs
// delete VLs
// vaQ is vaQ4, shd thbe changed in ZGoPrint ?
// Removed - V12, T_6, V4, V5, V10, V16, V15, V26, V17, V14, V23, V25, V19, V6, V7, V0, V1, V2, V21, V24, V22, V13
// Removed useful -  V5, V10, V14, V6, V7, V13
 [ -- m0,--,m1,m2,m3,m4,m5,r_0,r_1,r_2,r5_1,r5_2,h0_0,h1_0,h2_0,h0_1,h1_1,h2_1,t_0,t_1--,t_2--,t_3--,t_4--,t_5--,t_6--,t_7,t_8--,t_9,ex0,ex1,ex2,T_0
//
#define MAIN(m0, m1, m2, m3, m4, m5, r_0, r_1, r_2, r5_1, r5_2, h0_0, h1_0, h2_0, h0_1, h1_1, h2_1)
    VREPIB  $4,T_5
    VGBM    $0x003F,T_2
    VGBM    $0xff3f,T_6
    VREPIB  $2,T_7
    VESRLG  $4,T_2,T_9
    VGBM    $0xff1f,M1
    VESRLG  $4,T_6,M0
    VESLG   $4,h2_0,h2_0
    VESLG   $4,r5_2,r5_2
    VLEIB   $40,$7,r_0
    VPERM   EX1,h0_0,m5,h0_0
    VPERM   EX2,h0_1,m5,h0_1
    VPERM   EX1,r5_2,m4,r5_2
    VESRLG  $4,r5_2,r5_2
    VPERM   EX1,r5_1,m3,EX1
    VPERM   EX2,h2_0,m4,T_2
    VPERM   EX2,h1_0,m3,h2_0
    VPERM   T_8,m2,m5,EX2
    VN      M0,r5_2,r5_2
    VN      M1,EX1,h1_0
    VPERM   T_8,m2,m4,EX1
    VPERM   T_8,m2,m3,r5_1
    VPERM   EX0,m2,m5,T_8
    VESRLG  $4,T_2,T_6
    VN      M1,h2_0,M1
    VPERM   EX0,m2,m4,T_2
    VPERM   EX0,m2,m3,h2_0
    VN      M0,h0_0,EX0
    VN      r_2,EX2,EX2
    VMSLG   r5_2,h1_1,m2,h0_0
    VLEIB   $10,$1,h1_0
    VN      r_1,r5_1,r5_1
    VN      M0,h0_1,h0_1
    VN      M0,T_6,M0
    VESRLG  $4,T_2,T_2
    VN      r_1,h2_0,h2_0
    VMSLG   EX0,T_3,EX2,r_1
    VMSLG   h1_0,h2_1,m2,EX2
    VN      r_2,EX1,EX1
    VN      r_2,T_8,T_8
    VN      r_2,T_2,r_2
    VMSLG   EX0,T_1,EX1,EX1
    VLEIB   $10,$1,T_2
    VMSLG   r5_2,T_3,m2,r5_1
    VMSLG   EX0,T_0,T_2,T_2
    VMSLG   h1_0,h1_1,m2,EX0
    VMSLG   h1_0,T_3,T_2,h1_0
    VMSLG   r5_2,T_1,m2,r5_2
    VMSLG   h0_1,T_3,T_8,T_2
    VMSLG   M0,h1_1,m2,T_8
    VLEIB   $10,$1,h2_0
    VLEIB   $10,$1,M1
    VMSLG   h0_1,T_1,r_2,T_6
    VMSLG   M0,V2,m2,r_2
    VMSLG   h0_1,T_0,h2_0,h0_1
    VMSLG   M0,T_1,m2,M0
    VAQ     EX1,r5_1,h2_0
    VMSLG   M1,h2_1,m2,EX1
    VAQ     T_6,r_2,r_2
    VMSLG   M1,h1_1,m2,m2
    VMSLG   M1,T_3,h0_1,M1
    VAQ     h2_0,EX0,EX0
    VESRLG  $2,T_9,h0_1
    VAQ     h1_0,r5_2,r5_2
    VAQ     r_2,m2,m2
    VAQ     M1,M0,r_2
    VAQ     r_1,h0_0,r_1
    VN      T_9,EX0,h0_0
    VSRLB   r_0,EX0,M0
    VN      h0_1,r5_2,M1
    VSRLB   r_0,r5_2,r5_2
    VAQ     T_2,T_8,h1_0
    VN      T_9,m2,T_8
    VSRLB   r_0,m2,EX0
    VN      h0_1,r_2,m2
    VSRLB   r_0,r_2,r_2
    VAQ     r_1,EX2,EX2
    VSRL    T_5,M0,r_1
    VSRL    T_7,r5_2,r5_2
    VAQ     h1_0,EX1,M0
    VSRL    T_5,EX0,EX1
    VSRL    T_7,r_2,r_2
    VSRLB   r_0,EX2,h1_0
    VAQ     r_1,M1,r_1
    VESLG   $2,r5_2,M1
    VN      T_9,EX2,EX2
    VSRLB   r_0,M0,EX0
    VAQ     EX1,m2,m2
    VESLG   $2,r_2,EX1
    VN      T_9,M0,M0
    VSRL    T_5,h1_0,h2_0
    VN      h0_1,r_1,h1_0
    VAQ     r5_2,M1,r5_2
    VSRLB   r_0,r_1,r_1
    VSRL    T_5,EX0,M1
    VN      h0_1,m2,h0_1
    VAQ     r_2,EX1,r_2
    VSRLB   r_0,m2,m2
    VAQ     h2_0,h0_0,h0_0
    VAQ     r5_2,EX2,EX2
    VSRL    T_7,r_1,r_1
    VAQ     M1,T_8,r5_2
    VAQ     r_2,M0,r_2
    VSRL    T_7,m2,T_7
    VSRLB   r_0,h0_0,M1
    VSRLB   r_0,EX2,m2
    VN      T_9,h0_0,h0_0
    VESLG   $2,r_1,M0
    VN      T_9,EX2,EX2
    VSRLB   r_0,r5_2,T_8
    VSRLB   r_0,r_2,r_0
    VN      T_9,r5_2,r5_2
    VESLG   $2,T_7,EX1
    VN      T_9,r_2,T_9
    VSRL    T_5,M1,r_2
    VSRL    T_5,m2,m2
    VAQ     r_1,M0,r_1
    VSRL    T_5,T_8,M1
    VSRL    T_5,r_0,T_5
    VAQ     T_7,EX1,r_0
    VAQ     r_2,h1_0,T_7
    VAQ     m2,h0_0,m2
    VAQ     r_1,EX2,EX2
    VAQ     M1,h0_1,h0_0
    VAQ     T_5,r5_2,T_5
    VAQ     r_0,T_9,T_9
