{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563398985606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563398985636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 14:29:45 2019 " "Processing started: Wed Jul 17 14:29:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563398985636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563398985636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563398985636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563398986576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563398986576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog6.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_to_bus " "Found entity 1: wire_to_bus" {  } { { "Verilog6.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563398997950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563398997950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "realbustowire.v 1 1 " "Found 1 design units, including 1 entities, in source file realbustowire.v" { { "Info" "ISGN_ENTITY_NAME" "1 realbustowire " "Found entity 1: realbustowire" {  } { { "realbustowire.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563398997960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563398997960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "realwiretobus.v 1 1 " "Found 1 design units, including 1 entities, in source file realwiretobus.v" { { "Info" "ISGN_ENTITY_NAME" "1 realwiretobus " "Found entity 1: realwiretobus" {  } { { "realwiretobus.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563398997980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563398997980 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab6.bdf 1 1 " "Using design file lab6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563398998290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563398998290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563398998300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab5_display.v 1 1 " "Using design file lab5_display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_display " "Found entity 1: Lab5_display" {  } { { "lab5_display.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab5_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563398998360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563398998360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_display Lab5_display:inst2 " "Elaborating entity \"Lab5_display\" for hierarchy \"Lab5_display:inst2\"" {  } { { "lab6.bdf" "inst2" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 440 792 976 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998360 ""}
{ "Warning" "WSGN_SEARCH_FILE" "myalu4.v 1 1 " "Using design file myalu4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 myALU4 " "Found entity 1: myALU4" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563398998419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563398998419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALU4 myALU4:inst " "Elaborating entity \"myALU4\" for hierarchy \"myALU4:inst\"" {  } { { "lab6.bdf" "inst" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 136 744 904 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998419 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B myalu4.v(18) " "Verilog HDL Always Construct warning at myalu4.v(18): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563398998429 "|lab6|myALU4:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B myalu4.v(21) " "Verilog HDL Always Construct warning at myalu4.v(21): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563398998429 "|lab6|myALU4:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C0 myalu4.v(22) " "Verilog HDL Always Construct warning at myalu4.v(22): variable \"C0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563398998429 "|lab6|myALU4:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B myalu4.v(25) " "Verilog HDL Always Construct warning at myalu4.v(25): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563398998429 "|lab6|myALU4:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C0 myalu4.v(30) " "Verilog HDL Always Construct warning at myalu4.v(30): variable \"C0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563398998429 "|lab6|myALU4:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C0 myalu4.v(38) " "Verilog HDL Always Construct warning at myalu4.v(38): variable \"C0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563398998429 "|lab6|myALU4:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C0 myalu4.v(42) " "Verilog HDL Always Construct warning at myalu4.v(42): variable \"C0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563398998429 "|lab6|myALU4:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B myalu4.v(45) " "Verilog HDL Always Construct warning at myalu4.v(45): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563398998429 "|lab6|myALU4:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C0 myalu4.v(46) " "Verilog HDL Always Construct warning at myalu4.v(46): variable \"C0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "myalu4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563398998429 "|lab6|myALU4:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "myadder4.v 1 1 " "Using design file myadder4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 myadder4 " "Found entity 1: myadder4" {  } { { "myadder4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myadder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563398998629 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563398998629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myadder4 myALU4:inst\|myadder4:u1 " "Elaborating entity \"myadder4\" for hierarchy \"myALU4:inst\|myadder4:u1\"" {  } { { "myalu4.v" "u1" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myalu4.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998629 ""}
{ "Warning" "WSGN_SEARCH_FILE" "myfulladd.v 1 1 " "Using design file myfulladd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 myfulladd " "Found entity 1: myfulladd" {  } { { "myfulladd.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myfulladd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563398998699 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563398998699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfulladd myALU4:inst\|myadder4:u1\|myfulladd:u1 " "Elaborating entity \"myfulladd\" for hierarchy \"myALU4:inst\|myadder4:u1\|myfulladd:u1\"" {  } { { "myadder4.v" "u1" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/myadder4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst6\"" {  } { { "lab6.bdf" "inst6" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 768 1016 1128 856 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst6 " "Elaborated megafunction instantiation \"BUSMUX:inst6\"" {  } { { "lab6.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 768 1016 1128 856 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst6 " "Instantiated megafunction \"BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563398998789 ""}  } { { "lab6.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 768 1016 1128 856 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563398998789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/apps/intelfpga_lite/17.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst6\|lpm_mux:\$00000 BUSMUX:inst6 " "Elaborated megafunction instantiation \"BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/apps/intelfpga_lite/17.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "lab6.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 768 1016 1128 856 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_arc.tdf 1 1 " "Using design file db/mux_arc.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "mux_arc.tdf" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563398998959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563398998959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/apps/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "realbustowire realbustowire:inst11 " "Elaborating entity \"realbustowire\" for hierarchy \"realbustowire:inst11\"" {  } { { "lab6.bdf" "inst11" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 776 144 288 888 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398998999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "realwiretobus realwiretobus:inst9 " "Elaborating entity \"realwiretobus\" for hierarchy \"realwiretobus:inst9\"" {  } { { "lab6.bdf" "inst9" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 840 688 832 952 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398999019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dff 8dff:inst5 " "Elaborating entity \"8dff\" for hierarchy \"8dff:inst5\"" {  } { { "lab6.bdf" "inst5" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 432 568 688 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398999089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "8dff:inst5 " "Elaborated megafunction instantiation \"8dff:inst5\"" {  } { { "lab6.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/lab6.bdf" { { 432 568 688 656 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563398999099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563399000458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563399001638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563399001638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563399002527 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563399002527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563399002527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563399002527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563399002937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 14:30:02 2019 " "Processing ended: Wed Jul 17 14:30:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563399002937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563399002937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563399002937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563399002937 ""}
