
*** Running vivado
    with args -log design_1_postprocess_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_postprocess_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_postprocess_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/lsriw/SR/KocurPawel/git_ycbcr/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/KocurPawel/git_ycbcr/ip_repos'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:main:1.0'. The one found in IP location '/home/lsriw/SR/KocurPawel/git_ycbcr/ip_repos/rgb2ycbcr3' will take precedence over the same IP in locations: 
   /home/lsriw/SR/KocurPawel/git_ycbcr/ip_repos/rgb2ycbcr
   /home/lsriw/SR/KocurPawel/git_ycbcr/ip_repos/rgb2ycbcr2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_postprocess_0_0
Command: synth_design -top design_1_postprocess_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7412
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3214.043 ; gain = 235.742 ; free physical = 52642 ; free virtual = 58599
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.167; parent = 2433.780; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4200.453; parent = 3219.984; children = 980.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_postprocess_0_0' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_postprocess_0_0/synth/design_1_postprocess_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'postprocess' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/postprocess.v:23]
INFO: [Synth 8-6155] done synthesizing module 'postprocess' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/postprocess.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_postprocess_0_0' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_postprocess_0_0/synth/design_1_postprocess_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3285.949 ; gain = 307.648 ; free physical = 52592 ; free virtual = 58552
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.167; parent = 2433.780; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4266.422; parent = 3285.953; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3300.793 ; gain = 322.492 ; free physical = 52592 ; free virtual = 58552
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.167; parent = 2433.780; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4281.266; parent = 3300.797; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3300.793 ; gain = 322.492 ; free physical = 52592 ; free virtual = 58552
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.167; parent = 2433.780; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4281.266; parent = 3300.797; children = 980.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3300.793 ; gain = 0.000 ; free physical = 52592 ; free virtual = 58552
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3376.699 ; gain = 0.000 ; free physical = 52624 ; free virtual = 58594
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3382.637 ; gain = 5.938 ; free physical = 52624 ; free virtual = 58594
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3382.637 ; gain = 404.336 ; free physical = 52705 ; free virtual = 58676
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.167; parent = 2433.780; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4331.094; parent = 3350.625; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3382.637 ; gain = 404.336 ; free physical = 52712 ; free virtual = 58683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.167; parent = 2433.780; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4331.094; parent = 3350.625; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3382.637 ; gain = 404.336 ; free physical = 52713 ; free virtual = 58684
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.167; parent = 2433.780; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4331.094; parent = 3350.625; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3382.637 ; gain = 404.336 ; free physical = 52713 ; free virtual = 58685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.167; parent = 2433.780; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4331.094; parent = 3350.625; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_postprocess_0_0 has an empty top module
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_postprocess_0_0 has port video_out[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3382.637 ; gain = 404.336 ; free physical = 52723 ; free virtual = 58698
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.167; parent = 2433.780; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4331.094; parent = 3350.625; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3824.152 ; gain = 845.852 ; free physical = 52393 ; free virtual = 58413
Synthesis current peak Physical Memory [PSS] (MB): peak = 3183.751; parent = 2978.396; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4804.625; parent = 3824.156; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3824.152 ; gain = 845.852 ; free physical = 52394 ; free virtual = 58414
Synthesis current peak Physical Memory [PSS] (MB): peak = 3183.813; parent = 2978.458; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4804.625; parent = 3824.156; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3843.184 ; gain = 864.883 ; free physical = 52370 ; free virtual = 58391
Synthesis current peak Physical Memory [PSS] (MB): peak = 3184.646; parent = 2979.290; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4823.656; parent = 3843.188; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3849.121 ; gain = 870.820 ; free physical = 52398 ; free virtual = 58418
Synthesis current peak Physical Memory [PSS] (MB): peak = 3184.837; parent = 2979.481; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4829.594; parent = 3849.125; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3849.121 ; gain = 870.820 ; free physical = 52398 ; free virtual = 58418
Synthesis current peak Physical Memory [PSS] (MB): peak = 3184.853; parent = 2979.497; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4829.594; parent = 3849.125; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3849.121 ; gain = 870.820 ; free physical = 52398 ; free virtual = 58418
Synthesis current peak Physical Memory [PSS] (MB): peak = 3184.868; parent = 2979.513; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4829.594; parent = 3849.125; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3849.121 ; gain = 870.820 ; free physical = 52398 ; free virtual = 58418
Synthesis current peak Physical Memory [PSS] (MB): peak = 3184.931; parent = 2979.575; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4829.594; parent = 3849.125; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3849.121 ; gain = 870.820 ; free physical = 52398 ; free virtual = 58418
Synthesis current peak Physical Memory [PSS] (MB): peak = 3184.946; parent = 2979.591; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4829.594; parent = 3849.125; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3849.121 ; gain = 870.820 ; free physical = 52398 ; free virtual = 58418
Synthesis current peak Physical Memory [PSS] (MB): peak = 3184.962; parent = 2979.606; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4829.594; parent = 3849.125; children = 980.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3849.121 ; gain = 870.820 ; free physical = 52398 ; free virtual = 58418
Synthesis current peak Physical Memory [PSS] (MB): peak = 3184.997; parent = 2979.642; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4829.594; parent = 3849.125; children = 980.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3849.121 ; gain = 788.977 ; free physical = 52403 ; free virtual = 58423
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3849.129 ; gain = 870.820 ; free physical = 52403 ; free virtual = 58423
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3849.129 ; gain = 0.000 ; free physical = 52403 ; free virtual = 58425
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3882.809 ; gain = 0.000 ; free physical = 52508 ; free virtual = 58530
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 70f5971d
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3896.746 ; gain = 1825.652 ; free physical = 52557 ; free virtual = 58580
INFO: [Common 17-1381] The checkpoint '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_postprocess_0_0_synth_1/design_1_postprocess_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_postprocess_0_0, cache-ID = 9270c3f61468aca4
INFO: [Common 17-1381] The checkpoint '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_postprocess_0_0_synth_1/design_1_postprocess_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_postprocess_0_0_utilization_synth.rpt -pb design_1_postprocess_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  8 10:53:19 2025...
