// Seed: 3754703186
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output wire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wire id_9,
    input uwire id_10,
    output supply1 id_11
);
  logic id_13;
  assign module_1.id_21 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output wand id_2,
    input uwire id_3,
    input wand id_4,
    output tri1 id_5,
    input wire id_6,
    output wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    output logic id_11,
    input supply1 id_12,
    input tri id_13,
    output tri0 id_14,
    input tri0 id_15,
    input wand id_16,
    input wire id_17,
    input wor id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    input supply0 id_22,
    input uwire id_23,
    input supply1 id_24,
    input supply0 id_25,
    output supply1 id_26,
    output supply0 id_27
);
  initial id_11 = !id_25;
  module_0 modCall_1 (
      id_8,
      id_25,
      id_14,
      id_18,
      id_9,
      id_21,
      id_3,
      id_20,
      id_18,
      id_26,
      id_16,
      id_7
  );
endmodule
