category,description,date,number,author,tags,title,additions,deletions,changed files
metaschedule,,2022-09-21T00:32:12Z,https://github.com/apache/tvm/pull/12845,masahi,metaschedule,[Metaschedule] MultiLevelTiling for wide vector architectures,307,12,7
containers,,2022-09-20T20:49:46Z,https://github.com/apache/tvm/pull/12692,Lunderberg,containers,[Containers] Add Array::Map,353,125,18
hexagon,,2022-09-20T19:38:04Z,https://github.com/apache/tvm/pull/12785,adstraw,hexagon,[Hexagon] 2-Stage Pipeline; Lower Async TIR primitives to Hexagon User DMA,367,7,10
metaschedule,,2022-09-20T00:20:53Z,https://github.com/apache/tvm/pull/12838,zxybazh,metaschedule,[MetaSchedule] PyDatabase Complete Function Reload Support,365,3,4
metaschedule,,2022-09-19T17:04:16Z,https://github.com/apache/tvm/pull/12759,vinx13,metaschedule,[MetaSchedule] Support padding for irregular shapes for CUDA tensor core,242,28,9
hexagon,,2022-09-19T17:01:29Z,https://github.com/apache/tvm/pull/12654,nverke,hexagon,[Hexagon] Create test examples to show parallelization,389,0,2
tir,,2022-09-19T13:20:33Z,https://github.com/apache/tvm/pull/12720,Lunderberg,tir,[TIR] Implement API for padded layout transformations,1408,67,17
tvmscript,,2022-09-18T18:51:23Z,https://github.com/apache/tvm/pull/12831,cyx-6,tvmscript,[TVMScript] IRBuilder methods for `Stmt`,1061,14,8
tvmscript,,2022-09-18T02:18:01Z,https://github.com/apache/tvm/pull/12830,cyx-6,tvmscript,[TVMScript] IRBuilder methods for `Stmt`,486,0,7
tvmscript,,2022-09-17T20:54:01Z,https://github.com/apache/tvm/pull/12829,yelite,tvmscript,[TVMScript] Add more helper functions to the printer infra ,228,62,9
tir,,2022-09-17T01:13:58Z,https://github.com/apache/tvm/pull/12797,vinx13,tir,[TIR] Construct the inverse in SuggestIndexMap,188,21,5
tir,,2022-09-17T01:11:31Z,https://github.com/apache/tvm/pull/12827,MasterJH5574,tir,[TIR] Support pattern matching argmax/argmin generated by TOPI,233,57,2
tvmscript,,2022-09-17T01:11:06Z,https://github.com/apache/tvm/pull/12815,cyx-6,tvmscript,[TVMScript] IRBuilder methods for `Block`,442,52,10
testing,,2022-09-16T22:01:11Z,https://github.com/apache/tvm/pull/12778,Lunderberg,testing,[Testing] Add decorator tvm.testing.requires_cuda_compute_version,71,161,6
ci,,2022-09-16T20:29:57Z,https://github.com/apache/tvm/pull/12695,driazati,ci,[ci] Add bot to post welcome comment,741,283,13
tvmscript,,2022-09-16T06:29:17Z,https://github.com/apache/tvm/pull/12808,cyx-6,tvmscript,[TVMScript] IRBuilder methods for `Axis`,334,1,4
,,2022-09-16T06:28:45Z,https://github.com/apache/tvm/pull/12805,junrushao,"metaschedule, test",[MetaSchedule][Test] MLT uses SEqual tests,1961,1383,10
metaschedule,,2022-09-16T05:01:33Z,https://github.com/apache/tvm/pull/12796,zxybazh,metaschedule,[MetaSchedule] Enable Clone Function for Task-Level Classes,675,186,48
tvmscript,,2022-09-15T23:39:58Z,https://github.com/apache/tvm/pull/12786,cyx-6,tvmscript,[TVMScript] IRBuilder methods for `For`,422,0,7
ci,,2022-09-15T22:20:24Z,https://github.com/apache/tvm/pull/12773,driazati,ci,[ci] Add retries to docker push,223,1443,8
,,2022-09-15T21:02:22Z,https://github.com/apache/tvm/pull/12534,PhilippvK,"docker, ci, risc-v",[Docker][CI][RISC-V] Build riscv-isa-sim (spike) in ci_riscv Docker image to enable RISC-V unit testing,288,24,10
,,2022-09-15T20:15:10Z,https://github.com/apache/tvm/pull/12750,vinx13,"tir, schedule","[TIR, Schedule] Add schedule primitive PadEinsum",841,40,15
,,2022-09-15T11:39:20Z,https://github.com/apache/tvm/pull/12784,Lunderberg,"arith, refactor",[Arith][Refactor] Return Optional<PrimExpr> from TryConstFold,99,140,7
,,2022-09-14T21:24:14Z,https://github.com/apache/tvm/pull/11639,MasterJH5574,"tir, meta-schedule",[TIR][Meta-Schedule] Tuple-reduction scheduling support,2314,850,10
tvmscript,,2022-09-14T19:36:10Z,https://github.com/apache/tvm/pull/12755,cyx-6,tvmscript,[TVMScript] IRBuilder methods for `PrimFunc`,1022,3,5
openclml,,2022-09-14T09:48:03Z,https://github.com/apache/tvm/pull/12762,srkreddy1238,openclml,[OpenCLML] More ops and network coverage,529,108,6
aot,,2022-09-14T09:25:45Z,https://github.com/apache/tvm/pull/12550,mbaret,aot,[AOT] Add AOTLowerMain pass to lower a Relay main into TIR,1572,13,10
hexagon,,2022-09-13T21:23:35Z,https://github.com/apache/tvm/pull/12667,nverke,hexagon,[Hexagon] Create tests to showcase vtcm loading capabilities on Hexagon. ,723,5,5
,,2022-09-13T09:20:30Z,https://github.com/apache/tvm/pull/12764,junrushao,"metaschedule, test",[MetaSchedule][Test] Migrate `check_trace` to `check_sketch`,718,353,5
,,2022-09-12T23:42:40Z,https://github.com/apache/tvm/pull/12758,junrushao,"metaschedule, testing",[MetaSchedule][Testing] Migrate Add-RFactor to use SEqual,109,66,5
hexagon,,2022-09-12T19:14:40Z,https://github.com/apache/tvm/pull/12204,quic-sanirudh,hexagon,[Hexagon] Add Hand written HVX conv2d,1477,0,6
,,2022-09-12T16:23:44Z,https://github.com/apache/tvm/pull/12663,areusch,,Always install into a python venv in ci containers,875,157,22
tvmscript,,2022-09-12T08:00:29Z,https://github.com/apache/tvm/pull/12748,cyx-6,tvmscript,[TVMScript] Base IRBuilder methods for `Block`,180,0,8
,,2022-09-09T21:21:23Z,https://github.com/apache/tvm/pull/12606,trahman-quic,"topi, hexagon",[TOPI][Hexagon] Implement quantized elementwise for hexagon,463,26,3
,,2022-09-09T19:10:50Z,https://github.com/apache/tvm/pull/12515,wrongtest-intellif,"tir, arith",[TIR][Arith] Add more strict checking in imm construction and folding.,743,36,13
opencl,,2022-09-09T19:01:53Z,https://github.com/apache/tvm/pull/12490,valmat07,opencl,[OpenCL] Enable OpenCL for GPU tests,112,167,14
tvmscript,,2022-09-09T18:54:38Z,https://github.com/apache/tvm/pull/12745,cyx-6,tvmscript,[TVMScript] Base IRBuilder methods for `PrimFunc`,561,0,14
,,2022-09-09T01:51:32Z,https://github.com/apache/tvm/pull/12717,vinx13,"tir, schedule","[TIR, Schedule] Check consumer in-bound and covered in reverse_compute_inline",178,14,2
tir,,2022-09-08T15:02:42Z,https://github.com/apache/tvm/pull/12652,Lunderberg,tir,[TIR] Handle axis_separators during FlattenBuffer,417,231,4
,,2022-09-08T05:16:46Z,https://github.com/apache/tvm/pull/12448,guberti,,Add Arm DSP implementation of Depthwise Conv2D,491,0,5
openclml,,2022-09-08T04:58:17Z,https://github.com/apache/tvm/pull/12711,srkreddy1238,openclml,[OpenCLML] CLML Profiling fixes corresponding to OpenCL Timer recent â€¦,80,93,4
ci,,2022-09-07T20:17:12Z,https://github.com/apache/tvm/pull/12473,driazati,ci,[ci] Re-balance shards,567,878,5
tvmscript,,2022-09-07T19:17:59Z,https://github.com/apache/tvm/pull/12694,cyx-6,tvmscript,[TVMScript] IRBuilder methods for `IRModule`,325,0,9
,,2022-09-07T14:29:54Z,https://github.com/apache/tvm/pull/12677,avquicinc,"hexagon, topi",[HEXAGON] [TOPI] Dequantize,229,0,5
ethosn,,2022-09-07T09:05:52Z,https://github.com/apache/tvm/pull/12674,lhutton1,ethosn,[ETHOSN] Add support for transpose convolution,487,33,9
ethosn,,2022-09-05T08:27:03Z,https://github.com/apache/tvm/pull/12688,lhutton1,ethosn,[ETHOSN] Use pytest parameterization for integration tests,492,465,9
,,2022-09-02T21:27:45Z,https://github.com/apache/tvm/pull/12685,junrushao,"autotvm, testing",[AutoTVM][Testing] Add `tune_relay` scripts,280,0,2
,,2022-09-02T16:44:22Z,https://github.com/apache/tvm/pull/12361,driazati,"ci, tvmbot",[ci][tvmbot] Trigger GitHub Actions after merging,624,2105,16
,,2022-09-02T07:47:38Z,https://github.com/apache/tvm/pull/12643,junrushao,"metaschedule, ux",[MetaSchedule][UX] Convenient Object Creation,198,18,14
metaschedule,,2022-09-01T23:44:42Z,https://github.com/apache/tvm/pull/12628,junrushao,metaschedule,[MetaSchedule] Introduce `Union` and `OrderedUnion` in Database,477,29,10
adreno,,2022-09-01T16:33:15Z,https://github.com/apache/tvm/pull/12537,elvin-n,adreno,[Adreno] Change compute/schedule for ToMixedPrecision pass,218,395,11
hexagon,,2022-09-01T13:31:54Z,https://github.com/apache/tvm/pull/12659,ibsidorenko,hexagon,[Hexagon] Implement fixed_point_multiply op through intrinsics.,216,3,4
relay,,2022-09-01T10:32:42Z,https://github.com/apache/tvm/pull/12646,sisleyli,relay,[Relay] Extract intermediate node by its expression ID,256,0,3
ethosn,,2022-09-01T07:10:55Z,https://github.com/apache/tvm/pull/12649,NicolaLancellotti,ethosn,[ETHOSN] Fix tests pylint errors,158,82,20
ci,,2022-08-31T23:10:07Z,https://github.com/apache/tvm/pull/12367,driazati,ci,[ci] Add linter for PR title and body,192,4,4
,,2022-08-31T16:41:41Z,https://github.com/apache/tvm/pull/12412,vinx13,"tir, tvmscript","[TIR, TVMScript] Update printer / parser to make T.allocate return buffer var",804,590,32
refactor,,2022-08-29T09:29:24Z,https://github.com/apache/tvm/pull/12610,Lunderberg,refactor,[Refactor] Replace std::tie with structured bindings,105,185,35
metaschedule,,2022-08-29T07:34:11Z,https://github.com/apache/tvm/pull/12626,junrushao,metaschedule,[MetaSchedule] Introduce `ScheduleFnDatabase`,226,135,13
tir,,2022-08-27T18:14:58Z,https://github.com/apache/tvm/pull/12623,cyx-6,tir,[TIR] Expose MMA-related PTX builtins,363,0,3
,,2022-08-27T03:20:42Z,https://github.com/apache/tvm/pull/12520,junrushao,"metaschedule, ux",[MetaSchedule][UX] Make `Database` with-able,511,764,27
hexagon,,2022-08-26T21:22:04Z,https://github.com/apache/tvm/pull/12411,adstraw,hexagon,[Hexagon] Asynchronous DMA support,631,53,8
,,2022-08-26T20:59:53Z,https://github.com/apache/tvm/pull/12615,kparzysz-quic,,"Replace '> >' in templates with >>, NFC",128,130,46
tir,,2022-08-26T17:15:54Z,https://github.com/apache/tvm/pull/12607,Lunderberg,tir,[TIR] More hygenic TVM_SREF macros,133,120,30
hexagon,,2022-08-26T17:01:24Z,https://github.com/apache/tvm/pull/12587,masahi,hexagon,[Hexagon] Initial support for meta schedule tuning,472,7,10
,,2022-08-26T11:42:57Z,https://github.com/apache/tvm/pull/12450,yincs-intellif,"tir, schedule",[TIR][Schedule] enhance compute_at and reverse_compute_at primitive to choose possible position,308,99,12
tir,,2022-08-26T09:30:38Z,https://github.com/apache/tvm/pull/12611,cyx-6,tir,[TIR] Expose Memory Copy-Related PTX Builtins,140,26,3
runtime,,2022-08-25T20:05:09Z,https://github.com/apache/tvm/pull/12586,jwfromm,runtime,[Runtime] Change default alignment to 64 bytes.,303,299,24
ethosn,,2022-08-25T16:17:22Z,https://github.com/apache/tvm/pull/12531,lhutton1,ethosn,[ETHOSN] Support conversion of add to depthwise,377,101,7
ci,,2022-08-25T15:43:06Z,https://github.com/apache/tvm/pull/12436,gigiblender,ci,[CI] Assert some unittests are not skipped in CI,456,0,3
tir,,2022-08-25T10:03:27Z,https://github.com/apache/tvm/pull/12589,cyx-6,tir,[TIR] Expose WMMA-related TensorCore builtins,286,0,3
metaschedule,,2022-08-25T06:28:54Z,https://github.com/apache/tvm/pull/12544,vinx13,metaschedule,[MetaSchedule] Add software pipeline in CUDA tensor core auto tensorization,255,2,6
,,2022-08-24T18:55:50Z,https://github.com/apache/tvm/pull/12340,jverma-quic,"topi, hexagon",[TOPI][Hexagon] Implement quantized avgpool,625,91,9
ethosn,,2022-08-24T12:45:57Z,https://github.com/apache/tvm/pull/12403,lhutton1,ethosn,[ETHOSN] Support multiply conversion to depthwise,582,18,8
,,2022-08-24T09:44:22Z,https://github.com/apache/tvm/pull/12527,wrongtest-intellif,"tir, compactbufferallocation",[TIR][CompactBufferAllocation] Improve upperbound estimation of buffer compaction,496,220,10
ethosn,,2022-08-24T07:16:45Z,https://github.com/apache/tvm/pull/12535,NicolaLancellotti,ethosn,[ETHOSN] Add support for Resize,237,0,6
target,,2022-08-24T04:02:27Z,https://github.com/apache/tvm/pull/12416,mehrdadh,target,[Target] Remove deprecated parameters from target,80,261,25
autotvm,,2022-08-23T16:32:56Z,https://github.com/apache/tvm/pull/12521,guberti,autotvm,[AutoTVM] Add support for text buffers to ApplyHistoryBest,155,56,4
cmsis-nn,,2022-08-23T09:00:34Z,https://github.com/apache/tvm/pull/12353,ashutosh-arm,cmsis-nn,[CMSIS-NN] Pad fusion with QNN Conv2D,886,35,5
tir,,2022-08-22T20:35:40Z,https://github.com/apache/tvm/pull/12352,tkonolige,tir,[TIR] Add pass to check for out of bounds memory access,237,5,8
llvm,,2022-08-22T19:23:10Z,https://github.com/apache/tvm/pull/12440,kparzysz-quic,llvm,"[LLVM] Add ""cl-opt"" attribute to target_kind ""llvm""",765,54,6
,,2022-08-22T17:02:51Z,https://github.com/apache/tvm/pull/12505,jwfromm,"tir, schedule",[TIR][Schedule] Support for specific consumer block targeting in cache_read,127,30,10
tir,,2022-08-22T15:03:40Z,https://github.com/apache/tvm/pull/12489,masahi,tir,[TIR] Support AllocateConst nodes in TensorIR scheduling flow,267,87,19
ethosn,,2022-08-22T10:31:44Z,https://github.com/apache/tvm/pull/12347,lhutton1,ethosn,[ETHOSN] Remove support for older versions of the driver stack,43,218,15
tvmscript,,2022-08-22T05:10:23Z,https://github.com/apache/tvm/pull/12518,yelite,tvmscript,[TVMScript] Printer: add boolean operators to OperationDoc,124,50,4
tvmscript,,2022-08-21T03:41:42Z,https://github.com/apache/tvm/pull/12462,yelite,tvmscript,[TVMScript] Printer entry point,355,3,11
metaschedule,,2022-08-20T22:11:58Z,https://github.com/apache/tvm/pull/12514,junrushao,metaschedule,[MetaSchedule] Migrate MemoryDatabase to C++,123,45,3
metaschedule,,2022-08-20T22:11:13Z,https://github.com/apache/tvm/pull/12513,junrushao,metaschedule,[MetaSchedule] Implement ScheduleFn as a C++ class,137,75,7
,,2022-08-20T22:10:19Z,https://github.com/apache/tvm/pull/12507,junrushao,"tir, schedule, ux",[TIR][Schedule][UX] Beautify TIR Trace Printing,118,56,6
fix,,2022-08-19T23:31:30Z,https://github.com/apache/tvm/pull/11503,Yulv-git,fix,[Fix] Fix some typos.,113,115,84
cmsis-nn,,2022-08-18T22:11:04Z,https://github.com/apache/tvm/pull/12320,Mousius,cmsis-nn,[CMSIS-NN] Re-use CPU Target Parser,95,178,9
,,2022-08-18T14:05:55Z,https://github.com/apache/tvm/pull/12441,areusch,,Add RISC-V build/test pipeline to Jenkins.,331,50,7
tvmscript,,2022-08-18T12:43:00Z,https://github.com/apache/tvm/pull/12482,cyx-6,tvmscript,"[TVMScript] IRBuilder, IRBuilderFrame base class",678,0,6
,,2022-08-17T21:04:12Z,https://github.com/apache/tvm/pull/12478,mehrdadh,"skip ci, microtvm",[skip ci][microTVM] Add pytest-xdist to pyproject.toml,165,508,3
tir,,2022-08-17T19:06:19Z,https://github.com/apache/tvm/pull/12468,cyx-6,tir,[TIR] Expose TVM Backend API-related Builtins and Misc,198,5,3
tvm pytorch integration,,2022-08-17T08:33:37Z,https://github.com/apache/tvm/pull/12232,juda,tvm pytorch integration,[TVM PyTorch Integration] libstdc++ CXX11 ABI Compatibility & boolean tensor support,844,279,10
tvmscript,,2022-08-16T21:06:29Z,https://github.com/apache/tvm/pull/12396,yelite,tvmscript,[TVMScript] Printer IRDocsifier,761,0,9
,,2022-08-16T15:43:34Z,https://github.com/apache/tvm/pull/12443,kparzysz-quic,,"Use std::optional instead of dmlc::optional, NFC",85,106,11
ethosn,,2022-08-16T09:17:17Z,https://github.com/apache/tvm/pull/12384,NicolaLancellotti,ethosn,[ETHOSN] Add support for Requantize,183,0,6
microtvm,,2022-08-15T23:01:04Z,https://github.com/apache/tvm/pull/12125,mkatanbaf,microtvm,[microTVM] Zephyr: Add support for FVP,590,62,13
tvmscript,,2022-08-13T20:04:39Z,https://github.com/apache/tvm/pull/12336,yelite,tvmscript,[TVMScript] Printer VarTable,617,0,5
tir,,2022-08-13T08:06:50Z,https://github.com/apache/tvm/pull/12355,vinx13,tir,[TIR] Add pass ManifestSharedMemoryLocalStage,443,1,7
,,2022-08-12T23:01:55Z,https://github.com/apache/tvm/pull/12028,blackkker,"pylint, part 1",[Pylint] Making frontend tests pylint compliant [part 1],1968,1383,15
profiler,,2022-08-12T16:26:38Z,https://github.com/apache/tvm/pull/12382,echuraev,profiler,[Profiler] Fix graph_executor_debug hang,159,61,11
target,,2022-08-12T15:31:34Z,https://github.com/apache/tvm/pull/12319,Mousius,target,[Target] Add Target Parser for Arm(R) Cortex(R) M-Profile CPUs,550,5,13
micronpu,,2022-08-12T15:20:08Z,https://github.com/apache/tvm/pull/11591,ekalda,micronpu,[microNPU] Reorder copies and computes based on the cycle count,381,23,4
tvmscript,,2022-08-12T03:22:37Z,https://github.com/apache/tvm/pull/12366,yelite,tvmscript,[TVMScript] Printer Frame,331,0,4
,,2022-08-12T02:53:39Z,https://github.com/apache/tvm/pull/12286,echuraev,"adreno, opencl",[Adreno][OpenCL] Get rid of extra memory copy,312,63,11
,,2022-08-11T22:54:25Z,https://github.com/apache/tvm/pull/11832,driazati,"ci, docker",[ci][docker] Tag tlcpackstaging images to tlcpack,291,73,3
,,2022-08-11T18:25:28Z,https://github.com/apache/tvm/pull/12178,gigiblender,,Build and test TVM under minimal configuration,367,14,15
,,2022-08-11T16:18:46Z,https://github.com/apache/tvm/pull/12066,gigiblender,,Unify name mangling in TVM,1052,350,35
tvmscript,,2022-08-11T05:43:54Z,https://github.com/apache/tvm/pull/12344,gbonik,tvmscript,[TVMScript] Text underlining in DocPrinter based on Doc's source_paths,718,17,6
testing,,2022-08-10T21:35:48Z,https://github.com/apache/tvm/pull/11566,driazati,testing,[testing] Remove wrapper from @slow,129,88,5
ci,,2022-08-10T08:58:15Z,https://github.com/apache/tvm/pull/12325,driazati,ci,[ci] De-duplicate retry functions,957,966,3
tvmscript,,2022-08-10T05:34:35Z,https://github.com/apache/tvm/pull/12237,yelite,tvmscript,[TVMScript] Printer Registry,431,0,4
metaschedule,,2022-08-09T21:44:26Z,https://github.com/apache/tvm/pull/12342,jwfromm,metaschedule,[MetaSchedule] Extend tune_tir to support tuning of specific blocks.,171,39,6
uma,,2022-08-09T16:40:55Z,https://github.com/apache/tvm/pull/12087,MichaelJKlaiber,uma,[UMA] UMA v1.0,2605,5,39
,,2022-08-09T16:28:59Z,https://github.com/apache/tvm/pull/12169,cconvey,"hexagon, topi",[hexagon][topi] add sliced max_pool2,586,0,3
,,2022-08-08T17:51:52Z,https://github.com/apache/tvm/pull/12284,jwfromm,"relay, op",[Relay][Op] Multinomial,382,23,12
ci,,2022-08-08T15:24:01Z,https://github.com/apache/tvm/pull/12329,mehrdadh,ci,[CI] Cleanup after renaming ci_qemu,0,155,2
skip ci,,2022-08-08T13:09:12Z,https://github.com/apache/tvm/pull/12334,gigiblender,skip ci,[skip ci] Increase the number of shards for Cortex-M from 4 to 8.,321,21,2
,,2022-08-08T09:16:33Z,https://github.com/apache/tvm/pull/12215,ashutosh-arm,,Pass that removes reshapes post LowerTE,597,27,10
tir,,2022-08-06T00:47:41Z,https://github.com/apache/tvm/pull/12266,Lunderberg,tir,[TIR] Add tir::builtin::undef,296,0,5
tir,,2022-08-05T21:59:01Z,https://github.com/apache/tvm/pull/12300,vinx13,tir,[TIR] Add DeclBuffer IR node and functors,241,2,15
,,2022-08-05T21:13:34Z,https://github.com/apache/tvm/pull/12281,mehrdadh,"microtvm, ci",[microTVM][CI] Rename ci_qemu to ci_cortexm,261,188,13
tir,,2022-08-05T15:43:45Z,https://github.com/apache/tvm/pull/12267,Lunderberg,tir,[TIR] Add tir::builtin::assume,169,0,7
ci,,2022-08-05T13:26:29Z,https://github.com/apache/tvm/pull/12316,mikepapadim,ci,[CI] Increase CPU Intergration tests shards to speedup runtime,340,32,2
tvmscript,,2022-08-05T04:16:00Z,https://github.com/apache/tvm/pull/12299,gbonik,tvmscript,[TVMScript] TracedObject class that simplifies tracing ObjectPaths,750,0,2
,,2022-08-04T18:18:02Z,https://github.com/apache/tvm/pull/12213,zhang-yi-chi,"relay, frontend, onnx",[Relay][Frontend][Onnx] Add RNN operation for ONNX frontend,313,319,2
,,2022-08-04T17:29:15Z,https://github.com/apache/tvm/pull/12295,driazati,"ci, tvmbot",[ci][tvmbot] Enable re-run for GitHub Actions,123,33,4
ethosn,,2022-08-04T13:35:10Z,https://github.com/apache/tvm/pull/12160,lhutton1,ethosn,[ETHOSN] Get buffer sizes from the compiled network,131,78,8
llvm,,2022-08-03T23:16:48Z,https://github.com/apache/tvm/pull/12140,kparzysz-quic,llvm,[LLVM] Create LLVM scope object for use with LLVM libraries,1157,888,17
metaschedule,,2022-08-03T21:42:08Z,https://github.com/apache/tvm/pull/12127,zxybazh,metaschedule,[MetaSchedule] Enhance Conv2d NCHW Winograd Schedule Rules,271,4,3
microtvm,,2022-08-03T17:58:15Z,https://github.com/apache/tvm/pull/12207,mehrdadh,microtvm,[microTVM] Refactor pytest fixtures,221,225,16
ci,,2022-08-03T14:27:10Z,https://github.com/apache/tvm/pull/12221,driazati,ci,[ci] Add retries to S3 uploads/downloads,1378,234,2
tvmscript,,2022-08-03T08:28:59Z,https://github.com/apache/tvm/pull/12101,gbonik,tvmscript,[TVMScript] Add object path tracing to StructuralEqual,969,44,11
release,,2022-08-02T22:56:50Z,https://github.com/apache/tvm/pull/11987,driazati,release,"[release] Follow ups from v0.9.0 - scripts, docs",509,7,6
,,2022-08-02T19:48:59Z,https://github.com/apache/tvm/pull/12124,jwfromm,"relay, op",[Relay][Op] Trilu operator implementation,298,43,13
ci,,2022-08-02T19:04:20Z,https://github.com/apache/tvm/pull/12258,gigiblender,ci,[CI] Shard Qemu python tests,250,73,2
adreno,,2022-08-02T16:10:48Z,https://github.com/apache/tvm/pull/11878,elvin-n,adreno,[Adreno] Add markup pass of relay tensors for static texture planning,1142,19,10
ethosn,,2022-08-02T08:33:10Z,https://github.com/apache/tvm/pull/11759,lhutton1,ethosn,[ETHOSN] Upgrade NPU driver stack to v22.05,139,48,12
pylint,,2022-08-02T02:31:56Z,https://github.com/apache/tvm/pull/12176,quic-sanirudh,pylint,[Pylint] Making hexagon tests pylint compliant Part 2 of N,265,189,9
,,2022-08-02T00:46:35Z,https://github.com/apache/tvm/pull/12264,Lunderberg,"unittest, tir",[UnitTest][TIR] Testing utility for before/after transform tests,291,36,3
,,2022-08-01T22:07:38Z,https://github.com/apache/tvm/pull/12262,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for TBG,270,0,2
,,2022-08-01T12:36:24Z,https://github.com/apache/tvm/pull/12252,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for CBR,268,2,4
,,2022-08-01T07:49:35Z,https://github.com/apache/tvm/pull/12251,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for SFM,798,0,2
tvmscript,,2022-08-01T06:45:44Z,https://github.com/apache/tvm/pull/12148,yelite,tvmscript,[TVMScript] Python Expression Precedence,508,42,6
,,2022-08-01T04:32:30Z,https://github.com/apache/tvm/pull/12250,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for NRM,208,0,2
byoc-dnnl,,2022-08-01T01:32:52Z,https://github.com/apache/tvm/pull/12151,crazydemo,byoc-dnnl,[BYOC-DNNL] add post_sum pattern,164,4,4
,,2022-07-31T23:55:15Z,https://github.com/apache/tvm/pull/12249,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for T2D,267,3,3
,,2022-07-31T10:02:47Z,https://github.com/apache/tvm/pull/12246,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for GRP,265,0,2
,,2022-07-31T04:24:19Z,https://github.com/apache/tvm/pull/12243,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for GMM,205,0,2
tvmscript,,2022-07-31T02:58:08Z,https://github.com/apache/tvm/pull/12244,junrushao,tvmscript,[TVMScript] Doc Definition,1140,0,1
roofline,,2022-07-30T23:35:25Z,https://github.com/apache/tvm/pull/12205,tkonolige,roofline,[ROOFLINE] Add CUDA support to roofline analysis,736,342,10
,,2022-07-30T07:17:03Z,https://github.com/apache/tvm/pull/11037,BBuf,,Deploy the Pretrained Model on Jetson Nano ,248,0,1
,,2022-07-29T19:01:57Z,https://github.com/apache/tvm/pull/12218,arangasa,"topi, hexagon",[TOPI][HEXAGON] Implement depthwise conv2d slice op.,481,0,3
ux,,2022-07-29T17:50:00Z,https://github.com/apache/tvm/pull/12197,ganler,ux,[UX] highlight tvm script,212,0,5
,,2022-07-29T14:20:55Z,https://github.com/apache/tvm/pull/12209,mehrdadh,"microtvm, zephyr, projectapi",[microTVM][Zephyr][projectAPI] Minimize project build commands,86,67,4
,,2022-07-28T18:56:24Z,https://github.com/apache/tvm/pull/12182,mehrdadh,"microtvm, tutorial",[microTVM][tutorial] AOT host-driven tutorial with TFLite model,183,0,3
tir,,2022-07-28T18:13:31Z,https://github.com/apache/tvm/pull/12171,masahi,tir,[TIR] Asynchronous stage in software pipeline,966,69,8
tvmscript,,2022-07-28T05:33:44Z,https://github.com/apache/tvm/pull/12112,yelite,tvmscript,[TVMScript] StmtDoc Printing,906,6,4
tvmscript,,2022-07-27T23:56:15Z,https://github.com/apache/tvm/pull/12111,yelite,tvmscript,[TVMScript] StmtDoc Definitions,1154,37,6
target,,2022-07-27T22:09:16Z,https://github.com/apache/tvm/pull/12152,kparzysz-quic,target,[Target] Improve string interpretation in Target creation,274,70,2
,,2022-07-27T17:35:54Z,https://github.com/apache/tvm/pull/12174,wrongtest-intellif,"tir, schedule",[TIR][Schedule] DecomposePadding,1048,26,12
tvmscript,,2022-07-27T16:27:48Z,https://github.com/apache/tvm/pull/12048,yelite,tvmscript,[TVMScript] ExprDoc,1741,6,8
tir pass,,2022-07-27T06:22:18Z,https://github.com/apache/tvm/pull/12172,FredJia-intellif,tir pass,[TIR Pass] Decouple flatten buffer to lower opaque block and flatten buffer.,615,330,12
,,2022-07-26T08:00:44Z,https://github.com/apache/tvm/pull/11911,juda,,TVM Vertical Integration with PyTorch,1099,3,8
tvmc,,2022-07-25T09:43:00Z,https://github.com/apache/tvm/pull/11427,dchauhan-arm,tvmc,[TVMC] Workspace Pools Parameters,717,5,8
tir,,2022-07-25T06:50:33Z,https://github.com/apache/tvm/pull/12166,Hzfengsy,tir,[TIR] Well-Formed Verifier,235,15,7
,,2022-07-24T21:28:09Z,https://github.com/apache/tvm/pull/12165,avquicinc,"topi, hexagon",[TOPI] [HEXAGON] Tanh Float16 Slice Op,166,0,3
qnn,,2022-07-22T21:33:31Z,https://github.com/apache/tvm/pull/12116,zhaoyang-star,qnn,[QNN] Support different qnn params between in/out tensor in leaky_relu,104,47,5
,,2022-07-22T19:54:24Z,https://github.com/apache/tvm/pull/11557,huajsj,"runtime, pipelineexecutor",[Runtime][PipelineExecutor]  Tutorial of using pipeline executor.,281,9,4
hexagon,,2022-07-22T16:59:57Z,https://github.com/apache/tvm/pull/12149,avquicinc,hexagon,[HEXAGON] QCOM hexagon library (qhl),332,20,7
ethosn,,2022-07-21T15:38:40Z,https://github.com/apache/tvm/pull/11944,lhutton1,ethosn,[ETHOSN] Supply output tensor to issupported checks,217,97,7
,,2022-07-20T09:58:11Z,https://github.com/apache/tvm/pull/12143,wrongtest-intellif,,Fix #12039â€˜s broken cases,281,163,8
,,2022-07-19T23:36:38Z,https://github.com/apache/tvm/pull/12137,gigiblender,"skip ci, arith","[skip ci] Revert ""[Arith] DetectIterMap support overlapped iteration sum""",58,176,8
hexagon,,2022-07-19T20:14:05Z,https://github.com/apache/tvm/pull/11449,arangasa,hexagon,[Hexagon] Slice op relu,189,0,3
,,2022-07-19T16:13:52Z,https://github.com/apache/tvm/pull/12122,vinx13,"metaschedule, testing","[MetaSchedule, Testing] Generalize in/out dtype of testing te workloads",125,158,4
pylint,,2022-07-19T15:20:24Z,https://github.com/apache/tvm/pull/12082,quic-sanirudh,pylint,[Pylint] Making hexagon tests pylint compliant Part 1 of N,347,288,8
arith,,2022-07-19T14:45:11Z,https://github.com/apache/tvm/pull/12039,wrongtest-intellif,arith,[Arith] DetectIterMap support overlapped iteration sum,176,58,8
micronpu,,2022-07-19T07:28:45Z,https://github.com/apache/tvm/pull/12120,lhutton1,micronpu,[microNPU] Add support for hard swish,201,0,4
texture,,2022-07-18T20:39:59Z,https://github.com/apache/tvm/pull/11876,elvin-n,texture,[Texture] Add 2d memory support into static memory planner,363,95,4
tir,,2022-07-18T16:03:54Z,https://github.com/apache/tvm/pull/11973,Lunderberg,tir,[TIR] Moved PrimExpr operator overload from op.h to expr.h,228,201,4
metaschedule,,2022-07-16T04:17:31Z,https://github.com/apache/tvm/pull/12113,vinx13,metaschedule,[MetaSchedule] Allow MultiLevelTilingTensorCore rule to specify multiple tensor intrin groups,260,109,5
collage,,2022-07-15T18:04:33Z,https://github.com/apache/tvm/pull/12105,mbs-octoml,collage,[Collage] PruneCandidates and demo_collage_partition.py,5272,127,13
relay,,2022-07-15T15:27:35Z,https://github.com/apache/tvm/pull/12095,mbs-octoml,relay,[Relay] Allow Primitive functions to carry virtual device annotations in PlanDevices,168,57,8
collage,,2022-07-14T21:30:44Z,https://github.com/apache/tvm/pull/12086,mbs-octoml,collage,[Collage] CollagePartition pass,1854,14,18
metaschedule,,2022-07-14T20:32:11Z,https://github.com/apache/tvm/pull/12059,vinx13,metaschedule,[MetaSchedule] Add MultiLevelTilingTensorCore rule for auto-tensorization on CUDA,1092,65,20
topi,,2022-07-14T03:42:38Z,https://github.com/apache/tvm/pull/11936,vinx13,topi,[TOPI] Allow conv definition to have custom kernel layout,175,73,13
tvmscript,,2022-07-13T23:03:11Z,https://github.com/apache/tvm/pull/11977,gbonik,tvmscript,[TVMScript] Add ObjectPath class,865,0,4
collage,,2022-07-13T19:48:51Z,https://github.com/apache/tvm/pull/12078,mbs-octoml,collage,[Collage] CombinerRule and CandidatePartition::EstimateCost,2167,92,15
arith,,2022-07-13T16:17:53Z,https://github.com/apache/tvm/pull/11970,Lunderberg,arith, [Arith] Updated BufferDomainTouched to use IRVisitorWithAnalyzer,409,90,8
,,2022-07-13T15:57:01Z,https://github.com/apache/tvm/pull/12070,junrushao,"tir, schedule",[TIR][Schedule] Refactor Tensorize,580,595,2
,,2022-07-12T22:04:04Z,https://github.com/apache/tvm/pull/12077,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for DIL,268,0,2
relay,,2022-07-12T20:55:24Z,https://github.com/apache/tvm/pull/12072,mbs-octoml,relay,[Relay] Move TOpPattern registration for nn.* to C++,109,113,7
,,2022-07-12T20:15:48Z,https://github.com/apache/tvm/pull/11561,arangasa,"topi, hexagon",[Topi][Hexagon] Implement Cast F32ToF16 and F16ToF32 Slice Op,374,0,5
,,2022-07-12T20:09:35Z,https://github.com/apache/tvm/pull/12071,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for DEP,250,0,2
collage,,2022-07-12T16:46:33Z,https://github.com/apache/tvm/pull/11993,mbs-octoml,collage,[Collage] PartitionRule (though without CombinePartitionRule),1998,0,11
micronpu,,2022-07-12T16:23:44Z,https://github.com/apache/tvm/pull/12029,NicolaLancellotti,micronpu,[microNPU] Add MergeConstants pass,1336,263,11
collage,,2022-07-11T20:57:55Z,https://github.com/apache/tvm/pull/11981,mbs-octoml,collage,[Collage] SubGraphs,2609,0,11
,,2022-07-11T18:58:47Z,https://github.com/apache/tvm/pull/12006,ashutosh-arm,"cmsis-nn, perf",[CMSIS-NN][Perf] Converted Relay Conv2D into CMSIS-NN Depthwise,260,15,6
,,2022-07-11T18:37:11Z,https://github.com/apache/tvm/pull/12023,mehrdadh,"microtvm, rvm",[microtvm][RVM] Refactor Arduino/Zephyr into one RVM,99,505,26
metaschedule,,2022-07-11T11:32:13Z,https://github.com/apache/tvm/pull/11961,Kathryn-cat,metaschedule,[MetaSchedule] Added a cost model,1012,2,3
byoc-dnnl,,2022-07-11T00:55:57Z,https://github.com/apache/tvm/pull/12002,crazydemo,byoc-dnnl,[BYOC-DNNL] support more post-ops,95,104,6
,,2022-07-09T02:01:54Z,https://github.com/apache/tvm/pull/12047,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for CAP,296,0,2
,,2022-07-09T00:06:28Z,https://github.com/apache/tvm/pull/12046,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for C3D,294,0,2
,,2022-07-08T20:10:54Z,https://github.com/apache/tvm/pull/12043,junrushao,"metaschedule, test",[MetaSchedule][Test] Add unittests for C2D,268,1,2
,,2022-07-08T00:31:04Z,https://github.com/apache/tvm/pull/12036,junrushao,"metaschedule, testing",[MetaSchedule][Testing] Add unittests for C1D search space,181,2,2
pylint,,2022-07-07T23:45:17Z,https://github.com/apache/tvm/pull/11672,AndrewZhaoLuo,pylint,[Pylint] Pylint integration_tests folder,1089,770,13
,,2022-07-07T21:05:59Z,https://github.com/apache/tvm/pull/12032,junrushao,"metaschedule, testing",[MetaSchedule][Testing] Test search space of conv1d,179,1,2
,,2022-07-07T18:19:01Z,https://github.com/apache/tvm/pull/11983,abhikran-quic,"topi, hexagon",[TOPI] [Hexagon] Reshape slice op,277,101,4
pytorch,,2022-07-07T06:37:48Z,https://github.com/apache/tvm/pull/12017,yuanfz98,pytorch,"[Pytorch] add aten::rnn_tanh, aten::rnn_relu",307,1,3
tvmscript,,2022-07-07T05:11:10Z,https://github.com/apache/tvm/pull/11971,yelite,tvmscript,[TVMScript] Doc Base Class & DocPrinter Scaffolding,725,0,14
micronpu,,2022-07-06T15:46:29Z,https://github.com/apache/tvm/pull/11209,lhutton1,micronpu,[microNPU] Calculate memory pressure for microNPU external functions,407,18,5
,,2022-07-06T14:52:44Z,https://github.com/apache/tvm/pull/11489,quic-sanirudh,"topi, hexagon",[Topi] [Hexagon] Conv2d slice op initial version,596,0,4
tir,,2022-07-06T01:49:55Z,https://github.com/apache/tvm/pull/12010,kparzysz-quic,tir,[TIR] Make conversion from Integer to int64_t explicit,179,144,56
microtvm,,2022-07-05T17:36:26Z,https://github.com/apache/tvm/pull/11782,guberti,microtvm,[microTVM] Autotuning performance tests,373,88,14
byoc-dnnl,,2022-07-05T07:41:25Z,https://github.com/apache/tvm/pull/11822,crazydemo,byoc-dnnl,[BYOC-DNNL]rewrite downsize blocks for rensetv1 to get better performance,279,0,2
tir,,2022-07-03T20:16:18Z,https://github.com/apache/tvm/pull/11999,junrushao,tir,[TIR] Add sugar method `Schedule.work_on`,225,58,15
byoc,,2022-07-01T22:09:06Z,https://github.com/apache/tvm/pull/11979,mbs-octoml,byoc,[BYOC] Switch TensorRT BYOC integration to IRModule-at-a-time using RelayToTIR hook,524,348,19
hexagon,,2022-07-01T20:50:35Z,https://github.com/apache/tvm/pull/11693,joshherr-quic,hexagon,[Hexagon] Enable int8 vlut codegen for Relay take (LUT) operator,153,0,2
metaschedule,,2022-06-30T23:16:58Z,https://github.com/apache/tvm/pull/11955,vinx13,metaschedule,[MetaSchedule] Handle 'warp_execution' in RewriteCooperativeFetch,182,2,2
byoc,,2022-06-30T17:27:21Z,https://github.com/apache/tvm/pull/11770,mbs-octoml,byoc,[BYOC] Handle constants in IRModule-at-a-time external codegen,571,262,34
ci,,2022-06-30T16:10:12Z,https://github.com/apache/tvm/pull/11839,driazati,ci,[ci] Redirect sphinx-gallery URLs to S3,582,1,67
,,2022-06-30T14:36:27Z,https://github.com/apache/tvm/pull/11522,abhikran-quic,"topi, hexagon",[TOPI] [Hexagon] Batch flatten slice op initial version,199,0,5
metaschedule,,2022-06-30T04:11:41Z,https://github.com/apache/tvm/pull/11797,zxybazh,metaschedule,[MetaSchedule] Tuning Script Upgrade,448,363,11
metaschedule,,2022-06-30T00:03:32Z,https://github.com/apache/tvm/pull/11949,vinx13,metaschedule,[MetaSchedule] Handle 'warp_execution' implied extend of threadIdx.x in VerifyGpuCode,417,45,3
,,2022-06-29T21:22:35Z,https://github.com/apache/tvm/pull/11847,arangasa,"topi, hexagon",[TOPI][Hexagon] Implement Argmax Slice Op,178,0,5
,,2022-06-28T23:05:36Z,https://github.com/apache/tvm/pull/11927,areusch,,Move jenkins/ dir into ci/jenkins and spread docs around,288,121,19
relay,,2022-06-28T23:05:18Z,https://github.com/apache/tvm/pull/11926,mbs-octoml,relay,[Relay] CaptureIndexInSpans debugging pass,255,0,4
