{
  "design": {
    "design_info": {
      "boundary_crc": "0xEF0F8C9B814533F2",
      "device": "xcu280-fsvh2892-2L-e",
      "gen_directory": "../../../../pan_viva.gen/sources_1/bd/PAN_TEST",
      "name": "PAN_TEST",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "util_vector_logic_0": "",
      "pan_0": "",
      "xlconstant_0": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "PAN_TEST_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "PAN_TEST_clk_wiz_0_0",
        "xci_path": "ip/PAN_TEST_clk_wiz_0_0/PAN_TEST_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "PAN_TEST_util_vector_logic_0_0",
        "xci_path": "ip/PAN_TEST_util_vector_logic_0_0/PAN_TEST_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "pan_0": {
        "vlnv": "xilinx.com:hls:pan:1.0",
        "ip_revision": "2113833197",
        "xci_name": "PAN_TEST_pan_0_0",
        "xci_path": "ip/PAN_TEST_pan_0_0/PAN_TEST_pan_0_0.xci",
        "inst_hier_path": "pan_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "PAN_TEST_xlconstant_0_0",
        "xci_path": "ip/PAN_TEST_xlconstant_0_0/PAN_TEST_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "pan_0/ap_clk"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz_0/reset",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "pan_0/ap_rst_n"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "pan_0/ap_start"
        ]
      }
    }
  }
}