{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605933601589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605933601590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 01:40:01 2020 " "Processing started: Sat Nov 21 01:40:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605933601590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933601590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Punto_A -c Punto_A " "Command: quartus_map --read_settings_files=on --write_settings_files=off Punto_A -c Punto_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933601590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605933601813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605933601813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Despl-behav " "Found design unit 1: Reg_Despl-behav" {  } { { "../Reg_despl/Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Despl " "Found entity 1: Reg_Despl" {  } { { "../Reg_despl/Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933613850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Reg_Despl-behav " "Found design unit 1: FSM_Reg_Despl-behav" {  } { { "../FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613851 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Reg_Despl " "Found entity 1: FSM_Reg_Despl" {  } { { "../FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933613851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/cont_bin/cont_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/cont_bin/cont_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_bin-behav " "Found design unit 1: cont_bin-behav" {  } { { "../cont_bin/cont_bin.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/cont_bin/cont_bin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613852 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_bin " "Found entity 1: cont_bin" {  } { { "../cont_bin/cont_bin.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/cont_bin/cont_bin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933613852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-behav " "Found design unit 1: FFD-behav" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613853 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933613853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Punto_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Punto_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Punto_A-behav " "Found design unit 1: Punto_A-behav" {  } { { "Punto_A.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_A/Punto_A.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613853 ""} { "Info" "ISGN_ENTITY_NAME" "1 Punto_A " "Found entity 1: Punto_A" {  } { { "Punto_A.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_A/Punto_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933613853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_Punto_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_Punto_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Punto_A-behav " "Found design unit 1: tb_Punto_A-behav" {  } { { "tb_Punto_A.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_A/tb_Punto_A.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613854 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Punto_A " "Found entity 1: tb_Punto_A" {  } { { "tb_Punto_A.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_A/tb_Punto_A.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605933613854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933613854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Punto_A " "Elaborating entity \"Punto_A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605933613917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_bin cont_bin:Cont " "Elaborating entity \"cont_bin\" for hierarchy \"cont_bin:Cont\"" {  } { { "Punto_A.vhd" "Cont" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_A/Punto_A.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605933613927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Despl Reg_Despl:Reg " "Elaborating entity \"Reg_Despl\" for hierarchy \"Reg_Despl:Reg\"" {  } { { "Punto_A.vhd" "Reg" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_A/Punto_A.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605933613930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff " "Elaborating entity \"FFD\" for hierarchy \"Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\"" {  } { { "../Reg_despl/Reg_Despl.vhd" "\\reg_despl:0:primero:priff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605933613936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Reg_Despl FSM_Reg_Despl:FSM " "Elaborating entity \"FSM_Reg_Despl\" for hierarchy \"FSM_Reg_Despl:FSM\"" {  } { { "Punto_A.vhd" "FSM" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_A/Punto_A.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605933613942 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding one hot ../FSM_Reg_Despl/FSM_Reg_Despl.vhd(27) " "Invalid value \"one hot\" for synthesis attribute \"syn_encoding\" at ../FSM_Reg_Despl/FSM_Reg_Despl.vhd(27)" {  } { { "../FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 27 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933613943 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1605933613943 "|Punto_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1605933613943 "|Punto_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1605933613943 "|Punto_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1605933613943 "|Punto_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_Reg_Despl.vhd(20) " "VHDL Attribute warning in FSM_Reg_Despl.vhd(20): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1605933613943 "|Punto_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:10:ultimo:ultff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:9:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:8:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:7:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:6:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:5:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:4:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:3:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:2:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:1:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q~_emulated Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q\" is converted into an equivalent circuit using register \"Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q~_emulated\" and latch \"Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605933614635 "|Punto_A|Reg_Despl:Reg|FFD:\reg_despl:0:primero:priff|q"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1605933614635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605933614758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605933615354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605933615354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605933615392 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605933615392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605933615392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605933615392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605933615402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 01:40:15 2020 " "Processing ended: Sat Nov 21 01:40:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605933615402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605933615402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605933615402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605933615402 ""}
