static void T_1 * F_1 ( void )\r\n{\r\nif ( ! V_1 ) {\r\nstruct V_2 * V_3 = F_2 ( NULL , NULL ,\r\nL_1 ) ;\r\nV_1 = F_3 ( V_3 , 0 ) ;\r\n}\r\nF_4 ( ! V_1 ) ;\r\nreturn V_1 ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nif ( F_6 ( F_1 () + V_4 ) & V_5 )\r\nreturn V_6 ;\r\nreturn V_7 ;\r\n}\r\nvoid F_7 ( T_2 V_8 )\r\n{\r\nF_8 ( ~ 0 , F_1 () + V_9 ) ;\r\nF_8 ( V_8 , F_1 () + V_10 ) ;\r\n}\r\nunsigned int F_9 ( struct V_11 * V_12 )\r\n{\r\nreturn F_6 ( F_1 () + V_13 ) & V_14 ;\r\n}\r\nT_2 F_10 ( int V_15 )\r\n{\r\nif ( V_15 == V_16 )\r\nV_15 = F_5 () ;\r\nreturn F_6 ( F_1 () + ( V_15 == V_7 ?\r\nV_17 : V_18 ) ) ;\r\n}\r\nvoid T_1 * F_11 ( void )\r\n{\r\nreturn F_1 () + V_19 ;\r\n}\r\nvoid T_3 F_12 ( void T_1 * V_20 )\r\n{\r\nV_1 = V_20 ;\r\nF_13 ( F_5 () ) ;\r\n}\r\nstatic int F_14 ( struct V_21 * V_22 )\r\n{\r\nstruct V_23 * V_24 ;\r\nvoid T_1 * V_20 ;\r\nstruct V_25 * V_26 ;\r\nT_2 V_27 ;\r\nV_24 = F_15 ( V_22 , V_28 , 0 ) ;\r\nif ( ! V_24 )\r\nreturn - V_29 ;\r\nV_20 = F_16 ( & V_22 -> V_12 , V_24 -> V_30 , F_17 ( V_24 ) ) ;\r\nif ( ! V_20 )\r\nreturn - V_31 ;\r\nF_13 ( F_5 () ) ;\r\nif ( F_18 ( V_32 , L_2 , & V_27 ) == 0 ) {\r\nT_2 V_33 = F_10 ( V_16 ) ;\r\nT_2 V_34 = ( V_33 >> V_35 ) & V_36 ;\r\nif ( F_4 ( V_27 != V_34 ) )\r\nF_19 ( & V_22 -> V_12 , L_3 ,\r\nV_27 , V_34 ) ;\r\n}\r\nV_26 = F_20 ( & V_22 -> V_12 , sizeof( * V_26 ) ,\r\nV_37 ) ;\r\nif ( ! V_26 )\r\nreturn - V_31 ;\r\nF_21 ( V_26 , & V_22 -> V_12 , 0x4 , V_20 + V_13 ,\r\nNULL , NULL , NULL , NULL , 0 ) ;\r\nV_26 -> V_38 . V_39 = 2 ;\r\nF_22 ( & V_26 -> V_38 ) ;\r\nreturn F_23 ( & V_22 -> V_12 , V_40 ,\r\nV_41 ,\r\nF_24 ( V_41 ) , V_24 , 0 , NULL ) ;\r\n}\r\nstatic int T_3 F_25 ( void )\r\n{\r\nstruct V_2 * V_3 ;\r\nF_26 (node, vexpress_sysreg_match)\r\nF_27 ( V_3 , NULL , NULL ) ;\r\nreturn F_28 ( & V_42 ) ;\r\n}
