// Seed: 2812123324
module module_0 (
    output id_0,
    output logic id_1,
    output reg id_2,
    output reg id_3,
    output id_4
);
  always SystemTFIdentifier((id_5));
  assign id_2 = id_5;
  type_15(
      1
  );
  always #(1) begin
    id_3 = 1 >= 1 ? id_5 : 1 ? 1 : id_5 ? id_5 : !id_5 - 1;
  end
  reg id_6;
  type_17(
      1, id_0, 1
  );
  always begin
    SystemTFIdentifier;
    id_2 = id_6;
    id_6 <= id_6;
  end
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
endmodule
