INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/SAP_1/SAP_1.srcs/sources_1/new/a_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/SAP_1/SAP_1.srcs/sim_1/new/a_reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_reg_tb
