module sequence_detector_TB; 
 
 // Inputs 
 reg x; 
 reg clk; 
 reg rst; 
 
 // Outputs 
 wire z; 
 
 // Instantiate the Unit Under Test (UUT) 
 melay_model uut ( 
  .x(x),  
  .clk(clk),  
  .rst(rst),  
  .z(z) 
 ); 
 
 initial begin 
  // Initialize Inputs 
  x = 0; 
  clk = 0; 
  rst = 0; 
 
  #10; 
   rst=1; 
    
   #10 
   x=1; 
    
   #10 
   x=1; 
    
   #10 
   x=0;  
    
   #10 
   x=1; 
    
  
   
 end 
 always #4 clk=~clk; 
 
 
       
endmodule
