/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ssgnp0p72v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.720000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 0.720000 ;
    operating_conditions ( "ssgnp0p72v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 0.720000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p72v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 47061.600000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001379 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.084232, 1.088660, 1.096760, 1.169444, 1.283708" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.084232, 1.088660, 1.096760, 1.169444, 1.283708" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.975808, 0.979794, 0.987084, 1.052499, 1.155337" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.975808, 0.979794, 0.987084, 1.052499, 1.155337" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.006638" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008520" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001379 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.084232, 1.088660, 1.096760, 1.169444, 1.283708" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.084232, 1.088660, 1.096760, 1.169444, 1.283708" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.975808, 0.979794, 0.987084, 1.052499, 1.155337" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.975808, 0.979794, 0.987084, 1.052499, 1.155337" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.006638" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008520" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.006503, 0.006503, 0.006503, 0.006503, 0.006503" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006503, 0.006503, 0.006503, 0.006503, 0.006503" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.576672, 0.589622, 0.603132, 0.629932, 0.683332",\
              "0.585852, 0.598802, 0.612312, 0.639112, 0.692512",\
              "0.596752, 0.609702, 0.623212, 0.650012, 0.703412",\
              "0.614392, 0.627342, 0.640852, 0.667652, 0.721052",\
              "0.638232, 0.651182, 0.664692, 0.691492, 0.744892"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.576672, 0.589622, 0.603132, 0.629932, 0.683332",\
              "0.585852, 0.598802, 0.612312, 0.639112, 0.692512",\
              "0.596752, 0.609702, 0.623212, 0.650012, 0.703412",\
              "0.614392, 0.627342, 0.640852, 0.667652, 0.721052",\
              "0.638232, 0.651182, 0.664692, 0.691492, 0.744892"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820",\
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820",\
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820",\
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820",\
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820",\
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820",\
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820",\
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820",\
              "0.017995, 0.055779, 0.103922, 0.131694, 0.261820"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.742551, 0.761765, 0.782346, 0.822875, 0.903096",\
              "0.753050, 0.772266, 0.792845, 0.833376, 0.913596",\
              "0.765756, 0.784971, 0.805550, 0.846081, 0.926300",\
              "0.786021, 0.805235, 0.825816, 0.866345, 0.946565",\
              "0.813531, 0.832746, 0.853325, 0.893856, 0.974075"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696",\
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696",\
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696",\
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696",\
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.742551, 0.761765, 0.782346, 0.822875, 0.903096",\
              "0.753050, 0.772266, 0.792845, 0.833376, 0.913596",\
              "0.765756, 0.784971, 0.805550, 0.846081, 0.926300",\
              "0.786021, 0.805235, 0.825816, 0.866345, 0.946565",\
              "0.813531, 0.832746, 0.853325, 0.893856, 0.974075"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696",\
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696",\
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696",\
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696",\
              "0.014993, 0.036939, 0.108773, 0.210366, 0.413696"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032533 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.145525, 0.156541, 0.169825, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.436369, 0.454297, 0.478165, 0.521250, 0.572668" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.084232, 1.088660, 1.096760, 1.169444, 1.283708" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.084232, 1.088660, 1.096760, 1.169444, 1.283708" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "7.392528" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.200010" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "7.071883" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.200557" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.205341" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.200460" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "6.138612" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.200508" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.032135" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001365 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.137421" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.176134" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780",\
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780",\
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780",\
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780",\
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780",\
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780",\
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780",\
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780",\
              "0.302210, 0.318600, 0.336090, 0.356990, 0.388780"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.106747, 0.095747, 0.087607, 0.080127, 0.070227",\
              "0.123247, 0.112247, 0.104107, 0.096627, 0.086727",\
              "0.146017, 0.135017, 0.126877, 0.119397, 0.109497",\
              "0.191667, 0.180667, 0.172527, 0.165047, 0.155147",\
              "0.262837, 0.251837, 0.243697, 0.236217, 0.226317"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.106747, 0.095747, 0.087607, 0.080127, 0.070227",\
              "0.123247, 0.112247, 0.104107, 0.096627, 0.086727",\
              "0.146017, 0.135017, 0.126877, 0.119397, 0.109497",\
              "0.191667, 0.180667, 0.172527, 0.165047, 0.155147",\
              "0.262837, 0.251837, 0.243697, 0.236217, 0.226317"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001379 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.006638" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.008520" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070",\
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070",\
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070",\
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070",\
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070",\
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070",\
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070",\
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070",\
              "0.152610, 0.168450, 0.187590, 0.214980, 0.261070"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089960, 0.079620, 0.072360, 0.066310, 0.058280",\
              "0.106350, 0.096010, 0.088750, 0.082700, 0.074670",\
              "0.129120, 0.118780, 0.111520, 0.105470, 0.097440",\
              "0.174220, 0.163880, 0.156620, 0.150570, 0.142540",\
              "0.241650, 0.231310, 0.224050, 0.218000, 0.209970"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089960, 0.079620, 0.072360, 0.066310, 0.058280",\
              "0.106350, 0.096010, 0.088750, 0.082700, 0.074670",\
              "0.129120, 0.118780, 0.111520, 0.105470, 0.097440",\
              "0.174220, 0.163880, 0.156620, 0.150570, 0.142540",\
              "0.241650, 0.231310, 0.224050, 0.218000, 0.209970"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001400 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.030584" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.026039" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973",\
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973",\
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973",\
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973",\
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973",\
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973",\
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973",\
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973",\
              "0.369513, 0.386453, 0.406363, 0.436503, 0.477973"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107780, 0.097990, 0.091500, 0.082370, 0.078630",\
              "0.124170, 0.114380, 0.107890, 0.098760, 0.095020",\
              "0.147050, 0.137260, 0.130770, 0.121640, 0.117900",\
              "0.192590, 0.182800, 0.176310, 0.167180, 0.163440",\
              "0.263870, 0.254080, 0.247590, 0.238460, 0.234720"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107780, 0.097990, 0.091500, 0.082370, 0.078630",\
              "0.124170, 0.114380, 0.107890, 0.098760, 0.095020",\
              "0.147050, 0.137260, 0.130770, 0.121640, 0.117900",\
              "0.192590, 0.182800, 0.176310, 0.167180, 0.163440",\
              "0.263870, 0.254080, 0.247590, 0.238460, 0.234720"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000800 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006647" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008199" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.222761, 0.240203, 0.262205, 0.296975, 0.343373",\
              "0.214553, 0.231995, 0.253997, 0.288767, 0.335165",\
              "0.204407, 0.221849, 0.243851, 0.278621, 0.325019",\
              "0.194717, 0.212159, 0.234161, 0.268931, 0.315329",\
              "0.197567, 0.215009, 0.237011, 0.271781, 0.318179"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.222761, 0.240203, 0.262205, 0.296975, 0.343373",\
              "0.214553, 0.231995, 0.253997, 0.288767, 0.335165",\
              "0.204407, 0.221849, 0.243851, 0.278621, 0.325019",\
              "0.194717, 0.212159, 0.234161, 0.268931, 0.315329",\
              "0.197567, 0.215009, 0.237011, 0.271781, 0.318179"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.034613, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.043853, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.055073, 0.040883, 0.031000, 0.031000, 0.031000",\
              "0.065523, 0.051333, 0.033183, 0.031000, 0.031000",\
              "0.062113, 0.047923, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.034613, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.043853, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.055073, 0.040883, 0.031000, 0.031000, 0.031000",\
              "0.065523, 0.051333, 0.033183, 0.031000, 0.031000",\
              "0.062113, 0.047923, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000788 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007222" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007648" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.228440, 0.245768, 0.267542, 0.301628, 0.347114",\
              "0.220232, 0.237560, 0.259334, 0.293420, 0.338906",\
              "0.210086, 0.227414, 0.249188, 0.283274, 0.328760",\
              "0.200396, 0.217724, 0.239498, 0.273584, 0.319070",\
              "0.203246, 0.220574, 0.242348, 0.276434, 0.321920"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.228440, 0.245768, 0.267542, 0.301628, 0.347114",\
              "0.220232, 0.237560, 0.259334, 0.293420, 0.338906",\
              "0.210086, 0.227414, 0.249188, 0.283274, 0.328760",\
              "0.200396, 0.217724, 0.239498, 0.273584, 0.319070",\
              "0.203246, 0.220574, 0.242348, 0.276434, 0.321920"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.038683, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.049793, 0.035603, 0.031000, 0.031000, 0.031000",\
              "0.060353, 0.046163, 0.031000, 0.031000, 0.031000",\
              "0.056833, 0.042643, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.038683, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.049793, 0.035603, 0.031000, 0.031000, 0.031000",\
              "0.060353, 0.046163, 0.031000, 0.031000, 0.031000",\
              "0.056833, 0.042643, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 469.761840 ;
    }
}
}
