@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart_fifo.v":48:7:48:13|Tristate driver oRcvErr (in view: work.uart_fifo_48000000s_115200s_8s_8s(verilog)) on net oRcvErr (in view: work.uart_fifo_48000000s_115200s_8s_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:19:34:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:13:34:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MT206 |Auto Constrain mode is enabled
@N: MO225 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":255:0:255:5|There are no possible illegal states for state machine rFtdiRxState[1:0] (in view: work.top(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":151:0:151:5|There are no possible illegal states for state machine rUartRxState[1:0] (in view: work.top(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":265:0:265:5|There are no possible illegal states for state machine tx_state[3:0] (in view: work.uart_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":217:0:217:5|Found counter in view:work.uart_Z1(verilog) instance rx_countdown[5:0] 
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":101:0:101:5|Replicating instance fifo_inst.tx_fifo_inst.rDataCount[3] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":101:0:101:5|Replicating instance fifo_inst.rx_fifo_inst.rDataCount[3] (in view: work.top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":101:0:101:5|Replicating instance fifo_inst.rx_fifo_inst.rDataCount[0] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX1017 :|SB_GB inserted on the net wPllLocked_i.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:0:90:5|SB_GB inserted on the net N_292.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 13.03ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
