// Seed: 1004668978
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    input uwire id_4,
    output wand id_5,
    input wor id_6
);
  wire id_8;
  ;
  assign id_2 = id_8;
  logic id_9;
  ;
  wire  id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  parameter id_12 = -1;
endmodule
module module_2 (
    input uwire id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
