// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r_TREADY,
        ap_ce,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_r_TDATA_blk_n,
        out_r_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   out_r_TREADY;
input   ap_ce;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [7:0] in_r_TKEEP;
input  [7:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [127:0] out_r_TDATA;
output   out_r_TVALID;
output  [15:0] out_r_TKEEP;
output  [15:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_r_TDATA_blk_n;
output   out_r_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;
reg out_r_TVALID;
reg in_r_TDATA_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state18_pp0_stage8_iter1;
wire    ap_block_state27_pp0_stage8_iter2;
reg   [0:0] and_ln160_reg_15626;
reg   [0:0] and_ln160_reg_15626_pp0_iter2_reg;
reg   [0:0] icmp_ln204_reg_15883;
reg   [0:0] icmp_ln204_reg_15883_pp0_iter2_reg;
reg    ap_predicate_op3217_write_state27;
reg    ap_block_state27_io;
reg    ap_block_pp0_stage8_11001;
reg   [31:0] l1_iteration;
reg   [15:0] l1_write_col_offset;
reg   [7:0] l1_write_row_offset;
reg   [7:0] l1_channel_idx;
reg   [15:0] l1_read_col_offset;
reg   [9:0] l1_stripes_0_0_address0;
reg    l1_stripes_0_0_ce0;
wire   [7:0] l1_stripes_0_0_q0;
reg   [9:0] l1_stripes_0_0_address1;
reg    l1_stripes_0_0_ce1;
reg    l1_stripes_0_0_we1;
reg   [7:0] l1_stripes_0_0_d1;
wire   [7:0] l1_stripes_0_0_q1;
reg   [9:0] l1_stripes_0_1_address0;
reg    l1_stripes_0_1_ce0;
wire   [7:0] l1_stripes_0_1_q0;
reg   [9:0] l1_stripes_0_1_address1;
reg    l1_stripes_0_1_ce1;
reg    l1_stripes_0_1_we1;
reg   [7:0] l1_stripes_0_1_d1;
wire   [7:0] l1_stripes_0_1_q1;
reg   [9:0] l1_stripes_0_2_address0;
reg    l1_stripes_0_2_ce0;
wire   [7:0] l1_stripes_0_2_q0;
reg   [9:0] l1_stripes_0_2_address1;
reg    l1_stripes_0_2_ce1;
reg    l1_stripes_0_2_we1;
reg   [7:0] l1_stripes_0_2_d1;
wire   [7:0] l1_stripes_0_2_q1;
reg   [9:0] l1_stripes_0_3_address0;
reg    l1_stripes_0_3_ce0;
wire   [7:0] l1_stripes_0_3_q0;
reg   [9:0] l1_stripes_0_3_address1;
reg    l1_stripes_0_3_ce1;
reg    l1_stripes_0_3_we1;
reg   [7:0] l1_stripes_0_3_d1;
wire   [7:0] l1_stripes_0_3_q1;
reg   [9:0] l1_stripes_0_4_address0;
reg    l1_stripes_0_4_ce0;
wire   [7:0] l1_stripes_0_4_q0;
reg   [9:0] l1_stripes_0_4_address1;
reg    l1_stripes_0_4_ce1;
reg    l1_stripes_0_4_we1;
reg   [7:0] l1_stripes_0_4_d1;
wire   [7:0] l1_stripes_0_4_q1;
reg   [9:0] l1_stripes_0_5_address0;
reg    l1_stripes_0_5_ce0;
wire   [7:0] l1_stripes_0_5_q0;
reg   [9:0] l1_stripes_0_5_address1;
reg    l1_stripes_0_5_ce1;
reg    l1_stripes_0_5_we1;
reg   [7:0] l1_stripes_0_5_d1;
wire   [7:0] l1_stripes_0_5_q1;
reg   [9:0] l1_stripes_1_0_address0;
reg    l1_stripes_1_0_ce0;
wire   [7:0] l1_stripes_1_0_q0;
reg   [9:0] l1_stripes_1_0_address1;
reg    l1_stripes_1_0_ce1;
reg    l1_stripes_1_0_we1;
reg   [7:0] l1_stripes_1_0_d1;
wire   [7:0] l1_stripes_1_0_q1;
reg   [9:0] l1_stripes_1_1_address0;
reg    l1_stripes_1_1_ce0;
wire   [7:0] l1_stripes_1_1_q0;
reg   [9:0] l1_stripes_1_1_address1;
reg    l1_stripes_1_1_ce1;
reg    l1_stripes_1_1_we1;
reg   [7:0] l1_stripes_1_1_d1;
wire   [7:0] l1_stripes_1_1_q1;
reg   [9:0] l1_stripes_1_2_address0;
reg    l1_stripes_1_2_ce0;
wire   [7:0] l1_stripes_1_2_q0;
reg   [9:0] l1_stripes_1_2_address1;
reg    l1_stripes_1_2_ce1;
reg    l1_stripes_1_2_we1;
reg   [7:0] l1_stripes_1_2_d1;
wire   [7:0] l1_stripes_1_2_q1;
reg   [9:0] l1_stripes_1_3_address0;
reg    l1_stripes_1_3_ce0;
wire   [7:0] l1_stripes_1_3_q0;
reg   [9:0] l1_stripes_1_3_address1;
reg    l1_stripes_1_3_ce1;
reg    l1_stripes_1_3_we1;
reg   [7:0] l1_stripes_1_3_d1;
wire   [7:0] l1_stripes_1_3_q1;
reg   [9:0] l1_stripes_1_4_address0;
reg    l1_stripes_1_4_ce0;
wire   [7:0] l1_stripes_1_4_q0;
reg   [9:0] l1_stripes_1_4_address1;
reg    l1_stripes_1_4_ce1;
reg    l1_stripes_1_4_we1;
reg   [7:0] l1_stripes_1_4_d1;
wire   [7:0] l1_stripes_1_4_q1;
reg   [9:0] l1_stripes_1_5_address0;
reg    l1_stripes_1_5_ce0;
wire   [7:0] l1_stripes_1_5_q0;
reg   [9:0] l1_stripes_1_5_address1;
reg    l1_stripes_1_5_ce1;
reg    l1_stripes_1_5_we1;
reg   [7:0] l1_stripes_1_5_d1;
wire   [7:0] l1_stripes_1_5_q1;
reg   [9:0] l1_stripes_2_0_address0;
reg    l1_stripes_2_0_ce0;
wire   [7:0] l1_stripes_2_0_q0;
reg   [9:0] l1_stripes_2_0_address1;
reg    l1_stripes_2_0_ce1;
reg    l1_stripes_2_0_we1;
reg   [7:0] l1_stripes_2_0_d1;
wire   [7:0] l1_stripes_2_0_q1;
reg   [9:0] l1_stripes_2_1_address0;
reg    l1_stripes_2_1_ce0;
wire   [7:0] l1_stripes_2_1_q0;
reg   [9:0] l1_stripes_2_1_address1;
reg    l1_stripes_2_1_ce1;
reg    l1_stripes_2_1_we1;
reg   [7:0] l1_stripes_2_1_d1;
wire   [7:0] l1_stripes_2_1_q1;
reg   [9:0] l1_stripes_2_2_address0;
reg    l1_stripes_2_2_ce0;
wire   [7:0] l1_stripes_2_2_q0;
reg   [9:0] l1_stripes_2_2_address1;
reg    l1_stripes_2_2_ce1;
reg    l1_stripes_2_2_we1;
reg   [7:0] l1_stripes_2_2_d1;
wire   [7:0] l1_stripes_2_2_q1;
reg   [9:0] l1_stripes_2_3_address0;
reg    l1_stripes_2_3_ce0;
wire   [7:0] l1_stripes_2_3_q0;
reg   [9:0] l1_stripes_2_3_address1;
reg    l1_stripes_2_3_ce1;
reg    l1_stripes_2_3_we1;
reg   [7:0] l1_stripes_2_3_d1;
wire   [7:0] l1_stripes_2_3_q1;
reg   [9:0] l1_stripes_2_4_address0;
reg    l1_stripes_2_4_ce0;
wire   [7:0] l1_stripes_2_4_q0;
reg   [9:0] l1_stripes_2_4_address1;
reg    l1_stripes_2_4_ce1;
reg    l1_stripes_2_4_we1;
reg   [7:0] l1_stripes_2_4_d1;
wire   [7:0] l1_stripes_2_4_q1;
reg   [9:0] l1_stripes_2_5_address0;
reg    l1_stripes_2_5_ce0;
wire   [7:0] l1_stripes_2_5_q0;
reg   [9:0] l1_stripes_2_5_address1;
reg    l1_stripes_2_5_ce1;
reg    l1_stripes_2_5_we1;
reg   [7:0] l1_stripes_2_5_d1;
wire   [7:0] l1_stripes_2_5_q1;
reg   [15:0] l1_maxes_0;
reg   [15:0] l1_maxes_1;
reg   [15:0] l1_maxes_2;
reg   [15:0] l1_maxes_3;
reg   [15:0] l2_write_col_offset;
reg   [31:0] l2_iteration;
reg   [7:0] l2_read_row_offset;
reg   [15:0] l2_read_col_offset;
reg   [8:0] l2_stripes_2_0_address0;
reg    l2_stripes_2_0_ce0;
wire   [7:0] l2_stripes_2_0_q0;
reg   [8:0] l2_stripes_2_0_address1;
reg    l2_stripes_2_0_ce1;
reg    l2_stripes_2_0_we1;
wire   [7:0] l2_stripes_2_0_d1;
wire   [7:0] l2_stripes_2_0_q1;
reg   [8:0] l2_stripes_2_1_address0;
reg    l2_stripes_2_1_ce0;
wire   [7:0] l2_stripes_2_1_q0;
reg   [8:0] l2_stripes_2_1_address1;
reg    l2_stripes_2_1_ce1;
reg    l2_stripes_2_1_we1;
wire   [7:0] l2_stripes_2_1_d1;
wire   [7:0] l2_stripes_2_1_q1;
reg   [8:0] l2_stripes_2_2_address0;
reg    l2_stripes_2_2_ce0;
wire   [7:0] l2_stripes_2_2_q0;
reg   [8:0] l2_stripes_2_2_address1;
reg    l2_stripes_2_2_ce1;
reg    l2_stripes_2_2_we1;
wire   [7:0] l2_stripes_2_2_d1;
wire   [7:0] l2_stripes_2_2_q1;
reg   [8:0] l2_stripes_2_3_address0;
reg    l2_stripes_2_3_ce0;
wire   [7:0] l2_stripes_2_3_q0;
reg   [8:0] l2_stripes_2_3_address1;
reg    l2_stripes_2_3_ce1;
reg    l2_stripes_2_3_we1;
wire   [7:0] l2_stripes_2_3_d1;
wire   [7:0] l2_stripes_2_3_q1;
reg   [8:0] l2_stripes_2_4_address0;
reg    l2_stripes_2_4_ce0;
wire   [7:0] l2_stripes_2_4_q0;
reg   [8:0] l2_stripes_2_4_address1;
reg    l2_stripes_2_4_ce1;
reg    l2_stripes_2_4_we1;
wire   [7:0] l2_stripes_2_4_d1;
wire   [7:0] l2_stripes_2_4_q1;
reg   [8:0] l2_stripes_2_5_address0;
reg    l2_stripes_2_5_ce0;
wire   [7:0] l2_stripes_2_5_q0;
reg   [8:0] l2_stripes_2_5_address1;
reg    l2_stripes_2_5_ce1;
reg    l2_stripes_2_5_we1;
wire   [7:0] l2_stripes_2_5_d1;
wire   [7:0] l2_stripes_2_5_q1;
reg   [8:0] l2_stripes_0_0_address0;
reg    l2_stripes_0_0_ce0;
wire   [7:0] l2_stripes_0_0_q0;
reg   [8:0] l2_stripes_0_0_address1;
reg    l2_stripes_0_0_ce1;
reg    l2_stripes_0_0_we1;
wire   [7:0] l2_stripes_0_0_d1;
wire   [7:0] l2_stripes_0_0_q1;
reg   [8:0] l2_stripes_0_1_address0;
reg    l2_stripes_0_1_ce0;
wire   [7:0] l2_stripes_0_1_q0;
reg   [8:0] l2_stripes_0_1_address1;
reg    l2_stripes_0_1_ce1;
reg    l2_stripes_0_1_we1;
wire   [7:0] l2_stripes_0_1_d1;
wire   [7:0] l2_stripes_0_1_q1;
reg   [8:0] l2_stripes_0_2_address0;
reg    l2_stripes_0_2_ce0;
wire   [7:0] l2_stripes_0_2_q0;
reg   [8:0] l2_stripes_0_2_address1;
reg    l2_stripes_0_2_ce1;
reg    l2_stripes_0_2_we1;
wire   [7:0] l2_stripes_0_2_d1;
wire   [7:0] l2_stripes_0_2_q1;
reg   [8:0] l2_stripes_0_3_address0;
reg    l2_stripes_0_3_ce0;
wire   [7:0] l2_stripes_0_3_q0;
reg   [8:0] l2_stripes_0_3_address1;
reg    l2_stripes_0_3_ce1;
reg    l2_stripes_0_3_we1;
wire   [7:0] l2_stripes_0_3_d1;
wire   [7:0] l2_stripes_0_3_q1;
reg   [8:0] l2_stripes_0_4_address0;
reg    l2_stripes_0_4_ce0;
wire   [7:0] l2_stripes_0_4_q0;
reg   [8:0] l2_stripes_0_4_address1;
reg    l2_stripes_0_4_ce1;
reg    l2_stripes_0_4_we1;
wire   [7:0] l2_stripes_0_4_d1;
wire   [7:0] l2_stripes_0_4_q1;
reg   [8:0] l2_stripes_0_5_address0;
reg    l2_stripes_0_5_ce0;
wire   [7:0] l2_stripes_0_5_q0;
reg   [8:0] l2_stripes_0_5_address1;
reg    l2_stripes_0_5_ce1;
reg    l2_stripes_0_5_we1;
wire   [7:0] l2_stripes_0_5_d1;
wire   [7:0] l2_stripes_0_5_q1;
reg   [8:0] l2_stripes_3_0_address0;
reg    l2_stripes_3_0_ce0;
wire   [7:0] l2_stripes_3_0_q0;
reg   [8:0] l2_stripes_3_0_address1;
reg    l2_stripes_3_0_ce1;
reg    l2_stripes_3_0_we1;
wire   [7:0] l2_stripes_3_0_d1;
wire   [7:0] l2_stripes_3_0_q1;
reg   [8:0] l2_stripes_3_1_address0;
reg    l2_stripes_3_1_ce0;
wire   [7:0] l2_stripes_3_1_q0;
reg   [8:0] l2_stripes_3_1_address1;
reg    l2_stripes_3_1_ce1;
reg    l2_stripes_3_1_we1;
wire   [7:0] l2_stripes_3_1_d1;
wire   [7:0] l2_stripes_3_1_q1;
reg   [8:0] l2_stripes_3_2_address0;
reg    l2_stripes_3_2_ce0;
wire   [7:0] l2_stripes_3_2_q0;
reg   [8:0] l2_stripes_3_2_address1;
reg    l2_stripes_3_2_ce1;
reg    l2_stripes_3_2_we1;
wire   [7:0] l2_stripes_3_2_d1;
wire   [7:0] l2_stripes_3_2_q1;
reg   [8:0] l2_stripes_3_3_address0;
reg    l2_stripes_3_3_ce0;
wire   [7:0] l2_stripes_3_3_q0;
reg   [8:0] l2_stripes_3_3_address1;
reg    l2_stripes_3_3_ce1;
reg    l2_stripes_3_3_we1;
wire   [7:0] l2_stripes_3_3_d1;
wire   [7:0] l2_stripes_3_3_q1;
reg   [8:0] l2_stripes_3_4_address0;
reg    l2_stripes_3_4_ce0;
wire   [7:0] l2_stripes_3_4_q0;
reg   [8:0] l2_stripes_3_4_address1;
reg    l2_stripes_3_4_ce1;
reg    l2_stripes_3_4_we1;
wire   [7:0] l2_stripes_3_4_d1;
wire   [7:0] l2_stripes_3_4_q1;
reg   [8:0] l2_stripes_3_5_address0;
reg    l2_stripes_3_5_ce0;
wire   [7:0] l2_stripes_3_5_q0;
reg   [8:0] l2_stripes_3_5_address1;
reg    l2_stripes_3_5_ce1;
reg    l2_stripes_3_5_we1;
wire   [7:0] l2_stripes_3_5_d1;
wire   [7:0] l2_stripes_3_5_q1;
reg   [8:0] l2_stripes_1_0_address0;
reg    l2_stripes_1_0_ce0;
wire   [7:0] l2_stripes_1_0_q0;
reg   [8:0] l2_stripes_1_0_address1;
reg    l2_stripes_1_0_ce1;
reg    l2_stripes_1_0_we1;
wire   [7:0] l2_stripes_1_0_d1;
wire   [7:0] l2_stripes_1_0_q1;
reg   [8:0] l2_stripes_1_1_address0;
reg    l2_stripes_1_1_ce0;
wire   [7:0] l2_stripes_1_1_q0;
reg   [8:0] l2_stripes_1_1_address1;
reg    l2_stripes_1_1_ce1;
reg    l2_stripes_1_1_we1;
wire   [7:0] l2_stripes_1_1_d1;
wire   [7:0] l2_stripes_1_1_q1;
reg   [8:0] l2_stripes_1_2_address0;
reg    l2_stripes_1_2_ce0;
wire   [7:0] l2_stripes_1_2_q0;
reg   [8:0] l2_stripes_1_2_address1;
reg    l2_stripes_1_2_ce1;
reg    l2_stripes_1_2_we1;
wire   [7:0] l2_stripes_1_2_d1;
wire   [7:0] l2_stripes_1_2_q1;
reg   [8:0] l2_stripes_1_3_address0;
reg    l2_stripes_1_3_ce0;
wire   [7:0] l2_stripes_1_3_q0;
reg   [8:0] l2_stripes_1_3_address1;
reg    l2_stripes_1_3_ce1;
reg    l2_stripes_1_3_we1;
wire   [7:0] l2_stripes_1_3_d1;
wire   [7:0] l2_stripes_1_3_q1;
reg   [8:0] l2_stripes_1_4_address0;
reg    l2_stripes_1_4_ce0;
wire   [7:0] l2_stripes_1_4_q0;
reg   [8:0] l2_stripes_1_4_address1;
reg    l2_stripes_1_4_ce1;
reg    l2_stripes_1_4_we1;
wire   [7:0] l2_stripes_1_4_d1;
wire   [7:0] l2_stripes_1_4_q1;
reg   [8:0] l2_stripes_1_5_address0;
reg    l2_stripes_1_5_ce0;
wire   [7:0] l2_stripes_1_5_q0;
reg   [8:0] l2_stripes_1_5_address1;
reg    l2_stripes_1_5_ce1;
reg    l2_stripes_1_5_we1;
wire   [7:0] l2_stripes_1_5_d1;
wire   [7:0] l2_stripes_1_5_q1;
reg   [15:0] l2_kernel_sums_0;
reg   [15:0] l2_kernel_sums_1;
reg   [15:0] l2_kernel_sums_2;
reg   [15:0] l2_kernel_sums_3;
reg   [15:0] l2_kernel_sums_4;
reg   [15:0] l2_kernel_sums_5;
reg   [15:0] l2_kernel_sums_6;
reg   [15:0] l2_kernel_sums_7;
reg   [15:0] l2_maxes_0;
reg   [15:0] l2_maxes_1;
reg   [15:0] l2_maxes_2;
reg   [15:0] l2_maxes_3;
reg   [15:0] l2_maxes_4;
reg   [15:0] l2_maxes_5;
reg   [15:0] l2_maxes_6;
reg   [15:0] l2_maxes_7;
reg   [7:0] l1_read_row_offset;
reg   [7:0] l2_write_row_offset;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln30_reg_13978;
wire    ap_block_pp0_stage8;
reg   [7:0] reg_3505;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_state20_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln64_reg_13990;
reg   [0:0] icmp_ln64_reg_13990_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_state21_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg   [7:0] reg_3509;
reg   [7:0] reg_3513;
reg   [7:0] reg_3517;
reg   [7:0] reg_3521;
reg   [7:0] reg_3525;
wire   [0:0] icmp_ln30_fu_3558_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state19_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln54_fu_3564_p2;
reg   [0:0] icmp_ln54_reg_13982;
wire   [0:0] icmp_ln48_fu_3570_p2;
reg   [0:0] icmp_ln48_reg_13986;
wire   [0:0] icmp_ln64_fu_3586_p2;
wire   [0:0] trunc_ln68_fu_3592_p1;
reg   [0:0] trunc_ln68_reg_13994;
reg   [0:0] tmp_179_reg_13999;
reg   [0:0] tmp_179_reg_13999_pp0_iter1_reg;
wire   [0:0] icmp_ln127_fu_3604_p2;
reg   [0:0] icmp_ln127_reg_14007;
reg   [0:0] icmp_ln127_reg_14007_pp0_iter1_reg;
wire   [0:0] icmp_ln234_fu_3616_p2;
reg   [0:0] icmp_ln234_reg_14011;
reg   [0:0] icmp_ln234_reg_14011_pp0_iter1_reg;
reg   [15:0] l1_write_col_offset_s_reg_14019;
wire   [1:0] trunc_ln37_fu_3717_p1;
wire   [2:0] trunc_ln37_1_fu_3721_p1;
reg   [2:0] trunc_ln37_1_reg_14029;
wire   [0:0] icmp_ln39_fu_3731_p2;
reg   [0:0] icmp_ln39_reg_14033;
reg   [7:0] p_Result_1_reg_14039;
wire   [1:0] trunc_ln37_2_fu_3755_p1;
reg   [1:0] trunc_ln37_2_reg_14061;
wire   [7:0] add_ln38_1_fu_3759_p2;
reg   [7:0] add_ln38_1_reg_14065;
reg   [7:0] p_Result_s_reg_14071;
reg   [7:0] p_Result_3_reg_14093;
reg   [7:0] p_Result_4_reg_14115;
reg   [7:0] p_Result_5_reg_14137;
reg   [7:0] p_Result_6_reg_14159;
reg   [7:0] p_Result_7_reg_14181;
wire   [15:0] select_ln39_fu_3836_p3;
reg   [15:0] select_ln39_reg_14203;
wire   [0:0] icmp_ln39_1_fu_3864_p2;
reg   [0:0] icmp_ln39_1_reg_14209;
wire   [1:0] trunc_ln37_3_fu_3876_p1;
reg   [1:0] trunc_ln37_3_reg_14215;
wire   [0:0] icmp_ln39_2_fu_3886_p2;
reg   [0:0] icmp_ln39_2_reg_14219;
wire   [7:0] select_ln39_5_fu_3892_p3;
reg   [7:0] select_ln39_5_reg_14225;
wire   [1:0] trunc_ln37_4_fu_3900_p1;
reg   [1:0] trunc_ln37_4_reg_14230;
wire   [15:0] select_ln39_4_fu_3943_p3;
reg   [15:0] select_ln39_4_reg_14234;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_state22_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire   [0:0] icmp_ln39_3_fu_3955_p2;
reg   [0:0] icmp_ln39_3_reg_14241;
wire   [1:0] trunc_ln37_5_fu_3969_p1;
reg   [1:0] trunc_ln37_5_reg_14246;
wire   [7:0] add_ln38_4_fu_3973_p2;
reg   [7:0] add_ln38_4_reg_14250;
wire   [0:0] icmp_ln39_4_fu_3979_p2;
reg   [0:0] icmp_ln39_4_reg_14255;
wire   [0:0] or_ln39_2_fu_3994_p2;
reg   [0:0] or_ln39_2_reg_14262;
wire   [15:0] select_ln39_6_fu_4026_p3;
reg   [15:0] select_ln39_6_reg_14267;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_state23_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
wire   [1:0] trunc_ln37_6_fu_4038_p1;
reg   [1:0] trunc_ln37_6_reg_14274;
wire   [0:0] icmp_ln39_5_fu_4048_p2;
reg   [0:0] icmp_ln39_5_reg_14278;
wire   [1:0] trunc_ln37_7_fu_4062_p1;
reg   [1:0] trunc_ln37_7_reg_14284;
wire   [7:0] add_ln38_6_fu_4066_p2;
reg   [7:0] add_ln38_6_reg_14288;
wire   [15:0] select_ln39_8_fu_4098_p3;
reg   [15:0] select_ln39_8_reg_14294;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_state24_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
wire   [0:0] icmp_ln39_6_fu_4104_p2;
reg   [0:0] icmp_ln39_6_reg_14301;
wire   [1:0] trunc_ln37_8_fu_4116_p1;
reg   [1:0] trunc_ln37_8_reg_14306;
wire   [0:0] icmp_ln39_7_fu_4126_p2;
reg   [0:0] icmp_ln39_7_reg_14310;
wire   [0:0] or_ln39_6_fu_4148_p2;
reg   [0:0] or_ln39_6_reg_14315;
wire   [15:0] select_ln39_10_fu_4193_p3;
reg   [15:0] select_ln39_10_reg_14320;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state16_pp0_stage6_iter1;
wire    ap_block_state25_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
wire   [15:0] select_ln39_12_fu_4225_p3;
reg   [15:0] select_ln39_12_reg_14327;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state17_pp0_stage7_iter1;
wire    ap_block_state26_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
wire   [15:0] select_ln39_14_fu_4237_p3;
wire   [63:0] zext_ln91_4_fu_4312_p1;
reg   [63:0] zext_ln91_4_reg_14427;
wire   [63:0] zext_ln91_8_fu_4334_p1;
reg   [63:0] zext_ln91_8_reg_14497;
wire   [0:0] icmp_ln147_fu_4350_p2;
reg   [0:0] icmp_ln147_reg_14543;
reg   [7:0] l1_read_row_offset_l_reg_14548;
wire   [2:0] select_ln76_fu_4408_p3;
reg   [2:0] select_ln76_reg_14553;
reg   [7:0] l1_stripes_0_0_load_reg_14566;
reg   [7:0] l1_stripes_0_1_load_reg_14573;
reg   [7:0] l1_stripes_0_2_load_reg_14580;
reg   [7:0] l1_stripes_0_3_load_reg_14587;
reg   [7:0] l1_stripes_0_4_load_reg_14594;
reg   [7:0] l1_stripes_0_5_load_reg_14601;
reg   [7:0] l1_stripes_1_0_load_reg_14608;
reg   [7:0] l1_stripes_1_1_load_reg_14615;
reg   [7:0] l1_stripes_1_2_load_reg_14622;
reg   [7:0] l1_stripes_1_3_load_reg_14629;
reg   [7:0] l1_stripes_1_4_load_reg_14636;
reg   [7:0] l1_stripes_1_5_load_reg_14643;
reg   [7:0] l1_stripes_0_0_load_1_reg_14650;
reg   [7:0] l1_stripes_0_1_load_1_reg_14657;
reg   [7:0] l1_stripes_0_2_load_1_reg_14664;
reg   [7:0] l1_stripes_0_3_load_1_reg_14671;
reg   [7:0] l1_stripes_0_4_load_1_reg_14678;
reg   [7:0] l1_stripes_0_5_load_1_reg_14685;
reg   [7:0] l1_stripes_1_0_load_1_reg_14692;
reg   [7:0] l1_stripes_1_1_load_1_reg_14699;
reg   [7:0] l1_stripes_1_2_load_1_reg_14706;
reg   [7:0] l1_stripes_1_3_load_1_reg_14713;
reg   [7:0] l1_stripes_1_4_load_1_reg_14720;
reg   [7:0] l1_stripes_1_5_load_1_reg_14727;
reg   [7:0] l1_stripes_2_0_load_2_reg_14824;
reg   [7:0] l1_stripes_2_1_load_2_reg_14831;
reg   [7:0] l1_stripes_2_2_load_2_reg_14838;
reg   [7:0] l1_stripes_2_3_load_2_reg_14845;
reg   [7:0] l1_stripes_2_4_load_2_reg_14852;
reg   [7:0] l1_stripes_2_5_load_2_reg_14859;
wire   [2:0] select_ln76_1_fu_4453_p3;
reg   [2:0] select_ln76_1_reg_14866;
wire   [2:0] select_ln76_2_fu_4500_p3;
reg   [2:0] select_ln76_2_reg_14878;
wire   [12:0] sub_ln91_1_fu_4573_p2;
reg   [12:0] sub_ln91_1_reg_14891;
wire  signed [14:0] sext_ln91_4_fu_4644_p1;
reg  signed [14:0] sext_ln91_4_reg_14896;
wire   [13:0] zext_ln91_14_fu_4707_p1;
reg   [13:0] zext_ln91_14_reg_14901;
wire   [12:0] sub_ln91_51_fu_4727_p2;
reg   [12:0] sub_ln91_51_reg_14906;
wire   [11:0] sub_ln91_6_fu_4745_p2;
reg   [11:0] sub_ln91_6_reg_14911;
(* use_dsp48 = "no" *) wire   [12:0] sub_ln91_7_fu_4763_p2;
reg   [12:0] sub_ln91_7_reg_14916;
wire   [13:0] add_ln92_fu_4822_p2;
reg   [13:0] add_ln92_reg_14921;
wire   [10:0] sub_ln91_9_fu_4844_p2;
reg  signed [10:0] sub_ln91_9_reg_14926;
wire   [11:0] zext_ln91_28_fu_4905_p1;
reg   [11:0] zext_ln91_28_reg_14931;
wire  signed [13:0] sext_ln91_12_fu_4925_p1;
reg  signed [13:0] sext_ln91_12_reg_14936;
wire   [11:0] sub_ln92_fu_4967_p2;
reg   [11:0] sub_ln92_reg_14941;
wire   [7:0] tmp_25_fu_4973_p8;
reg   [7:0] tmp_25_reg_14946;
reg   [7:0] l1_stripes_0_0_load_2_reg_14956;
reg   [7:0] l1_stripes_0_1_load_2_reg_14962;
reg   [7:0] l1_stripes_0_2_load_2_reg_14968;
reg   [7:0] l1_stripes_0_3_load_2_reg_14974;
reg   [7:0] l1_stripes_0_4_load_2_reg_14980;
reg   [7:0] l1_stripes_0_5_load_2_reg_14986;
wire   [7:0] tmp_30_fu_4990_p8;
reg   [7:0] tmp_30_reg_14992;
reg   [7:0] l1_stripes_1_0_load_2_reg_14999;
reg   [7:0] l1_stripes_1_1_load_2_reg_15004;
reg   [7:0] l1_stripes_1_2_load_2_reg_15009;
reg   [7:0] l1_stripes_1_3_load_2_reg_15014;
reg   [7:0] l1_stripes_1_4_load_2_reg_15019;
reg   [7:0] l1_stripes_1_5_load_2_reg_15024;
wire   [7:0] tmp_35_fu_5007_p8;
reg   [7:0] tmp_35_reg_15029;
wire   [7:0] tmp_40_fu_5024_p8;
reg   [7:0] tmp_40_reg_15038;
wire   [12:0] zext_ln91_47_fu_5035_p1;
reg   [12:0] zext_ln91_47_reg_15043;
wire   [13:0] zext_ln91_48_fu_5047_p1;
reg   [13:0] zext_ln91_48_reg_15048;
wire  signed [13:0] sext_ln91_20_fu_5071_p1;
reg  signed [13:0] sext_ln91_20_reg_15053;
wire   [7:0] tmp_50_fu_5075_p8;
reg   [7:0] tmp_50_reg_15058;
wire   [13:0] add_ln92_8_fu_5086_p2;
reg   [13:0] add_ln92_8_reg_15068;
wire   [7:0] grp_fu_3529_p8;
reg   [7:0] tmp_55_reg_15073;
wire   [7:0] tmp_65_fu_5092_p8;
reg   [7:0] tmp_65_reg_15081;
wire   [13:0] add_ln92_17_fu_5103_p2;
reg   [13:0] add_ln92_17_reg_15090;
wire   [7:0] tmp_80_fu_5109_p8;
reg   [7:0] tmp_80_reg_15095;
wire   [7:0] tmp_85_fu_5126_p8;
reg   [7:0] tmp_85_reg_15104;
wire   [7:0] tmp_100_fu_5137_p8;
reg   [7:0] tmp_100_reg_15112;
wire   [7:0] tmp_105_fu_5154_p8;
reg   [7:0] tmp_105_reg_15120;
wire   [12:0] add_ln92_32_fu_5165_p2;
reg   [12:0] add_ln92_32_reg_15127;
wire   [7:0] tmp_115_fu_5171_p8;
reg   [7:0] tmp_115_reg_15132;
wire   [12:0] add_ln92_7_fu_5419_p2;
reg   [12:0] add_ln92_7_reg_15141;
wire   [13:0] sub_ln92_5_fu_5441_p2;
reg   [13:0] sub_ln92_5_reg_15146;
wire   [13:0] sub_ln92_6_fu_5490_p2;
reg   [13:0] sub_ln92_6_reg_15151;
(* use_dsp48 = "no" *) wire   [14:0] sub_ln92_7_fu_5516_p2;
reg   [14:0] sub_ln92_7_reg_15156;
wire   [14:0] add_ln92_11_fu_5567_p2;
reg   [14:0] add_ln92_11_reg_15161;
wire   [13:0] add_ln92_12_fu_5656_p2;
reg   [13:0] add_ln92_12_reg_15166;
wire   [11:0] sub_ln91_25_fu_5713_p2;
reg   [11:0] sub_ln91_25_reg_15171;
wire   [9:0] shl_ln91_42_fu_5832_p3;
reg   [9:0] shl_ln91_42_reg_15176;
wire   [14:0] add_ln92_16_fu_5933_p2;
reg   [14:0] add_ln92_16_reg_15181;
wire   [13:0] grp_fu_13773_p3;
reg   [13:0] add_ln92_19_reg_15186;
wire   [11:0] zext_ln91_92_fu_6003_p1;
reg   [11:0] zext_ln91_92_reg_15191;
wire   [12:0] add_ln92_24_fu_6042_p2;
reg   [12:0] add_ln92_24_reg_15196;
wire   [10:0] shl_ln91_49_fu_6051_p3;
reg   [10:0] shl_ln91_49_reg_15201;
wire   [13:0] add_ln92_26_fu_6082_p2;
reg   [13:0] add_ln92_26_reg_15206;
wire   [13:0] add_ln92_28_fu_6093_p2;
reg   [13:0] add_ln92_28_reg_15211;
wire   [7:0] tmp_90_fu_6099_p8;
reg   [7:0] tmp_90_reg_15216;
wire   [12:0] sub_ln91_40_fu_6136_p2;
reg   [12:0] sub_ln91_40_reg_15221;
wire   [7:0] tmp_95_fu_6164_p8;
reg   [7:0] tmp_95_reg_15226;
wire   [14:0] zext_ln93_1_fu_6175_p1;
reg   [14:0] zext_ln93_1_reg_15233;
wire   [14:0] sub_ln92_12_fu_6179_p2;
reg   [14:0] sub_ln92_12_reg_15238;
wire   [11:0] shl_ln91_57_fu_6207_p3;
reg   [11:0] shl_ln91_57_reg_15243;
wire   [13:0] add_ln92_34_fu_6237_p2;
reg   [13:0] add_ln92_34_reg_15248;
wire   [14:0] add_ln92_38_fu_6273_p2;
reg   [14:0] add_ln92_38_reg_15253;
wire   [7:0] tmp_110_fu_6279_p8;
reg   [7:0] tmp_110_reg_15258;
wire  signed [12:0] sext_ln91_49_fu_6307_p1;
reg  signed [12:0] sext_ln91_49_reg_15265;
wire   [13:0] add_ln92_41_fu_6328_p2;
reg   [13:0] add_ln92_41_reg_15270;
wire  signed [13:0] grp_fu_13790_p3;
reg  signed [13:0] add_ln92_44_reg_15275;
wire   [7:0] tmp_120_fu_6344_p8;
reg   [7:0] tmp_120_reg_15280;
wire   [7:0] tmp_125_fu_6355_p8;
reg   [7:0] tmp_125_reg_15291;
wire   [12:0] add_ln117_21_fu_6366_p2;
reg   [12:0] add_ln117_21_reg_15299;
wire   [13:0] add_ln117_29_fu_6372_p2;
reg   [13:0] add_ln117_29_reg_15304;
wire   [14:0] sub_ln92_13_fu_6601_p2;
reg   [14:0] sub_ln92_13_reg_15309;
wire   [14:0] sub_ln92_15_fu_6638_p2;
reg   [14:0] sub_ln92_15_reg_15314;
wire   [15:0] add_ln117_5_fu_6991_p2;
reg   [15:0] add_ln117_5_reg_15319;
wire   [14:0] grp_fu_13798_p3;
reg   [14:0] add_ln117_7_reg_15324;
wire   [12:0] add_ln117_10_fu_7007_p2;
reg   [12:0] add_ln117_10_reg_15329;
wire  signed [14:0] grp_fu_13814_p3;
reg  signed [14:0] add_ln117_12_reg_15334;
wire   [13:0] add_ln117_14_fu_7018_p2;
reg   [13:0] add_ln117_14_reg_15339;
wire   [14:0] add_ln117_17_fu_7034_p2;
reg   [14:0] add_ln117_17_reg_15344;
wire   [14:0] add_ln117_24_fu_7077_p2;
reg   [14:0] add_ln117_24_reg_15349;
wire   [12:0] add_ln117_25_fu_7083_p2;
reg   [12:0] add_ln117_25_reg_15354;
wire   [12:0] add_ln117_27_fu_7092_p2;
reg   [12:0] add_ln117_27_reg_15359;
(* use_dsp48 = "no" *) wire   [15:0] add_ln117_30_fu_7098_p2;
reg   [15:0] add_ln117_30_reg_15364;
wire   [14:0] add_ln117_34_fu_7114_p2;
reg   [14:0] add_ln117_34_reg_15369;
wire   [14:0] add_ln117_35_fu_7120_p2;
reg   [14:0] add_ln117_35_reg_15374;
wire   [15:0] add_ln117_fu_7165_p2;
reg   [15:0] add_ln117_reg_15379;
wire   [15:0] add_ln117_1_fu_7196_p2;
reg   [15:0] add_ln117_1_reg_15385;
wire   [15:0] add_ln117_2_fu_7226_p2;
reg   [15:0] add_ln117_2_reg_15391;
wire   [15:0] add_ln117_3_fu_7244_p2;
reg   [15:0] add_ln117_3_reg_15397;
wire   [15:0] select_ln124_fu_7263_p3;
wire   [15:0] select_ln124_1_fu_7279_p3;
wire   [15:0] select_ln124_2_fu_7295_p3;
wire   [15:0] select_ln124_3_fu_7311_p3;
wire   [0:0] icmp_ln136_fu_7424_p2;
wire   [7:0] select_ln136_1_fu_7458_p3;
wire   [7:0] select_ln151_fu_7483_p3;
wire   [0:0] trunc_ln160_1_fu_7523_p1;
reg   [0:0] trunc_ln160_1_reg_15447;
reg   [0:0] trunc_ln160_1_reg_15447_pp0_iter2_reg;
wire   [0:0] and_ln160_fu_7547_p2;
reg   [0:0] tmp_186_reg_15630;
wire   [16:0] zext_ln170_fu_7583_p1;
reg   [16:0] zext_ln170_reg_15638;
wire   [0:0] icmp_ln204_fu_7649_p2;
wire   [0:0] tmp_last_V_fu_7655_p2;
reg   [0:0] tmp_last_V_reg_15887;
reg   [0:0] tmp_last_V_reg_15887_pp0_iter2_reg;
wire   [0:0] icmp_ln221_fu_7667_p2;
reg   [0:0] icmp_ln221_reg_15892;
wire   [0:0] icmp_ln242_fu_7693_p2;
reg   [0:0] icmp_ln242_reg_15897;
reg   [0:0] icmp_ln242_reg_15897_pp0_iter2_reg;
reg   [7:0] l2_read_row_offset_l_reg_15903;
wire   [2:0] select_ln171_fu_7751_p3;
reg   [2:0] select_ln171_reg_15908;
reg   [7:0] l2_stripes_2_0_load_reg_15918;
reg   [7:0] l2_stripes_2_1_load_reg_15925;
reg   [7:0] l2_stripes_2_2_load_reg_15932;
reg   [7:0] l2_stripes_2_3_load_reg_15939;
reg   [7:0] l2_stripes_2_4_load_reg_15946;
reg   [7:0] l2_stripes_2_5_load_reg_15953;
reg   [7:0] l2_stripes_0_0_load_reg_15960;
reg   [7:0] l2_stripes_0_1_load_reg_15967;
reg   [7:0] l2_stripes_0_2_load_reg_15974;
reg   [7:0] l2_stripes_0_3_load_reg_15981;
reg   [7:0] l2_stripes_0_4_load_reg_15988;
reg   [7:0] l2_stripes_0_5_load_reg_15995;
reg   [7:0] l2_stripes_3_0_load_reg_16002;
reg   [7:0] l2_stripes_3_1_load_reg_16007;
reg   [7:0] l2_stripes_3_2_load_reg_16012;
reg   [7:0] l2_stripes_3_3_load_reg_16017;
reg   [7:0] l2_stripes_3_4_load_reg_16022;
reg   [7:0] l2_stripes_3_5_load_reg_16027;
reg   [7:0] l2_stripes_1_0_load_reg_16032;
reg   [7:0] l2_stripes_1_1_load_reg_16037;
reg   [7:0] l2_stripes_1_2_load_reg_16042;
reg   [7:0] l2_stripes_1_3_load_reg_16047;
reg   [7:0] l2_stripes_1_4_load_reg_16052;
reg   [7:0] l2_stripes_1_5_load_reg_16057;
wire   [7:0] select_ln162_1_fu_7795_p3;
reg   [7:0] select_ln162_1_reg_16062;
reg   [7:0] l2_stripes_2_0_load_1_reg_16073;
reg   [7:0] l2_stripes_2_1_load_1_reg_16079;
reg   [7:0] l2_stripes_2_2_load_1_reg_16085;
reg   [7:0] l2_stripes_2_3_load_1_reg_16091;
reg   [7:0] l2_stripes_2_4_load_1_reg_16097;
reg   [7:0] l2_stripes_2_5_load_1_reg_16103;
reg   [7:0] l2_stripes_0_0_load_1_reg_16109;
reg   [7:0] l2_stripes_0_1_load_1_reg_16115;
reg   [7:0] l2_stripes_0_2_load_1_reg_16121;
reg   [7:0] l2_stripes_0_3_load_1_reg_16127;
reg   [7:0] l2_stripes_0_4_load_1_reg_16133;
reg   [7:0] l2_stripes_0_5_load_1_reg_16139;
wire   [7:0] select_ln162_2_fu_7838_p3;
reg   [7:0] select_ln162_2_reg_16145;
reg   [7:0] l2_stripes_3_0_load_1_reg_16157;
reg   [7:0] l2_stripes_3_1_load_1_reg_16163;
reg   [7:0] l2_stripes_3_2_load_1_reg_16169;
reg   [7:0] l2_stripes_3_3_load_1_reg_16175;
reg   [7:0] l2_stripes_3_4_load_1_reg_16181;
reg   [7:0] l2_stripes_3_5_load_1_reg_16187;
reg   [7:0] l2_stripes_1_0_load_1_reg_16193;
reg   [7:0] l2_stripes_1_1_load_1_reg_16199;
reg   [7:0] l2_stripes_1_2_load_1_reg_16205;
reg   [7:0] l2_stripes_1_3_load_1_reg_16211;
reg   [7:0] l2_stripes_1_4_load_1_reg_16217;
reg   [7:0] l2_stripes_1_5_load_1_reg_16223;
wire   [7:0] select_ln162_3_fu_7881_p3;
reg   [7:0] select_ln162_3_reg_16229;
wire   [2:0] select_ln171_1_fu_7958_p3;
reg   [2:0] select_ln171_1_reg_16361;
wire   [7:0] grp_fu_3471_p8;
reg   [7:0] tmp_150_reg_16375;
wire   [7:0] grp_fu_3488_p8;
reg   [7:0] tmp_151_reg_16380;
wire   [2:0] select_ln171_2_fu_8007_p3;
reg   [2:0] select_ln171_2_reg_16385;
wire   [7:0] select_ln162_fu_8079_p3;
reg   [7:0] select_ln162_reg_16407;
wire   [12:0] zext_ln181_1_fu_8086_p1;
reg   [12:0] zext_ln181_1_reg_16415;
wire   [12:0] mul_ln181_1_fu_8090_p2;
reg   [12:0] mul_ln181_1_reg_16421;
wire   [12:0] zext_ln181_10_fu_8096_p1;
reg   [12:0] zext_ln181_10_reg_16426;
wire   [11:0] zext_ln181_11_fu_8099_p1;
reg   [11:0] zext_ln181_11_reg_16431;
wire  signed [11:0] mul_ln181_3_fu_13837_p2;
reg  signed [11:0] mul_ln181_3_reg_16436;
wire   [12:0] mul_ln181_4_fu_8109_p2;
reg   [12:0] mul_ln181_4_reg_16441;
wire   [12:0] zext_ln181_20_fu_8115_p1;
reg   [12:0] zext_ln181_20_reg_16447;
wire  signed [12:0] mul_ln181_6_fu_13843_p2;
reg  signed [12:0] mul_ln181_6_reg_16453;
wire   [11:0] zext_ln181_32_fu_8125_p1;
reg   [11:0] zext_ln181_32_reg_16458;
wire  signed [11:0] mul_ln181_8_fu_13849_p2;
reg  signed [11:0] mul_ln181_8_reg_16464;
reg   [7:0] l2_stripes_2_0_load_2_reg_16469;
reg   [7:0] l2_stripes_2_1_load_2_reg_16475;
reg   [7:0] l2_stripes_2_2_load_2_reg_16481;
reg   [7:0] l2_stripes_2_3_load_2_reg_16487;
reg   [7:0] l2_stripes_2_4_load_2_reg_16493;
reg   [7:0] l2_stripes_2_5_load_2_reg_16499;
reg   [7:0] l2_stripes_0_0_load_2_reg_16505;
reg   [7:0] l2_stripes_0_1_load_2_reg_16511;
reg   [7:0] l2_stripes_0_2_load_2_reg_16517;
reg   [7:0] l2_stripes_0_3_load_2_reg_16523;
reg   [7:0] l2_stripes_0_4_load_2_reg_16529;
reg   [7:0] l2_stripes_0_5_load_2_reg_16535;
wire   [7:0] select_ln162_4_fu_8169_p3;
reg   [7:0] select_ln162_4_reg_16541;
reg   [7:0] l2_stripes_3_0_load_2_reg_16551;
reg   [7:0] l2_stripes_3_1_load_2_reg_16557;
reg   [7:0] l2_stripes_3_2_load_2_reg_16563;
reg   [7:0] l2_stripes_3_3_load_2_reg_16569;
reg   [7:0] l2_stripes_3_4_load_2_reg_16575;
reg   [7:0] l2_stripes_3_5_load_2_reg_16581;
reg   [7:0] l2_stripes_1_0_load_2_reg_16587;
reg   [7:0] l2_stripes_1_1_load_2_reg_16593;
reg   [7:0] l2_stripes_1_2_load_2_reg_16599;
reg   [7:0] l2_stripes_1_3_load_2_reg_16605;
reg   [7:0] l2_stripes_1_4_load_2_reg_16611;
reg   [7:0] l2_stripes_1_5_load_2_reg_16617;
wire   [7:0] select_ln162_7_fu_8176_p3;
reg   [7:0] select_ln162_7_reg_16623;
wire   [12:0] zext_ln181_78_fu_8181_p1;
reg   [12:0] zext_ln181_78_reg_16633;
wire  signed [12:0] mul_ln181_15_fu_13855_p2;
reg  signed [12:0] mul_ln181_15_reg_16638;
wire   [12:0] mul_ln181_16_fu_8196_p2;
reg   [12:0] mul_ln181_16_reg_16643;
wire  signed [11:0] mul_ln181_17_fu_13861_p2;
reg  signed [11:0] mul_ln181_17_reg_16648;
wire   [7:0] select_ln162_9_fu_8231_p3;
reg   [7:0] select_ln162_9_reg_16653;
wire   [7:0] select_ln162_11_fu_8238_p3;
reg   [7:0] select_ln162_11_reg_16663;
wire   [12:0] mul_ln181_fu_8245_p2;
reg   [12:0] mul_ln181_reg_16674;
wire   [12:0] mul_ln181_5_fu_8250_p2;
reg   [12:0] mul_ln181_5_reg_16679;
wire   [12:0] mul_ln181_7_fu_8255_p2;
reg   [12:0] mul_ln181_7_reg_16684;
wire   [12:0] zext_ln181_46_fu_8260_p1;
reg   [12:0] zext_ln181_46_reg_16689;
wire  signed [12:0] mul_ln181_11_fu_13867_p2;
reg  signed [12:0] mul_ln181_11_reg_16696;
wire   [7:0] select_ln162_5_fu_8292_p3;
reg   [7:0] select_ln162_5_reg_16701;
wire  signed [12:0] mul_ln181_20_fu_13873_p2;
reg  signed [12:0] mul_ln181_20_reg_16712;
wire  signed [12:0] mul_ln181_21_fu_13879_p2;
reg  signed [12:0] mul_ln181_21_reg_16717;
wire  signed [12:0] mul_ln181_22_fu_13885_p2;
reg  signed [12:0] mul_ln181_22_reg_16722;
wire   [12:0] zext_ln181_123_fu_8323_p1;
reg   [12:0] zext_ln181_123_reg_16727;
wire  signed [12:0] mul_ln181_27_fu_13891_p2;
reg  signed [12:0] mul_ln181_27_reg_16733;
wire   [7:0] select_ln162_12_fu_8355_p3;
reg   [7:0] select_ln162_12_reg_16738;
wire   [7:0] select_ln162_13_fu_8384_p3;
reg   [7:0] select_ln162_13_reg_16750;
wire   [7:0] select_ln162_14_fu_8413_p3;
reg   [7:0] select_ln162_14_reg_16761;
wire   [12:0] select_ln181_12_fu_8558_p3;
reg   [12:0] select_ln181_12_reg_16771;
wire   [12:0] sub_ln181_8_fu_8585_p2;
reg   [12:0] sub_ln181_8_reg_16776;
wire   [11:0] zext_ln181_38_fu_8643_p1;
reg   [11:0] zext_ln181_38_reg_16781;
wire   [12:0] mul_ln181_9_fu_8793_p2;
reg   [12:0] mul_ln181_9_reg_16787;
wire   [12:0] zext_ln181_55_fu_8798_p1;
reg   [12:0] zext_ln181_55_reg_16792;
wire   [8:0] shl_ln181_15_fu_8804_p3;
reg   [8:0] shl_ln181_15_reg_16800;
wire   [11:0] zext_ln181_62_fu_8822_p1;
reg   [11:0] zext_ln181_62_reg_16807;
wire   [9:0] shl_ln181_16_fu_8832_p3;
reg   [9:0] shl_ln181_16_reg_16813;
wire   [9:0] select_ln181_56_fu_8974_p3;
reg   [9:0] select_ln181_56_reg_16818;
wire   [7:0] select_ln162_8_fu_9085_p3;
reg   [7:0] select_ln162_8_reg_16823;
wire   [11:0] zext_ln181_92_fu_9092_p1;
reg   [11:0] zext_ln181_92_reg_16833;
wire   [11:0] mul_ln181_18_fu_9096_p2;
reg   [11:0] mul_ln181_18_reg_16840;
wire   [12:0] select_ln181_73_fu_9238_p3;
reg   [12:0] select_ln181_73_reg_16845;
wire   [13:0] add_ln181_11_fu_9310_p2;
reg   [13:0] add_ln181_11_reg_16850;
wire   [13:0] add_ln181_12_fu_9316_p2;
reg   [13:0] add_ln181_12_reg_16855;
wire   [11:0] select_ln181_89_fu_9385_p3;
reg   [11:0] select_ln181_89_reg_16860;
wire  signed [11:0] mul_ln181_28_fu_13897_p2;
reg  signed [11:0] mul_ln181_28_reg_16865;
wire  signed [12:0] mul_ln181_29_fu_13903_p2;
reg  signed [12:0] mul_ln181_29_reg_16870;
wire   [12:0] zext_ln181_135_fu_9461_p1;
reg   [12:0] zext_ln181_135_reg_16875;
wire  signed [12:0] mul_ln181_31_fu_13908_p2;
reg  signed [12:0] mul_ln181_31_reg_16883;
wire   [12:0] zext_ln181_143_fu_9471_p1;
reg   [12:0] zext_ln181_143_reg_16888;
wire  signed [12:0] mul_ln181_32_fu_13914_p2;
reg  signed [12:0] mul_ln181_32_reg_16895;
wire   [12:0] zext_ln181_155_fu_9481_p1;
reg   [12:0] zext_ln181_155_reg_16900;
wire  signed [12:0] mul_ln181_33_fu_13920_p2;
reg  signed [12:0] mul_ln181_33_reg_16906;
wire   [14:0] add_ln191_12_fu_9521_p2;
reg   [14:0] add_ln191_12_reg_16911;
wire   [14:0] add_ln191_42_fu_9553_p2;
reg   [14:0] add_ln191_42_reg_16916;
wire   [12:0] add_ln191_58_fu_9569_p2;
reg   [12:0] add_ln191_58_reg_16921;
wire   [13:0] add_ln191_61_fu_9575_p2;
reg   [13:0] add_ln191_61_reg_16926;
wire   [14:0] add_ln191_76_fu_9607_p2;
reg   [14:0] add_ln191_76_reg_16931;
wire   [13:0] add_ln191_91_fu_9613_p2;
reg   [13:0] add_ln191_91_reg_16936;
wire   [14:0] add_ln191_110_fu_9645_p2;
reg   [14:0] add_ln191_110_reg_16941;
wire   [13:0] add_ln191_121_fu_9651_p2;
reg   [13:0] add_ln191_121_reg_16946;
wire   [7:0] select_ln162_6_fu_9699_p3;
reg   [7:0] select_ln162_6_reg_16951;
wire   [8:0] sub_ln181_36_fu_9710_p2;
reg   [8:0] sub_ln181_36_reg_16962;
wire   [12:0] zext_ln181_93_fu_9719_p1;
reg   [12:0] zext_ln181_93_reg_16967;
wire   [12:0] mul_ln181_19_fu_9722_p2;
reg   [12:0] mul_ln181_19_reg_16972;
wire   [7:0] select_ln162_10_fu_9753_p3;
reg   [7:0] select_ln162_10_reg_16977;
wire   [11:0] zext_ln181_111_fu_9760_p1;
reg   [11:0] zext_ln181_111_reg_16987;
wire   [11:0] mul_ln181_23_fu_9764_p2;
reg   [11:0] mul_ln181_23_reg_16997;
wire   [11:0] mul_ln181_25_fu_9770_p2;
reg   [11:0] mul_ln181_25_reg_17002;
wire   [14:0] add_ln181_14_fu_9788_p2;
reg   [14:0] add_ln181_14_reg_17007;
wire   [12:0] sub_ln181_81_fu_9835_p2;
reg   [12:0] sub_ln181_81_reg_17012;
wire   [7:0] select_ln162_15_fu_9862_p3;
reg   [7:0] select_ln162_15_reg_17017;
wire   [7:0] select_ln162_16_fu_9891_p3;
reg   [7:0] select_ln162_16_reg_17029;
wire   [7:0] select_ln162_17_fu_9920_p3;
reg   [7:0] select_ln162_17_reg_17040;
wire   [13:0] add_ln191_59_fu_9936_p2;
reg   [13:0] add_ln191_59_reg_17049;
wire   [14:0] add_ln191_93_fu_9960_p2;
reg   [14:0] add_ln191_93_reg_17054;
wire   [12:0] add_ln191_124_fu_9966_p2;
reg   [12:0] add_ln191_124_reg_17059;
wire   [13:0] add_ln191_125_fu_9972_p2;
reg   [13:0] add_ln191_125_reg_17064;
wire   [12:0] zext_ln181_66_fu_10604_p1;
reg   [12:0] zext_ln181_66_reg_17069;
wire  signed [12:0] sext_ln181_72_fu_10830_p1;
reg  signed [12:0] sext_ln181_72_reg_17074;
wire   [12:0] sub_ln181_47_fu_10897_p2;
reg   [12:0] sub_ln181_47_reg_17079;
wire   [12:0] sub_ln181_69_fu_11267_p2;
reg   [12:0] sub_ln181_69_reg_17084;
wire   [8:0] select_ln181_103_fu_11376_p3;
reg   [8:0] select_ln181_103_reg_17089;
wire   [9:0] shl_ln181_45_fu_11416_p3;
reg   [9:0] shl_ln181_45_reg_17094;
wire   [12:0] zext_ln181_163_fu_11675_p1;
reg   [12:0] zext_ln181_163_reg_17099;
wire   [12:0] zext_ln181_188_fu_12137_p1;
reg   [12:0] zext_ln181_188_reg_17104;
wire  signed [12:0] mul_ln181_36_fu_13926_p2;
reg  signed [12:0] mul_ln181_36_reg_17111;
wire   [15:0] add_ln191_fu_12259_p2;
reg   [15:0] add_ln191_reg_17116;
wire   [14:0] add_ln191_19_fu_12291_p2;
reg   [14:0] add_ln191_19_reg_17121;
wire   [13:0] add_ln191_20_fu_12297_p2;
reg   [13:0] add_ln191_20_reg_17126;
wire   [12:0] add_ln191_22_fu_12309_p2;
reg   [12:0] add_ln191_22_reg_17131;
wire   [12:0] add_ln191_28_fu_12321_p2;
reg   [12:0] add_ln191_28_reg_17136;
wire   [13:0] add_ln191_30_fu_12327_p2;
reg   [13:0] add_ln191_30_reg_17141;
wire   [14:0] add_ln191_34_fu_12353_p2;
reg   [14:0] add_ln191_34_reg_17146;
wire   [15:0] add_ln191_36_fu_12363_p2;
reg   [15:0] add_ln191_36_reg_17151;
wire   [13:0] add_ln191_37_fu_12369_p2;
reg   [13:0] add_ln191_37_reg_17156;
wire   [13:0] add_ln191_44_fu_12375_p2;
reg   [13:0] add_ln191_44_reg_17161;
wire   [13:0] add_ln191_46_fu_12387_p2;
reg   [13:0] add_ln191_46_reg_17166;
wire   [13:0] add_ln191_48_fu_12393_p2;
reg   [13:0] add_ln191_48_reg_17171;
wire   [13:0] add_ln191_49_fu_12399_p2;
reg   [13:0] add_ln191_49_reg_17176;
wire   [14:0] add_ln191_64_fu_12428_p2;
reg   [14:0] add_ln191_64_reg_17181;
wire   [13:0] add_ln191_65_fu_12434_p2;
reg   [13:0] add_ln191_65_reg_17186;
wire   [13:0] add_ln191_67_fu_12446_p2;
reg   [13:0] add_ln191_67_reg_17191;
wire   [15:0] add_ln191_77_fu_12481_p2;
reg   [15:0] add_ln191_77_reg_17196;
wire   [13:0] add_ln191_78_fu_12487_p2;
reg   [13:0] add_ln191_78_reg_17201;
wire   [13:0] add_ln191_79_fu_12493_p2;
reg   [13:0] add_ln191_79_reg_17206;
wire   [13:0] add_ln191_85_fu_12529_p2;
reg   [13:0] add_ln191_85_reg_17211;
wire   [15:0] add_ln191_94_fu_12564_p2;
reg   [15:0] add_ln191_94_reg_17216;
wire   [14:0] add_ln191_98_fu_12596_p2;
reg   [14:0] add_ln191_98_reg_17221;
wire   [13:0] add_ln191_101_fu_12608_p2;
reg   [13:0] add_ln191_101_reg_17226;
wire   [15:0] add_ln191_111_fu_12643_p2;
reg   [15:0] add_ln191_111_reg_17231;
wire   [14:0] add_ln191_114_fu_12669_p2;
reg   [14:0] add_ln191_114_reg_17236;
wire   [14:0] add_ln191_118_fu_12701_p2;
reg   [14:0] add_ln191_118_reg_17241;
wire   [15:0] add_ln191_120_fu_12711_p2;
reg   [15:0] add_ln191_120_reg_17246;
wire   [13:0] add_ln191_127_fu_12725_p2;
reg   [13:0] add_ln191_127_reg_17251;
wire   [12:0] add_ln191_130_fu_12731_p2;
reg   [12:0] add_ln191_130_reg_17256;
wire   [13:0] add_ln191_135_fu_12743_p2;
reg   [13:0] add_ln191_135_reg_17261;
wire  signed [12:0] mul_ln181_2_fu_13932_p2;
reg  signed [12:0] mul_ln181_2_reg_17266;
wire  signed [12:0] mul_ln181_10_fu_13937_p2;
reg  signed [12:0] mul_ln181_10_reg_17271;
wire  signed [12:0] mul_ln181_37_fu_13942_p2;
reg  signed [12:0] mul_ln181_37_reg_17276;
wire  signed [12:0] mul_ln181_39_fu_13947_p2;
reg  signed [12:0] mul_ln181_39_reg_17281;
wire   [15:0] add_ln191_14_fu_12841_p2;
reg   [15:0] add_ln191_14_reg_17286;
wire   [14:0] add_ln191_23_fu_12853_p2;
reg   [14:0] add_ln191_23_reg_17291;
wire   [15:0] add_ln191_5_fu_12920_p2;
reg   [15:0] add_ln191_5_reg_17296;
wire   [14:0] add_ln191_69_fu_12938_p2;
reg   [14:0] add_ln191_69_reg_17302;
wire   [15:0] add_ln191_13_fu_12955_p2;
reg   [15:0] add_ln191_13_reg_17307;
wire   [14:0] add_ln191_122_fu_12963_p2;
reg   [14:0] add_ln191_122_reg_17313;
wire  signed [12:0] mul_ln181_13_fu_13952_p2;
reg  signed [12:0] mul_ln181_13_reg_17318;
wire  signed [12:0] mul_ln181_14_fu_13957_p2;
reg  signed [12:0] mul_ln181_14_reg_17323;
wire  signed [12:0] mul_ln181_24_fu_13962_p2;
reg  signed [12:0] mul_ln181_24_reg_17328;
wire  signed [11:0] mul_ln181_26_fu_13968_p2;
reg  signed [11:0] mul_ln181_26_reg_17333;
wire  signed [12:0] mul_ln181_34_fu_13973_p2;
reg  signed [12:0] mul_ln181_34_reg_17338;
wire   [15:0] add_ln191_1_fu_13091_p2;
reg   [15:0] add_ln191_1_reg_17343;
wire   [15:0] add_ln191_29_fu_13119_p2;
reg   [15:0] add_ln191_29_reg_17349;
wire   [13:0] add_ln191_54_fu_13125_p2;
reg   [13:0] add_ln191_54_reg_17354;
wire   [15:0] add_ln191_9_fu_13162_p2;
reg   [15:0] add_ln191_9_reg_17359;
wire   [15:0] add_ln191_128_fu_13178_p2;
reg   [15:0] add_ln191_128_reg_17365;
wire   [13:0] add_ln191_131_fu_13187_p2;
reg   [13:0] add_ln191_131_reg_17370;
wire   [15:0] select_ln195_10_fu_13223_p3;
reg   [15:0] select_ln195_10_reg_17375;
wire   [15:0] add_ln191_3_fu_13298_p2;
reg   [15:0] add_ln191_3_reg_17381;
wire   [15:0] add_ln191_7_fu_13334_p2;
reg   [15:0] add_ln191_7_reg_17387;
wire   [15:0] add_ln191_11_fu_13372_p2;
reg   [15:0] add_ln191_11_reg_17393;
wire   [15:0] add_ln191_15_fu_13428_p2;
reg   [15:0] add_ln191_15_reg_17399;
wire   [15:0] select_ln195_12_fu_13477_p3;
reg   [15:0] select_ln195_12_reg_17405;
wire   [7:0] select_ln225_fu_13519_p3;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage8_subdone;
wire   [0:0] ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170;
wire   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187;
reg   [0:0] ap_phi_reg_pp0_iter1_l1_read_row_offset_f_1_reg_3187;
wire   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199;
reg   [7:0] ap_phi_reg_pp0_iter1_l1_read_row_offset_n_1_reg_3199;
wire   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211;
reg   [15:0] ap_phi_reg_pp0_iter1_l1_maxes_0_new_0_reg_3211;
wire   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222;
reg   [15:0] ap_phi_reg_pp0_iter1_l1_maxes_1_new_0_reg_3222;
wire   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233;
reg   [15:0] ap_phi_reg_pp0_iter1_l1_maxes_2_new_0_reg_3233;
wire   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244;
reg   [15:0] ap_phi_reg_pp0_iter1_l1_maxes_3_new_0_reg_3244;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_write_row_offset_3_reg_3255;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_write_row_offset_4_reg_3267;
wire   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277;
reg   [0:0] ap_phi_reg_pp0_iter1_l1_read_row_offset_f_reg_3277;
wire   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289;
reg   [7:0] ap_phi_reg_pp0_iter1_l1_read_row_offset_n_reg_3289;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_write_row_offset_s_reg_3301;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323;
reg   [0:0] ap_phi_reg_pp0_iter2_l2_read_row_offset_f_reg_3323;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333;
reg   [7:0] ap_phi_reg_pp0_iter2_l2_read_row_offset_n_reg_3333;
reg   [0:0] ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343;
reg   [0:0] ap_phi_reg_pp0_iter2_l2_maxes_0_flag_1_reg_3343;
reg   [15:0] ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_0_new_1_reg_3354;
wire   [15:0] select_ln195_8_fu_13623_p3;
reg   [15:0] ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_1_new_1_reg_3365;
wire   [15:0] select_ln195_9_fu_13631_p3;
reg   [15:0] ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_2_new_1_reg_3376;
reg   [15:0] ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_3_new_1_reg_3387;
wire   [15:0] select_ln195_11_fu_13639_p3;
reg   [15:0] ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_4_new_1_reg_3398;
reg   [15:0] ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_5_new_1_reg_3409;
wire   [15:0] select_ln195_13_fu_13647_p3;
reg   [15:0] ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_6_new_1_reg_3420;
wire   [15:0] select_ln195_14_fu_13655_p3;
reg   [15:0] ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_7_new_1_reg_3431;
wire   [15:0] select_ln195_15_fu_13663_p3;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4;
reg   [0:0] ap_phi_reg_pp0_iter2_l2_read_row_offset_f_1_reg_3442;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3442;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3442;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_l2_read_row_offset_n_1_reg_3454;
wire   [63:0] zext_ln37_fu_3691_p1;
wire   [63:0] zext_ln37_1_fu_3842_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln37_2_fu_3915_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln37_3_fu_4000_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln37_4_fu_4072_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln37_5_fu_4167_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln37_6_fu_4199_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln37_7_fu_4244_p1;
wire   [63:0] zext_ln91_fu_4284_p1;
wire   [63:0] zext_ln131_fu_7338_p1;
wire   [63:0] zext_ln181_fu_7587_p1;
wire   [63:0] zext_ln181_4_fu_7621_p1;
wire   [63:0] zext_ln181_7_fu_7893_p1;
wire   [31:0] select_ln234_fu_3622_p3;
wire   [7:0] select_ln58_fu_3651_p3;
wire   [7:0] grp_fu_3466_p2;
wire   [7:0] select_ln39_15_fu_4153_p3;
wire   [15:0] select_ln147_fu_4356_p3;
wire   [15:0] select_ln136_fu_7450_p3;
wire   [31:0] select_ln242_fu_7699_p3;
wire   [7:0] select_ln242_1_fu_13743_p3;
wire   [0:0] or_ln242_fu_13738_p2;
reg   [7:0] ap_sig_allocacmp_l2_read_row_offset_l;
wire   [15:0] select_ln221_fu_7673_p3;
wire   [15:0] select_ln195_fu_13209_p3;
wire   [15:0] select_ln195_1_fu_13449_p3;
wire   [15:0] select_ln195_2_fu_12969_p3;
wire   [15:0] select_ln195_3_fu_13456_p3;
wire   [15:0] select_ln195_4_fu_13216_p3;
wire   [15:0] select_ln195_5_fu_13463_p3;
wire   [15:0] select_ln195_6_fu_12976_p3;
wire   [15:0] select_ln195_7_fu_13470_p3;
wire   [7:0] select_ln234_1_fu_8026_p3;
wire   [0:0] or_ln234_fu_8021_p2;
wire   [7:0] select_ln234_2_fu_8038_p3;
wire   [0:0] or_ln234_1_fu_8033_p2;
wire    ap_block_pp0_stage8_01001;
wire   [7:0] trunc_ln681_fu_3669_p1;
wire   [2:0] trunc_ln131_fu_7366_p1;
reg   [2:0] grp_fu_3471_p7;
reg   [2:0] grp_fu_3488_p7;
wire   [9:0] trunc_ln30_1_fu_3554_p1;
wire   [20:0] tmp_174_fu_3576_p4;
wire   [1:0] trunc_ln30_fu_3550_p1;
wire   [31:0] add_ln233_fu_3610_p2;
wire   [0:0] icmp_ln58_fu_3645_p2;
wire   [7:0] add_ln38_fu_3725_p2;
wire   [7:0] select_ln39_1_fu_3737_p3;
wire   [15:0] add_ln42_fu_3831_p2;
wire   [7:0] select_ln39_3_fu_3869_p3;
wire   [7:0] add_ln38_2_fu_3880_p2;
wire   [15:0] add_ln42_1_fu_3904_p2;
wire   [15:0] select_ln39_2_fu_3909_p3;
wire   [15:0] add_ln42_2_fu_3937_p2;
wire   [7:0] add_ln38_3_fu_3950_p2;
wire   [7:0] select_ln39_7_fu_3961_p3;
wire   [0:0] or_ln39_1_fu_3989_p2;
wire   [0:0] or_ln39_fu_3985_p2;
wire   [15:0] add_ln42_3_fu_4021_p2;
wire   [7:0] select_ln39_9_fu_4032_p3;
wire   [7:0] add_ln38_5_fu_4042_p2;
wire   [7:0] select_ln39_11_fu_4054_p3;
wire   [15:0] add_ln42_4_fu_4093_p2;
wire   [7:0] select_ln39_13_fu_4109_p3;
wire   [7:0] add_ln38_7_fu_4120_p2;
wire   [0:0] or_ln39_4_fu_4136_p2;
wire   [0:0] or_ln39_3_fu_4132_p2;
wire   [0:0] or_ln39_5_fu_4142_p2;
wire   [15:0] add_ln42_5_fu_4188_p2;
wire   [15:0] add_ln42_6_fu_4220_p2;
wire   [15:0] add_ln42_7_fu_4231_p2;
wire   [15:0] zext_ln68_fu_4275_p1;
wire   [15:0] add_ln82_fu_4278_p2;
wire   [15:0] add_ln82_1_fu_4306_p2;
wire   [15:0] add_ln82_2_fu_4328_p2;
wire   [15:0] add_ln146_fu_4344_p2;
wire   [7:0] zext_ln75_fu_4374_p1;
wire   [7:0] add_ln75_fu_4384_p2;
wire   [2:0] zext_ln75_1_fu_4381_p1;
wire   [2:0] trunc_ln75_fu_4377_p1;
wire   [2:0] add_ln78_fu_4396_p2;
wire   [0:0] icmp_ln76_fu_4390_p2;
wire   [2:0] add_ln76_fu_4402_p2;
wire   [7:0] select_ln75_fu_4416_p3;
wire   [7:0] add_ln75_1_fu_4423_p2;
wire   [2:0] add_ln78_3_fu_4435_p2;
wire   [2:0] add_ln78_1_fu_4441_p2;
wire   [0:0] icmp_ln76_1_fu_4429_p2;
wire   [2:0] add_ln76_1_fu_4447_p2;
wire   [1:0] or_ln_fu_4461_p3;
wire   [7:0] zext_ln75_2_fu_4468_p1;
wire   [7:0] add_ln75_2_fu_4476_p2;
wire   [2:0] zext_ln75_3_fu_4472_p1;
wire   [2:0] add_ln78_2_fu_4488_p2;
wire   [0:0] icmp_ln76_2_fu_4482_p2;
wire   [2:0] add_ln76_2_fu_4494_p2;
wire   [7:0] tmp_1_fu_4508_p8;
wire   [10:0] shl_ln_fu_4523_p3;
wire   [8:0] shl_ln91_1_fu_4535_p3;
wire   [11:0] zext_ln91_2_fu_4531_p1;
wire   [11:0] zext_ln91_5_fu_4547_p1;
wire   [11:0] sub_ln91_fu_4551_p2;
wire   [11:0] shl_ln91_2_fu_4561_p3;
wire   [12:0] zext_ln91_6_fu_4569_p1;
wire   [12:0] zext_ln91_3_fu_4543_p1;
wire   [11:0] sub_ln91_2_fu_4579_p2;
wire   [11:0] zext_ln91_1_fu_4519_p1;
wire   [11:0] sub_ln91_3_fu_4589_p2;
wire   [7:0] tmp_6_fu_4599_p8;
wire   [11:0] shl_ln91_3_fu_4614_p3;
wire   [9:0] shl_ln91_4_fu_4626_p3;
wire   [12:0] zext_ln91_10_fu_4634_p1;
wire   [12:0] zext_ln91_9_fu_4622_p1;
wire   [12:0] sub_ln91_4_fu_4638_p2;
wire   [8:0] shl_ln91_5_fu_4648_p3;
wire   [10:0] shl_ln91_6_fu_4660_p3;
wire   [11:0] zext_ln91_12_fu_4668_p1;
wire   [11:0] zext_ln91_7_fu_4610_p1;
wire   [7:0] tmp_10_fu_4678_p8;
wire   [8:0] shl_ln91_7_fu_4699_p3;
wire   [11:0] tmp_172_fu_4715_p3;
wire   [12:0] zext_ln91_13_fu_4695_p1;
wire   [12:0] zext_ln91_16_fu_4723_p1;
wire   [10:0] shl_ln91_8_fu_4733_p3;
wire   [11:0] zext_ln91_15_fu_4711_p1;
wire   [11:0] zext_ln91_17_fu_4741_p1;
wire   [9:0] shl_ln91_s_fu_4751_p3;
wire   [12:0] zext_ln91_18_fu_4759_p1;
wire   [7:0] tmp_15_fu_4769_p8;
wire   [11:0] shl_ln91_9_fu_4784_p3;
wire   [8:0] shl_ln91_10_fu_4796_p3;
wire   [12:0] zext_ln91_20_fu_4792_p1;
wire   [12:0] zext_ln91_22_fu_4808_p1;
wire   [12:0] sub_ln91_8_fu_4812_p2;
wire  signed [13:0] sext_ln91_7_fu_4818_p1;
wire  signed [13:0] sext_ln91_fu_4557_p1;
wire   [9:0] shl_ln91_11_fu_4828_p3;
wire   [10:0] zext_ln91_24_fu_4840_p1;
wire   [10:0] zext_ln91_19_fu_4780_p1;
wire   [10:0] shl_ln91_12_fu_4850_p3;
wire   [11:0] zext_ln91_21_fu_4804_p1;
wire   [11:0] zext_ln91_25_fu_4858_p1;
wire   [11:0] sub_ln91_10_fu_4862_p2;
wire   [12:0] zext_ln91_23_fu_4836_p1;
wire   [12:0] sub_ln91_11_fu_4872_p2;
wire   [7:0] tmp_20_fu_4882_p8;
wire   [10:0] shl_ln91_13_fu_4897_p3;
wire   [11:0] sub_ln91_12_fu_4909_p2;
wire  signed [12:0] sext_ln91_11_fu_4915_p1;
wire   [12:0] zext_ln91_26_fu_4893_p1;
wire   [12:0] sub_ln91_13_fu_4919_p2;
wire   [11:0] shl_ln91_14_fu_4929_p3;
wire   [9:0] shl_ln91_15_fu_4941_p3;
wire   [12:0] zext_ln91_29_fu_4937_p1;
wire   [12:0] zext_ln91_31_fu_4953_p1;
wire   [12:0] sub_ln91_14_fu_4957_p2;
wire   [11:0] sub_ln91_5_fu_4672_p2;
wire   [11:0] zext_ln91_30_fu_4949_p1;
wire   [10:0] shl_ln91_25_fu_5039_p3;
wire   [11:0] zext_ln91_49_fu_5051_p1;
wire   [11:0] sub_ln91_19_fu_5055_p2;
wire  signed [12:0] sext_ln91_19_fu_5061_p1;
wire   [12:0] sub_ln91_20_fu_5065_p2;
wire  signed [13:0] sext_ln91_13_fu_4963_p1;
wire   [13:0] zext_ln91_11_fu_4656_p1;
wire  signed [13:0] sext_ln91_10_fu_4878_p1;
wire  signed [13:0] sext_ln91_3_fu_4595_p1;
wire  signed [12:0] sext_ln91_9_fu_4868_p1;
wire  signed [12:0] sext_ln91_2_fu_4585_p1;
wire   [11:0] shl_ln91_16_fu_5209_p3;
wire   [9:0] shl_ln91_17_fu_5220_p3;
wire   [12:0] zext_ln91_35_fu_5227_p1;
wire   [12:0] zext_ln91_34_fu_5216_p1;
wire   [12:0] sub_ln91_15_fu_5231_p2;
wire  signed [13:0] sext_ln91_14_fu_5237_p1;
wire   [10:0] tmp_173_fu_5246_p3;
wire   [11:0] zext_ln91_33_fu_5206_p1;
wire   [11:0] zext_ln91_36_fu_5253_p1;
wire   [11:0] sub_ln91_52_fu_5257_p2;
wire  signed [13:0] sext_ln91_15_fu_5263_p1;
wire  signed [13:0] sext_ln91_5_fu_5191_p1;
wire  signed [12:0] grp_fu_13756_p3;
wire   [11:0] shl_ln91_19_fu_5279_p3;
wire   [13:0] zext_ln91_39_fu_5286_p1;
wire  signed [12:0] grp_fu_13764_p3;
wire  signed [13:0] sext_ln91_1_fu_5188_p1;
wire  signed [13:0] sext_ln92_2_fu_5295_p1;
wire   [10:0] shl_ln91_20_fu_5304_p3;
wire   [10:0] shl_ln91_21_fu_5318_p3;
wire   [8:0] shl_ln91_22_fu_5329_p3;
wire   [11:0] zext_ln91_43_fu_5336_p1;
wire   [11:0] zext_ln91_42_fu_5325_p1;
wire   [11:0] sub_ln91_16_fu_5340_p2;
wire  signed [13:0] sext_ln91_16_fu_5346_p1;
wire   [13:0] add_ln92_5_fu_5350_p2;
wire  signed [14:0] sext_ln92_3_fu_5355_p1;
wire   [11:0] shl_ln91_23_fu_5364_p3;
wire   [9:0] shl_ln91_24_fu_5375_p3;
wire   [12:0] zext_ln91_44_fu_5371_p1;
wire   [12:0] zext_ln91_46_fu_5386_p1;
wire   [12:0] sub_ln91_17_fu_5390_p2;
wire   [11:0] zext_ln91_45_fu_5382_p1;
wire   [11:0] sub_ln92_3_fu_5400_p2;
wire   [11:0] zext_ln91_41_fu_5315_p1;
wire   [11:0] sub_ln91_18_fu_5409_p2;
wire  signed [12:0] sext_ln91_18_fu_5415_p1;
wire  signed [12:0] sext_ln92_fu_5200_p1;
wire   [13:0] add_ln92_1_fu_5267_p2;
wire   [11:0] shl_ln91_26_fu_5430_p3;
wire  signed [13:0] sext_ln92_1_fu_5273_p1;
wire   [13:0] zext_ln91_51_fu_5437_p1;
wire   [7:0] tmp_45_fu_5447_p8;
wire   [8:0] shl_ln91_27_fu_5466_p3;
wire   [9:0] shl_ln91_28_fu_5478_p3;
wire   [13:0] add_ln92_4_fu_5298_p2;
wire   [13:0] zext_ln91_55_fu_5486_p1;
wire   [10:0] zext_ln91_53_fu_5462_p1;
wire   [10:0] zext_ln91_56_fu_5496_p1;
wire   [10:0] sub_ln91_53_fu_5500_p2;
wire   [14:0] add_ln92_6_fu_5359_p2;
wire   [14:0] zext_ln92_1_fu_5513_p1;
wire   [10:0] shl_ln91_29_fu_5522_p3;
wire   [8:0] shl_ln91_30_fu_5533_p3;
wire   [11:0] zext_ln91_58_fu_5529_p1;
wire   [11:0] zext_ln91_59_fu_5540_p1;
wire   [11:0] add_ln92_9_fu_5547_p2;
wire  signed [13:0] sext_ln91_17_fu_5396_p1;
wire   [13:0] zext_ln92_2_fu_5553_p1;
wire   [13:0] add_ln92_10_fu_5557_p2;
wire  signed [14:0] sext_ln92_7_fu_5544_p1;
wire  signed [14:0] sext_ln92_8_fu_5563_p1;
wire   [9:0] shl_ln91_31_fu_5573_p3;
wire   [10:0] zext_ln91_60_fu_5580_p1;
wire   [10:0] zext_ln92_fu_5510_p1;
wire   [10:0] sub_ln91_21_fu_5584_p2;
wire   [10:0] shl_ln91_33_fu_5600_p3;
wire   [11:0] zext_ln91_64_fu_5607_p1;
wire   [11:0] sub_ln91_22_fu_5611_p2;
wire  signed [12:0] sext_ln91_23_fu_5617_p1;
wire   [12:0] zext_ln91_62_fu_5594_p1;
wire   [12:0] sub_ln91_23_fu_5621_p2;
wire   [9:0] shl_ln91_34_fu_5631_p3;
wire   [10:0] zext_ln91_66_fu_5642_p1;
wire   [10:0] zext_ln91_63_fu_5597_p1;
wire   [10:0] sub_ln91_24_fu_5646_p2;
wire  signed [13:0] sext_ln91_25_fu_5652_p1;
wire   [13:0] sub_ln92_4_fu_5425_p2;
wire   [7:0] tmp_60_fu_5662_p8;
wire   [10:0] shl_ln91_35_fu_5681_p3;
wire   [8:0] shl_ln91_36_fu_5697_p3;
wire   [11:0] zext_ln91_72_fu_5709_p1;
wire   [11:0] zext_ln91_70_fu_5693_p1;
wire   [11:0] tmp_175_fu_5719_p3;
wire   [12:0] zext_ln91_67_fu_5673_p1;
wire   [12:0] zext_ln91_73_fu_5727_p1;
wire   [12:0] sub_ln91_54_fu_5731_p2;
wire   [12:0] zext_ln91_71_fu_5705_p1;
wire   [12:0] sub_ln91_26_fu_5741_p2;
wire   [11:0] shl_ln91_37_fu_5751_p3;
wire   [9:0] shl_ln91_38_fu_5762_p3;
wire   [12:0] zext_ln91_78_fu_5769_p1;
wire   [12:0] zext_ln91_77_fu_5758_p1;
wire  signed [12:0] sub_ln91_27_fu_5773_p2;
wire   [10:0] shl_ln91_39_fu_5783_p3;
wire   [10:0] shl_ln91_40_fu_5794_p3;
wire   [8:0] shl_ln91_41_fu_5806_p3;
wire   [11:0] zext_ln91_82_fu_5818_p1;
wire   [11:0] zext_ln91_80_fu_5802_p1;
wire   [11:0] sub_ln91_28_fu_5822_p2;
wire   [11:0] shl_ln91_43_fu_5844_p3;
wire   [12:0] zext_ln91_81_fu_5814_p1;
wire   [12:0] zext_ln91_85_fu_5852_p1;
wire   [12:0] sub_ln91_29_fu_5856_p2;
wire   [12:0] zext_ln91_83_fu_5840_p1;
wire   [12:0] sub_ln91_30_fu_5866_p2;
wire   [7:0] tmp_75_fu_5876_p8;
wire   [10:0] shl_ln91_44_fu_5891_p3;
wire   [13:0] zext_ln91_54_fu_5474_p1;
wire   [13:0] sub_ln92_2_fu_5290_p2;
wire   [13:0] add_ln92_13_fu_5903_p2;
wire   [11:0] zext_ln91_68_fu_5677_p1;
wire   [11:0] zext_ln91_87_fu_5899_p1;
wire   [11:0] add_ln92_14_fu_5913_p2;
wire   [12:0] zext_ln91_69_fu_5689_p1;
wire   [12:0] zext_ln92_3_fu_5919_p1;
wire   [12:0] add_ln92_15_fu_5923_p2;
wire  signed [14:0] sext_ln92_10_fu_5909_p1;
wire   [14:0] zext_ln92_4_fu_5929_p1;
wire   [8:0] shl_ln91_45_fu_5939_p3;
wire   [11:0] zext_ln91_88_fu_5947_p1;
wire  signed [11:0] sub_ln91_31_fu_5951_p2;
wire   [11:0] tmp_176_fu_5965_p3;
wire   [12:0] zext_ln91_86_fu_5887_p1;
wire   [12:0] zext_ln91_89_fu_5973_p1;
wire   [12:0] sub_ln91_55_fu_5977_p2;
wire  signed [13:0] sext_ln91_35_fu_5983_p1;
wire  signed [13:0] sext_ln91_28_fu_5747_p1;
wire   [10:0] shl_ln91_46_fu_5996_p3;
wire  signed [12:0] sext_ln91_22_fu_5590_p1;
wire  signed [12:0] sext_ln92_4_fu_5405_p1;
wire   [12:0] add_ln92_21_fu_6007_p2;
wire  signed [13:0] sext_ln92_13_fu_6013_p1;
wire  signed [13:0] grp_fu_13781_p3;
(* use_dsp48 = "no" *) wire   [13:0] add_ln92_23_fu_6017_p2;
wire   [11:0] sub_ln91_35_fu_6026_p2;
wire  signed [12:0] sext_ln91_40_fu_6032_p1;
wire   [12:0] zext_ln91_90_fu_5993_p1;
wire   [12:0] sub_ln91_36_fu_6036_p2;
wire   [12:0] zext_ln91_79_fu_5790_p1;
wire   [11:0] zext_ln91_98_fu_6058_p1;
wire   [11:0] sub_ln91_37_fu_6062_p2;
wire  signed [12:0] sext_ln91_41_fu_6068_p1;
wire   [12:0] zext_ln91_96_fu_6048_p1;
wire   [12:0] sub_ln91_38_fu_6072_p2;
wire   [13:0] sub_ln92_1_fu_5241_p2;
wire  signed [13:0] sext_ln91_42_fu_6078_p1;
wire  signed [13:0] sext_ln91_30_fu_5828_p1;
wire  signed [13:0] sext_ln91_24_fu_5627_p1;
wire   [13:0] add_ln92_27_fu_6087_p2;
wire   [10:0] shl_ln91_51_fu_6114_p3;
wire   [11:0] zext_ln91_103_fu_6122_p1;
wire   [11:0] sub_ln91_39_fu_6126_p2;
wire  signed [12:0] sext_ln91_43_fu_6132_p1;
wire   [12:0] zext_ln91_101_fu_6110_p1;
wire   [11:0] tmp_177_fu_6142_p3;
wire   [12:0] zext_ln91_104_fu_6150_p1;
wire   [12:0] sub_ln91_56_fu_6154_p2;
wire  signed [14:0] sext_ln92_14_fu_6022_p1;
wire   [10:0] shl_ln91_55_fu_6185_p3;
wire   [8:0] shl_ln91_56_fu_6196_p3;
wire   [12:0] zext_ln91_113_fu_6203_p1;
wire   [12:0] zext_ln91_115_fu_6214_p1;
wire  signed [11:0] sext_ln91_21_fu_5506_p1;
wire   [11:0] zext_ln91_40_fu_5311_p1;
wire   [11:0] add_ln92_33_fu_6227_p2;
wire  signed [13:0] sext_ln92_21_fu_6224_p1;
wire  signed [13:0] sext_ln92_22_fu_6233_p1;
wire  signed [13:0] sext_ln91_34_fu_5961_p1;
wire  signed [13:0] sext_ln91_27_fu_5737_p1;
wire   [13:0] add_ln92_35_fu_6243_p2;
wire   [12:0] zext_ln91_38_fu_5276_p1;
wire   [12:0] sub_ln91_41_fu_6218_p2;
wire   [12:0] add_ln92_36_fu_6253_p2;
wire  signed [13:0] sext_ln91_44_fu_6160_p1;
wire  signed [13:0] sext_ln92_25_fu_6259_p1;
wire   [13:0] add_ln92_37_fu_6263_p2;
wire  signed [14:0] sext_ln92_24_fu_6249_p1;
wire  signed [14:0] sext_ln92_26_fu_6269_p1;
wire   [10:0] shl_ln91_62_fu_6290_p3;
wire   [11:0] zext_ln91_124_fu_6297_p1;
wire   [11:0] sub_ln91_44_fu_6301_p2;
wire   [8:0] shl_ln91_63_fu_6311_p3;
wire   [12:0] zext_ln91_125_fu_6318_p1;
wire  signed [13:0] sext_ln91_32_fu_5872_p1;
wire   [13:0] zext_ln91_65_fu_5638_p1;
wire   [12:0] sub_ln91_46_fu_6322_p2;
wire   [12:0] zext_ln91_111_fu_6192_p1;
wire  signed [12:0] add_ln92_43_fu_6334_p2;
wire  signed [12:0] sext_ln91_33_fu_5957_p1;
wire  signed [13:0] sext_ln91_31_fu_5862_p1;
wire  signed [13:0] sext_ln91_6_fu_5194_p1;
wire   [8:0] shl_ln91_18_fu_6378_p3;
wire   [11:0] shl_ln91_32_fu_6395_p3;
wire  signed [13:0] sext_ln92_5_fu_6389_p1;
wire   [13:0] zext_ln91_61_fu_6402_p1;
wire   [14:0] zext_ln91_75_fu_6421_p1;
wire  signed [14:0] sext_ln92_9_fu_6412_p1;
wire   [14:0] zext_ln91_84_fu_6429_p1;
wire  signed [14:0] sext_ln92_11_fu_6438_p1;
wire  signed [14:0] sext_ln92_12_fu_6441_p1;
wire   [8:0] shl_ln91_47_fu_6453_p3;
wire   [11:0] zext_ln91_93_fu_6460_p1;
wire   [11:0] sub_ln91_32_fu_6464_p2;
wire   [9:0] shl_ln91_48_fu_6473_p3;
wire   [10:0] zext_ln91_94_fu_6480_p1;
wire   [10:0] sub_ln91_33_fu_6484_p2;
wire  signed [11:0] sext_ln91_37_fu_6490_p1;
wire   [11:0] zext_ln91_91_fu_6450_p1;
wire   [11:0] sub_ln91_34_fu_6494_p2;
wire   [13:0] sub_ln92_8_fu_6406_p2;
wire  signed [13:0] sext_ln92_15_fu_6504_p1;
wire   [13:0] add_ln92_25_fu_6507_p2;
wire  signed [14:0] sext_ln92_17_fu_6523_p1;
wire  signed [14:0] sext_ln92_18_fu_6526_p1;
wire   [14:0] add_ln92_29_fu_6529_p2;
wire   [14:0] zext_ln91_95_fu_6517_p1;
wire   [14:0] sub_ln92_10_fu_6432_p2;
wire   [14:0] zext_ln91_97_fu_6520_p1;
wire   [14:0] add_ln92_30_fu_6539_p2;
wire   [8:0] shl_ln91_50_fu_6554_p3;
wire   [14:0] zext_ln91_102_fu_6561_p1;
wire   [9:0] tmp_178_fu_6573_p3;
wire   [10:0] zext_ln93_fu_6570_p1;
wire   [10:0] zext_ln91_105_fu_6580_p1;
wire   [10:0] shl_ln91_52_fu_6590_p3;
wire  signed [14:0] sext_ln92_16_fu_6513_p1;
wire   [14:0] zext_ln91_106_fu_6597_p1;
wire   [11:0] shl_ln91_53_fu_6610_p3;
wire  signed [15:0] sext_ln92_19_fu_6535_p1;
wire   [15:0] zext_ln91_108_fu_6617_p1;
wire   [8:0] shl_ln91_54_fu_6627_p3;
wire   [14:0] add_ln92_31_fu_6545_p2;
wire   [14:0] zext_ln91_109_fu_6634_p1;
wire   [12:0] zext_ln91_107_fu_6607_p1;
wire   [12:0] zext_ln91_110_fu_6644_p1;
wire  signed [15:0] sext_ln92_23_fu_6660_p1;
wire  signed [15:0] sext_ln92_27_fu_6663_p1;
wire   [14:0] add_ln92_20_fu_6444_p2;
wire   [14:0] zext_ln91_114_fu_6657_p1;
wire   [10:0] shl_ln91_58_fu_6681_p3;
wire   [8:0] shl_ln91_59_fu_6692_p3;
wire   [11:0] zext_ln91_118_fu_6688_p1;
wire   [11:0] zext_ln91_120_fu_6703_p1;
wire  signed [11:0] sub_ln91_42_fu_6707_p2;
wire   [14:0] zext_ln91_119_fu_6699_p1;
wire   [11:0] shl_ln91_60_fu_6729_p3;
wire   [12:0] zext_ln91_122_fu_6736_p1;
wire   [12:0] zext_ln91_121_fu_6726_p1;
wire   [12:0] sub_ln91_43_fu_6740_p2;
wire  signed [14:0] sext_ln92_6_fu_6392_p1;
wire  signed [14:0] sext_ln92_28_fu_6755_p1;
wire   [14:0] add_ln92_42_fu_6758_p2;
wire  signed [14:0] sext_ln92_30_fu_6764_p1;
wire   [9:0] tmp_180_fu_6785_p3;
wire   [10:0] zext_ln91_126_fu_6776_p1;
wire   [10:0] zext_ln91_129_fu_6792_p1;
wire   [10:0] sub_ln91_59_fu_6796_p2;
wire   [11:0] shl_ln91_64_fu_6806_p3;
wire   [12:0] zext_ln91_130_fu_6813_p1;
wire   [12:0] zext_ln91_127_fu_6779_p1;
wire   [15:0] add_ln92_39_fu_6666_p2;
wire   [15:0] zext_ln91_27_fu_6773_p1;
wire   [10:0] tmp_181_fu_6829_p3;
wire   [11:0] zext_ln91_128_fu_6782_p1;
wire   [11:0] zext_ln91_131_fu_6836_p1;
wire   [11:0] sub_ln91_60_fu_6840_p2;
wire   [10:0] shl_ln91_65_fu_6856_p3;
wire   [11:0] zext_ln91_134_fu_6863_p1;
wire   [11:0] zext_ln91_133_fu_6853_p1;
wire   [9:0] shl_ln91_66_fu_6873_p3;
wire   [14:0] add_ln92_40_fu_6721_p2;
wire   [14:0] zext_ln91_132_fu_6850_p1;
wire   [14:0] sub_ln92_19_fu_6884_p2;
wire   [7:0] tmp_130_fu_6894_p8;
wire   [9:0] shl_ln91_67_fu_6913_p3;
wire   [10:0] zext_ln91_139_fu_6925_p1;
wire   [10:0] zext_ln91_137_fu_6909_p1;
wire   [10:0] sub_ln91_49_fu_6929_p2;
wire   [11:0] tmp_182_fu_6939_p3;
wire   [12:0] zext_ln91_136_fu_6905_p1;
wire   [12:0] zext_ln91_140_fu_6947_p1;
wire   [12:0] sub_ln91_61_fu_6951_p2;
wire   [8:0] shl_ln91_68_fu_6961_p3;
wire   [12:0] zext_ln91_141_fu_6969_p1;
wire   [14:0] add_ln92_45_fu_6767_p2;
wire   [14:0] zext_ln91_138_fu_6921_p1;
wire   [15:0] sub_ln92_14_fu_6621_p2;
wire  signed [15:0] sext_ln91_52_fu_6935_p1;
wire  signed [15:0] sext_ln91_48_fu_6746_p1;
wire   [15:0] add_ln117_4_fu_6985_p2;
wire   [11:0] sub_ln91_48_fu_6867_p2;
wire  signed [11:0] sext_ln91_50_fu_6802_p1;
wire   [11:0] add_ln117_9_fu_6997_p2;
wire  signed [12:0] sext_ln91_36_fu_6469_p1;
wire  signed [12:0] sext_ln117_1_fu_7003_p1;
wire   [14:0] sub_ln92_11_fu_6565_p2;
wire  signed [13:0] sext_ln91_38_fu_6500_p1;
wire  signed [13:0] sext_ln91_53_fu_6957_p1;
wire   [10:0] zext_ln91_135_fu_6880_p1;
wire   [10:0] sub_ln91_57_fu_6584_p2;
wire   [10:0] add_ln117_16_fu_7024_p2;
wire   [14:0] sub_ln92_9_fu_6424_p2;
wire  signed [14:0] sext_ln117_6_fu_7030_p1;
wire   [12:0] sub_ln91_47_fu_6817_p2;
wire   [12:0] add_ln117_19_fu_7040_p2;
wire  signed [13:0] sext_ln91_47_fu_6717_p1;
wire  signed [13:0] sext_ln117_8_fu_7045_p1;
wire   [13:0] add_ln117_20_fu_7049_p2;
wire  signed [13:0] sext_ln91_26_fu_6415_p1;
wire  signed [13:0] sext_ln117_10_fu_7059_p1;
wire   [13:0] add_ln117_22_fu_7062_p2;
wire   [13:0] add_ln117_23_fu_7067_p2;
wire  signed [14:0] sext_ln117_9_fu_7055_p1;
wire  signed [14:0] sext_ln117_11_fu_7073_p1;
wire   [12:0] sub_ln91_50_fu_6973_p2;
wire   [12:0] sub_ln91_45_fu_6750_p2;
wire   [11:0] grp_fu_13805_p3;
wire   [12:0] sub_ln91_58_fu_6648_p2;
wire   [12:0] zext_ln117_fu_7089_p1;
wire  signed [15:0] sext_ln92_31_fu_6890_p1;
wire   [15:0] sub_ln92_18_fu_6823_p2;
wire  signed [12:0] sext_ln91_46_fu_6713_p1;
wire  signed [12:0] sext_ln91_51_fu_6846_p1;
wire   [12:0] add_ln117_33_fu_7104_p2;
wire   [14:0] sub_ln92_16_fu_6672_p2;
wire  signed [14:0] sext_ln117_17_fu_7110_p1;
wire   [14:0] sub_ln92_20_fu_6979_p2;
wire   [9:0] shl_ln91_61_fu_7129_p3;
wire   [14:0] zext_ln91_123_fu_7136_p1;
wire  signed [15:0] sext_ln117_fu_7145_p1;
wire  signed [14:0] sext_ln117_2_fu_7153_p1;
(* use_dsp48 = "no" *) wire   [14:0] add_ln117_13_fu_7156_p2;
wire   [15:0] add_ln117_8_fu_7148_p2;
wire  signed [15:0] sext_ln117_3_fu_7161_p1;
wire   [14:0] sub_ln92_17_fu_7140_p2;
wire  signed [14:0] sext_ln117_4_fu_7171_p1;
wire   [14:0] add_ln117_15_fu_7174_p2;
wire  signed [15:0] sext_ln117_5_fu_7180_p1;
wire  signed [15:0] sext_ln117_7_fu_7184_p1;
wire   [15:0] add_ln117_18_fu_7187_p2;
wire  signed [15:0] sext_ln117_12_fu_7193_p1;
wire  signed [13:0] sext_ln117_13_fu_7202_p1;
wire  signed [13:0] sext_ln117_14_fu_7205_p1;
wire   [13:0] add_ln117_28_fu_7208_p2;
wire  signed [15:0] sext_ln117_16_fu_7218_p1;
wire   [15:0] grp_fu_13830_p3;
wire  signed [15:0] sext_ln117_15_fu_7214_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln117_32_fu_7221_p2;
wire  signed [15:0] sext_ln92_20_fu_7126_p1;
wire  signed [15:0] sext_ln117_19_fu_7235_p1;
wire  signed [15:0] sext_ln117_18_fu_7232_p1;
wire   [15:0] add_ln117_36_fu_7238_p2;
wire   [0:0] icmp_ln124_fu_7258_p2;
wire   [0:0] icmp_ln124_1_fu_7274_p2;
wire   [0:0] icmp_ln124_2_fu_7290_p2;
wire   [0:0] icmp_ln124_3_fu_7306_p2;
wire   [15:0] add_ln135_fu_7418_p2;
wire   [7:0] add_ln139_fu_7430_p2;
wire   [0:0] icmp_ln140_fu_7436_p2;
wire   [7:0] select_ln140_fu_7442_p3;
wire   [7:0] add_ln150_fu_7472_p2;
wire   [0:0] icmp_ln151_fu_7477_p2;
wire   [0:0] tmp_183_fu_7533_p3;
wire   [0:0] icmp_ln160_fu_7527_p2;
wire   [0:0] xor_ln160_fu_7541_p2;
wire   [0:0] tmp_184_fu_7557_p3;
wire   [15:0] zext_ln165_fu_7565_p1;
wire   [15:0] local_col_index_fu_7569_p2;
wire   [16:0] add_ln181_fu_7615_p2;
wire   [2:0] trunc_ln160_fu_7519_p1;
wire   [15:0] add_ln220_fu_7661_p2;
wire   [31:0] add_ln241_fu_7687_p2;
wire   [7:0] zext_ln170_1_fu_7717_p1;
wire   [7:0] add_ln170_fu_7727_p2;
wire   [2:0] zext_ln170_2_fu_7720_p1;
wire   [2:0] trunc_ln170_fu_7723_p1;
wire   [2:0] add_ln173_fu_7739_p2;
wire   [0:0] icmp_ln171_fu_7733_p2;
wire   [2:0] add_ln171_fu_7745_p2;
wire   [7:0] tmp_138_fu_7759_p8;
wire   [7:0] tmp_139_fu_7777_p8;
wire   [7:0] tmp_140_fu_7802_p8;
wire   [7:0] tmp_141_fu_7820_p8;
wire   [7:0] tmp_142_fu_7845_p8;
wire   [7:0] tmp_143_fu_7863_p8;
wire   [16:0] add_ln181_4_fu_7888_p2;
wire   [7:0] select_ln170_fu_7921_p3;
wire   [7:0] add_ln170_1_fu_7928_p2;
wire   [2:0] add_ln173_3_fu_7940_p2;
wire   [2:0] add_ln173_1_fu_7946_p2;
wire   [0:0] icmp_ln171_1_fu_7934_p2;
wire   [2:0] add_ln171_1_fu_7952_p2;
wire   [1:0] or_ln1_fu_7968_p3;
wire   [7:0] zext_ln170_3_fu_7975_p1;
wire   [7:0] add_ln170_2_fu_7983_p2;
wire   [2:0] zext_ln170_4_fu_7979_p1;
wire   [2:0] add_ln173_2_fu_7995_p2;
wire   [0:0] icmp_ln171_2_fu_7989_p2;
wire   [2:0] add_ln171_2_fu_8001_p2;
wire   [7:0] add_ln238_fu_8015_p2;
wire   [7:0] tmp_136_fu_8057_p8;
wire   [7:0] tmp_137_fu_8068_p8;
wire   [7:0] mul_ln181_1_fu_8090_p1;
wire   [7:0] mul_ln181_4_fu_8109_p1;
wire   [7:0] tmp_144_fu_8135_p8;
wire   [7:0] tmp_145_fu_8152_p8;
wire   [7:0] mul_ln181_16_fu_8196_p1;
wire   [7:0] tmp_154_fu_8209_p8;
wire   [7:0] tmp_155_fu_8220_p8;
wire   [7:0] mul_ln181_fu_8245_p1;
wire   [7:0] mul_ln181_5_fu_8250_p1;
wire   [7:0] mul_ln181_7_fu_8255_p1;
wire   [7:0] tmp_146_fu_8270_p8;
wire   [7:0] tmp_147_fu_8281_p8;
wire   [7:0] tmp_160_fu_8333_p8;
wire   [7:0] tmp_161_fu_8344_p8;
wire   [7:0] tmp_162_fu_8362_p8;
wire   [7:0] tmp_163_fu_8373_p8;
wire   [7:0] tmp_164_fu_8391_p8;
wire   [7:0] tmp_165_fu_8402_p8;
wire   [10:0] shl_ln181_4_fu_8426_p3;
wire   [11:0] zext_ln181_14_fu_8433_p1;
wire   [11:0] sub_ln181_4_fu_8437_p2;
wire   [8:0] shl_ln181_5_fu_8447_p3;
wire  signed [12:0] sext_ln181_8_fu_8443_p1;
wire   [12:0] zext_ln181_15_fu_8454_p1;
wire   [11:0] sub_ln181_109_fu_8464_p2;
wire  signed [12:0] sext_ln181_9_fu_8469_p1;
wire   [12:0] sub_ln181_5_fu_8458_p2;
wire   [12:0] select_ln181_8_fu_8473_p3;
wire   [11:0] shl_ln181_6_fu_8484_p3;
wire   [11:0] select_ln181_9_fu_8495_p3;
wire   [12:0] zext_ln181_17_fu_8502_p1;
wire   [12:0] sub_ln181_6_fu_8506_p2;
wire   [8:0] zext_ln181_12_fu_8420_p1;
wire   [8:0] sub_ln181_7_fu_8516_p2;
wire  signed [11:0] sext_ln181_12_fu_8522_p1;
wire   [11:0] select_ln181_10_fu_8526_p3;
wire   [9:0] shl_ln181_7_fu_8537_p3;
wire   [12:0] zext_ln181_18_fu_8544_p1;
wire   [12:0] select_ln181_11_fu_8548_p3;
wire   [12:0] select_ln181_13_fu_8564_p3;
wire   [8:0] select_ln181_14_fu_8574_p3;
wire   [12:0] zext_ln181_19_fu_8581_p1;
wire   [12:0] zext_ln181_16_fu_8491_p1;
wire   [9:0] shl_ln181_3_fu_8606_p3;
wire   [10:0] zext_ln181_37_fu_8617_p1;
wire   [10:0] sub_ln181_15_fu_8621_p2;
wire  signed [11:0] sext_ln181_29_fu_8627_p1;
wire   [10:0] shl_ln181_10_fu_8636_p3;
wire   [8:0] shl_ln181_11_fu_8647_p3;
wire   [11:0] zext_ln181_41_fu_8662_p1;
wire  signed [11:0] sub_ln181_17_fu_8666_p2;
wire   [11:0] sub_ln181_16_fu_8631_p2;
wire   [11:0] select_ln181_24_fu_8676_p3;
wire   [11:0] shl_ln181_12_fu_8687_p3;
wire   [12:0] zext_ln181_42_fu_8694_p1;
wire  signed [12:0] sext_ln181_30_fu_8672_p1;
wire   [12:0] sub_ln181_18_fu_8698_p2;
wire   [12:0] select_ln181_25_fu_8704_p3;
wire   [9:0] zext_ln181_40_fu_8658_p1;
wire   [9:0] sub_ln181_19_fu_8715_p2;
wire   [9:0] zext_ln181_34_fu_8600_p1;
wire   [9:0] select_ln181_26_fu_8721_p3;
wire   [12:0] zext_ln181_36_fu_8613_p1;
wire   [12:0] sub_ln181_20_fu_8732_p2;
wire   [12:0] select_ln181_27_fu_8738_p3;
wire   [12:0] zext_ln181_31_fu_8594_p1;
wire   [11:0] add_ln181_2_fu_8755_p2;
wire   [12:0] zext_ln181_43_fu_8761_p1;
wire   [12:0] sub_ln181_112_fu_8749_p2;
wire   [12:0] select_ln181_28_fu_8765_p3;
wire   [10:0] zext_ln181_33_fu_8597_p1;
wire   [10:0] sub_ln181_113_fu_8776_p2;
wire   [10:0] zext_ln181_39_fu_8654_p1;
wire   [10:0] select_ln181_29_fu_8782_p3;
wire   [7:0] mul_ln181_9_fu_8793_p1;
wire   [10:0] tmp_189_fu_8815_p3;
wire   [11:0] zext_ln181_56_fu_8801_p1;
wire   [10:0] zext_ln181_64_fu_8839_p1;
wire   [10:0] sub_ln181_24_fu_8843_p2;
wire  signed [11:0] sext_ln181_45_fu_8849_p1;
wire   [11:0] sub_ln181_115_fu_8826_p2;
wire   [11:0] select_ln181_40_fu_8853_p3;
wire   [9:0] zext_ln181_59_fu_8811_p1;
wire   [9:0] sub_ln181_27_fu_8864_p2;
wire   [7:0] mul_ln181_12_fu_8874_p1;
wire   [12:0] mul_ln181_12_fu_8874_p2;
wire  signed [12:0] sext_ln181_48_fu_8870_p1;
wire   [12:0] select_ln181_42_fu_8880_p3;
wire   [10:0] shl_ln181_21_fu_8897_p3;
wire   [8:0] shl_ln181_22_fu_8912_p3;
wire   [11:0] zext_ln181_87_fu_8931_p1;
wire   [11:0] zext_ln181_83_fu_8908_p1;
wire   [11:0] sub_ln181_40_fu_8935_p2;
wire   [11:0] tmp_191_fu_8945_p3;
wire   [12:0] zext_ln181_88_fu_8952_p1;
wire   [12:0] sub_ln181_119_fu_8956_p2;
wire  signed [12:0] sext_ln181_65_fu_8941_p1;
wire   [9:0] zext_ln181_86_fu_8927_p1;
wire   [9:0] zext_ln181_80_fu_8891_p1;
wire   [9:0] sub_ln181_41_fu_8968_p2;
wire   [9:0] shl_ln181_23_fu_8984_p3;
wire   [10:0] zext_ln181_81_fu_8894_p1;
wire   [10:0] zext_ln181_89_fu_8991_p1;
wire   [10:0] add_ln181_7_fu_8995_p2;
wire   [10:0] zext_ln181_85_fu_8923_p1;
wire   [10:0] select_ln181_58_fu_9001_p3;
wire   [12:0] zext_ln181_82_fu_8904_p1;
wire   [12:0] select_ln181_59_fu_9012_p3;
wire   [10:0] sub_ln181_42_fu_9025_p2;
wire  signed [12:0] sext_ln181_69_fu_9031_p1;
wire   [12:0] select_ln181_61_fu_9035_p3;
wire   [12:0] zext_ln181_84_fu_8919_p1;
wire   [12:0] sub_ln181_43_fu_9046_p2;
wire   [12:0] select_ln181_62_fu_9052_p3;
wire   [7:0] tmp_152_fu_9063_p8;
wire   [7:0] tmp_153_fu_9074_p8;
wire   [7:0] mul_ln181_18_fu_9096_p1;
wire   [11:0] shl_ln181_28_fu_9105_p3;
wire   [9:0] shl_ln181_29_fu_9116_p3;
wire   [12:0] zext_ln181_105_fu_9123_p1;
wire   [12:0] zext_ln181_104_fu_9112_p1;
wire   [10:0] shl_ln181_30_fu_9133_p3;
wire   [12:0] zext_ln181_107_fu_9144_p1;
wire   [12:0] sub_ln181_51_fu_9127_p2;
wire   [12:0] select_ln181_70_fu_9148_p3;
wire   [11:0] zext_ln181_103_fu_9102_p1;
wire   [11:0] zext_ln181_106_fu_9140_p1;
wire   [11:0] sub_ln181_121_fu_9159_p2;
wire   [8:0] shl_ln181_31_fu_9169_p3;
wire   [12:0] zext_ln181_109_fu_9180_p1;
wire   [12:0] sub_ln181_52_fu_9184_p2;
wire  signed [12:0] sext_ln181_83_fu_9165_p1;
wire   [12:0] select_ln181_71_fu_9190_p3;
wire  signed [11:0] sub_ln181_53_fu_9201_p2;
wire   [11:0] select_ln181_72_fu_9211_p3;
wire   [11:0] zext_ln181_108_fu_9176_p1;
wire   [11:0] sub_ln181_55_fu_9228_p2;
wire  signed [12:0] sext_ln181_87_fu_9234_p1;
wire   [12:0] sub_ln181_54_fu_9222_p2;
wire   [12:0] sub_ln181_56_fu_9248_p2;
wire  signed [12:0] sext_ln181_85_fu_9207_p1;
wire   [12:0] select_ln181_76_fu_9254_p3;
wire   [11:0] shl_ln181_36_fu_9277_p3;
wire   [12:0] zext_ln181_125_fu_9284_p1;
wire   [12:0] sub_ln181_60_fu_9288_p2;
wire   [12:0] select_ln181_87_fu_9293_p3;
wire  signed [13:0] sext_ln181_46_fu_8860_p1;
wire  signed [13:0] sext_ln181_10_fu_8480_p1;
wire  signed [13:0] sext_ln181_31_fu_8683_p1;
wire   [13:0] add_ln181_10_fu_9304_p2;
wire  signed [13:0] sext_ln181_99_fu_9300_p1;
wire  signed [13:0] sext_ln181_84_fu_9197_p1;
wire   [9:0] shl_ln181_37_fu_9322_p3;
wire   [10:0] zext_ln181_127_fu_9333_p1;
wire  signed [10:0] sub_ln181_61_fu_9337_p2;
wire   [12:0] zext_ln181_126_fu_9329_p1;
wire   [12:0] sub_ln181_62_fu_9351_p2;
wire  signed [12:0] sext_ln181_103_fu_9347_p1;
wire   [12:0] select_ln181_88_fu_9357_p3;
wire   [10:0] tmp_192_fu_9368_p3;
wire   [11:0] zext_ln181_124_fu_9271_p1;
wire   [11:0] zext_ln181_128_fu_9375_p1;
wire   [11:0] sub_ln181_124_fu_9379_p2;
wire   [10:0] zext_ln181_122_fu_9268_p1;
wire   [10:0] add_ln181_15_fu_9392_p2;
wire   [12:0] zext_ln181_129_fu_9398_p1;
wire   [12:0] select_ln181_90_fu_9402_p3;
wire  signed [11:0] sext_ln181_102_fu_9343_p1;
wire   [8:0] shl_ln181_38_fu_9426_p3;
wire   [11:0] zext_ln181_131_fu_9433_p1;
wire   [11:0] sub_ln181_64_fu_9437_p2;
wire   [11:0] sub_ln181_63_fu_9420_p2;
wire   [11:0] select_ln181_92_fu_9443_p3;
wire  signed [13:0] sext_ln181_82_fu_9155_p1;
wire  signed [13:0] sext_ln181_98_fu_9274_p1;
wire   [13:0] add_ln191_6_fu_9491_p2;
wire   [12:0] select_ln181_55_fu_8961_p3;
wire   [12:0] zext_ln181_35_fu_8603_p1;
wire   [12:0] add_ln191_8_fu_9501_p2;
wire   [13:0] zext_ln181_13_fu_8423_p1;
wire  signed [13:0] sext_ln191_2_fu_9507_p1;
wire   [13:0] add_ln191_10_fu_9511_p2;
wire  signed [14:0] sext_ln191_1_fu_9497_p1;
wire  signed [14:0] sext_ln191_3_fu_9517_p1;
wire  signed [13:0] sext_ln181_86_fu_9218_p1;
wire  signed [13:0] sext_ln181_104_fu_9364_p1;
wire   [13:0] add_ln191_39_fu_9527_p2;
wire  signed [13:0] sext_ln181_67_fu_8981_p1;
wire  signed [13:0] sext_ln181_32_fu_8711_p1;
wire  signed [13:0] sext_ln181_11_fu_8512_p1;
wire   [13:0] add_ln191_40_fu_9537_p2;
wire   [13:0] add_ln191_41_fu_9543_p2;
wire  signed [14:0] sext_ln191_19_fu_9533_p1;
wire  signed [14:0] sext_ln191_20_fu_9549_p1;
wire   [11:0] zext_ln181_90_fu_9008_p1;
wire  signed [11:0] sext_ln181_33_fu_8728_p1;
wire   [11:0] add_ln191_57_fu_9559_p2;
wire  signed [12:0] sext_ln181_13_fu_8533_p1;
wire  signed [12:0] sext_ln191_29_fu_9565_p1;
wire  signed [13:0] sext_ln181_22_fu_8591_p1;
wire  signed [13:0] sext_ln181_49_fu_8887_p1;
wire  signed [13:0] sext_ln181_89_fu_9245_p1;
wire  signed [13:0] sext_ln181_106_fu_9409_p1;
wire   [13:0] add_ln191_73_fu_9581_p2;
wire  signed [13:0] sext_ln181_68_fu_9018_p1;
wire  signed [13:0] sext_ln181_34_fu_8745_p1;
wire   [13:0] add_ln191_74_fu_9591_p2;
wire  signed [14:0] sext_ln181_14_fu_8554_p1;
wire  signed [14:0] sext_ln191_40_fu_9597_p1;
wire  signed [14:0] sext_ln191_39_fu_9587_p1;
wire   [14:0] add_ln191_75_fu_9601_p2;
wire   [13:0] zext_ln181_91_fu_9022_p1;
wire  signed [13:0] sext_ln181_35_fu_8772_p1;
wire  signed [13:0] sext_ln181_90_fu_9261_p1;
wire  signed [13:0] sext_ln181_107_fu_9450_p1;
wire   [13:0] add_ln191_107_fu_9619_p2;
wire  signed [13:0] sext_ln181_70_fu_9042_p1;
wire  signed [13:0] sext_ln181_36_fu_8789_p1;
wire  signed [13:0] sext_ln181_16_fu_8570_p1;
wire   [13:0] add_ln191_108_fu_9629_p2;
wire   [13:0] add_ln191_109_fu_9635_p2;
wire  signed [14:0] sext_ln191_60_fu_9625_p1;
wire  signed [14:0] sext_ln191_61_fu_9641_p1;
wire  signed [13:0] sext_ln181_71_fu_9059_p1;
wire  signed [13:0] sext_ln181_91_fu_9265_p1;
wire   [11:0] add_ln181_3_fu_9663_p2;
wire   [11:0] select_ln181_30_fu_9667_p3;
wire   [7:0] tmp_148_fu_9677_p8;
wire   [7:0] tmp_149_fu_9688_p8;
wire   [8:0] zext_ln181_68_fu_9706_p1;
wire   [7:0] mul_ln181_19_fu_9722_p1;
wire   [7:0] tmp_156_fu_9731_p8;
wire   [7:0] tmp_157_fu_9742_p8;
wire   [7:0] mul_ln181_23_fu_9764_p1;
wire   [7:0] mul_ln181_25_fu_9770_p1;
wire  signed [14:0] sext_ln181_66_fu_9716_p1;
wire  signed [14:0] sext_ln181_101_fu_9779_p1;
wire  signed [14:0] sext_ln181_100_fu_9776_p1;
wire   [14:0] add_ln181_13_fu_9782_p2;
wire   [10:0] shl_ln181_46_fu_9803_p3;
wire   [11:0] zext_ln181_152_fu_9814_p1;
wire   [11:0] sub_ln181_80_fu_9818_p2;
wire   [11:0] select_ln181_108_fu_9824_p3;
wire  signed [12:0] sext_ln181_126_fu_9831_p1;
wire   [7:0] tmp_166_fu_9840_p8;
wire   [7:0] tmp_167_fu_9851_p8;
wire   [7:0] tmp_168_fu_9869_p8;
wire   [7:0] tmp_169_fu_9880_p8;
wire   [7:0] tmp_170_fu_9898_p8;
wire   [7:0] tmp_171_fu_9909_p8;
wire  signed [13:0] sext_ln181_88_fu_9728_p1;
wire  signed [13:0] sext_ln181_105_fu_9794_p1;
wire   [13:0] add_ln191_56_fu_9927_p2;
wire  signed [13:0] sext_ln191_30_fu_9933_p1;
wire   [12:0] zext_ln181_130_fu_9797_p1;
(* use_dsp48 = "no" *) wire   [12:0] add_ln191_90_fu_9942_p2;
wire  signed [14:0] sext_ln181_15_fu_9657_p1;
wire  signed [14:0] sext_ln191_51_fu_9951_p1;
wire  signed [14:0] sext_ln191_50_fu_9947_p1;
wire   [14:0] add_ln191_92_fu_9954_p2;
wire   [12:0] zext_ln181_151_fu_9810_p1;
wire   [12:0] zext_ln181_44_fu_9673_p1;
wire  signed [13:0] sext_ln181_17_fu_9660_p1;
wire  signed [13:0] sext_ln181_108_fu_9800_p1;
wire   [12:0] select_ln181_fu_9981_p3;
wire   [8:0] shl_ln1_fu_9991_p3;
wire   [9:0] zext_ln181_5_fu_10002_p1;
wire  signed [9:0] sub_ln181_fu_10006_p2;
wire  signed [12:0] sext_ln181_1_fu_10012_p1;
wire   [9:0] shl_ln181_1_fu_10022_p3;
wire   [10:0] zext_ln181_6_fu_10029_p1;
wire  signed [10:0] sub_ln181_1_fu_10033_p2;
wire   [10:0] select_ln181_2_fu_10043_p3;
wire  signed [11:0] sext_ln181_3_fu_10050_p1;
wire   [11:0] zext_ln181_2_fu_9978_p1;
wire   [11:0] sub_ln181_2_fu_10054_p2;
wire   [9:0] select_ln181_3_fu_10064_p3;
wire   [11:0] shl_ln181_2_fu_10075_p3;
wire   [12:0] zext_ln181_8_fu_10082_p1;
wire   [12:0] zext_ln181_3_fu_9998_p1;
wire  signed [12:0] sext_ln181_2_fu_10039_p1;
wire   [12:0] sub_ln181_3_fu_10086_p2;
wire   [12:0] select_ln181_4_fu_10092_p3;
wire   [9:0] select_ln181_5_fu_10103_p3;
wire   [11:0] shl_ln181_8_fu_10123_p3;
wire   [8:0] shl_ln181_9_fu_10134_p3;
wire   [12:0] zext_ln181_26_fu_10145_p1;
wire   [12:0] zext_ln181_24_fu_10130_p1;
wire   [10:0] shl_ln181_s_fu_10155_p3;
wire   [11:0] zext_ln181_25_fu_10141_p1;
wire   [11:0] zext_ln181_27_fu_10162_p1;
wire  signed [11:0] sub_ln181_10_fu_10166_p2;
wire  signed [12:0] sext_ln181_18_fu_10172_p1;
wire   [12:0] sub_ln181_9_fu_10149_p2;
wire   [9:0] tmp_185_fu_10183_p3;
wire   [10:0] zext_ln181_21_fu_10114_p1;
wire   [10:0] zext_ln181_28_fu_10190_p1;
wire   [10:0] sub_ln181_110_fu_10194_p2;
wire   [10:0] select_ln181_16_fu_10200_p3;
wire   [11:0] zext_ln181_23_fu_10120_p1;
wire   [11:0] add_ln181_1_fu_10211_p2;
wire   [11:0] sub_ln181_11_fu_10221_p2;
wire  signed [12:0] sext_ln181_20_fu_10227_p1;
wire   [12:0] zext_ln181_29_fu_10217_p1;
wire   [12:0] select_ln181_17_fu_10231_p3;
wire   [12:0] zext_ln181_30_fu_10248_p1;
wire   [12:0] sub_ln181_12_fu_10242_p2;
wire   [12:0] select_ln181_19_fu_10252_p3;
wire   [12:0] sub_ln181_111_fu_10263_p2;
wire   [12:0] select_ln181_20_fu_10268_p3;
wire   [8:0] zext_ln181_22_fu_10117_p1;
wire   [8:0] sub_ln181_13_fu_10279_p2;
wire  signed [11:0] sext_ln181_25_fu_10285_p1;
wire   [11:0] select_ln181_21_fu_10289_p3;
wire  signed [12:0] sext_ln181_26_fu_10296_p1;
wire   [12:0] zext_ln181_9_fu_10110_p1;
wire   [12:0] sub_ln181_14_fu_10300_p2;
wire   [10:0] shl_ln181_13_fu_10313_p3;
wire   [12:0] zext_ln181_48_fu_10324_p1;
wire   [12:0] select_ln181_31_fu_10328_p3;
wire   [8:0] shl_ln181_14_fu_10338_p3;
wire   [11:0] zext_ln181_47_fu_10320_p1;
wire   [11:0] zext_ln181_50_fu_10349_p1;
wire  signed [11:0] sub_ln181_21_fu_10353_p2;
wire   [11:0] select_ln181_32_fu_10363_p3;
wire   [11:0] zext_ln181_45_fu_10310_p1;
wire   [11:0] add_ln181_5_fu_10374_p2;
wire  signed [12:0] sext_ln181_38_fu_10359_p1;
wire   [12:0] zext_ln181_51_fu_10380_p1;
wire   [12:0] select_ln181_33_fu_10384_p3;
wire   [9:0] tmp_187_fu_10395_p3;
wire   [11:0] zext_ln181_52_fu_10402_p1;
wire   [11:0] tmp_188_fu_10406_p3;
wire   [11:0] select_ln181_34_fu_10413_p3;
wire   [12:0] zext_ln181_53_fu_10420_p1;
wire   [11:0] sub_ln181_22_fu_10432_p2;
wire  signed [12:0] sext_ln181_43_fu_10438_p1;
wire   [12:0] zext_ln181_49_fu_10345_p1;
wire   [12:0] sub_ln181_23_fu_10442_p2;
wire   [12:0] select_ln181_37_fu_10448_p3;
wire   [11:0] select_ln181_38_fu_10459_p3;
wire   [8:0] zext_ln181_57_fu_10470_p1;
wire   [8:0] select_ln181_39_fu_10479_p3;
wire   [11:0] shl_ln181_17_fu_10492_p3;
wire   [12:0] zext_ln181_65_fu_10499_p1;
wire   [12:0] zext_ln181_60_fu_10476_p1;
wire   [12:0] sub_ln181_26_fu_10508_p2;
wire   [12:0] sub_ln181_25_fu_10503_p2;
wire   [12:0] select_ln181_41_fu_10514_p3;
wire   [12:0] zext_ln181_63_fu_10489_p1;
wire   [11:0] zext_ln181_58_fu_10473_p1;
wire   [11:0] sub_ln181_29_fu_10531_p2;
wire  signed [12:0] sext_ln181_50_fu_10536_p1;
wire   [12:0] sub_ln181_28_fu_10525_p2;
wire   [12:0] select_ln181_43_fu_10540_p3;
wire   [12:0] sub_ln181_116_fu_10557_p2;
wire   [12:0] sub_ln181_30_fu_10551_p2;
wire   [12:0] select_ln181_44_fu_10562_p3;
wire   [11:0] sub_ln181_32_fu_10579_p2;
wire  signed [12:0] sext_ln181_53_fu_10584_p1;
wire   [12:0] sub_ln181_33_fu_10588_p2;
wire   [12:0] sub_ln181_31_fu_10573_p2;
wire   [12:0] select_ln181_45_fu_10593_p3;
wire   [11:0] shl_ln181_18_fu_10613_p3;
wire   [8:0] shl_ln181_19_fu_10624_p3;
wire   [12:0] zext_ln181_70_fu_10620_p1;
wire   [12:0] zext_ln181_72_fu_10635_p1;
wire   [10:0] tmp_190_fu_10645_p3;
wire   [11:0] zext_ln181_69_fu_10610_p1;
wire   [11:0] zext_ln181_73_fu_10652_p1;
wire   [11:0] sub_ln181_117_fu_10656_p2;
wire  signed [12:0] sext_ln181_56_fu_10662_p1;
wire   [12:0] sub_ln181_34_fu_10639_p2;
wire   [12:0] select_ln181_47_fu_10666_p3;
wire   [11:0] zext_ln181_71_fu_10631_p1;
wire   [11:0] sub_ln181_35_fu_10677_p2;
wire   [11:0] select_ln181_49_fu_10683_p3;
wire   [8:0] select_ln181_50_fu_10694_p3;
wire   [11:0] sub_ln181_37_fu_10704_p2;
wire   [12:0] sub_ln181_38_fu_10714_p2;
wire  signed [12:0] sext_ln181_61_fu_10710_p1;
wire   [12:0] select_ln181_51_fu_10720_p3;
wire   [9:0] shl_ln181_20_fu_10731_p3;
wire   [10:0] zext_ln181_67_fu_10607_p1;
wire   [10:0] zext_ln181_74_fu_10738_p1;
wire   [10:0] add_ln181_6_fu_10742_p2;
wire   [12:0] zext_ln181_75_fu_10748_p1;
wire   [12:0] select_ln181_52_fu_10752_p3;
wire   [11:0] sub_ln181_39_fu_10763_p2;
wire   [11:0] select_ln181_53_fu_10769_p3;
wire   [11:0] zext_ln181_76_fu_10780_p1;
wire   [11:0] select_ln181_54_fu_10784_p3;
wire   [12:0] zext_ln181_77_fu_10791_p1;
wire   [10:0] shl_ln181_24_fu_10804_p3;
wire   [11:0] zext_ln181_95_fu_10811_p1;
wire   [11:0] add_ln181_8_fu_10815_p2;
wire   [8:0] zext_ln181_94_fu_10801_p1;
wire   [8:0] sub_ln181_44_fu_10824_p2;
wire   [12:0] zext_ln181_96_fu_10820_p1;
wire   [12:0] select_ln181_63_fu_10834_p3;
wire   [11:0] sub_ln181_45_fu_10845_p2;
wire  signed [12:0] sext_ln181_74_fu_10851_p1;
wire   [12:0] sub_ln181_46_fu_10855_p2;
wire   [12:0] select_ln181_64_fu_10860_p3;
wire   [11:0] shl_ln181_25_fu_10871_p3;
wire   [8:0] shl_ln181_26_fu_10882_p3;
wire   [12:0] zext_ln181_99_fu_10893_p1;
wire   [12:0] zext_ln181_97_fu_10878_p1;
wire   [11:0] zext_ln181_98_fu_10889_p1;
wire  signed [11:0] sub_ln181_48_fu_10903_p2;
wire  signed [12:0] sext_ln181_76_fu_10909_p1;
wire   [12:0] select_ln181_65_fu_10913_p3;
wire   [11:0] select_ln181_66_fu_10924_p3;
wire   [9:0] shl_ln181_27_fu_10933_p3;
wire   [10:0] zext_ln181_101_fu_10940_p1;
wire   [10:0] sub_ln181_49_fu_10944_p2;
wire   [11:0] sub_ln181_50_fu_10954_p2;
wire  signed [11:0] sext_ln181_78_fu_10950_p1;
wire   [11:0] select_ln181_67_fu_10960_p3;
wire   [11:0] sub_ln181_120_fu_10971_p2;
wire   [11:0] select_ln181_69_fu_10976_p3;
wire   [10:0] shl_ln181_32_fu_10990_p3;
wire   [11:0] zext_ln181_113_fu_10997_p1;
wire   [11:0] add_ln181_9_fu_11001_p2;
wire   [11:0] shl_ln181_33_fu_11010_p3;
wire   [9:0] shl_ln181_34_fu_11021_p3;
wire   [12:0] zext_ln181_117_fu_11032_p1;
wire   [12:0] zext_ln181_115_fu_11017_p1;
wire   [12:0] sub_ln181_57_fu_11036_p2;
wire   [12:0] zext_ln181_114_fu_11006_p1;
wire   [12:0] select_ln181_78_fu_11042_p3;
wire   [11:0] sub_ln181_122_fu_11059_p2;
wire  signed [12:0] sext_ln181_93_fu_11064_p1;
wire   [12:0] sub_ln181_58_fu_11053_p2;
wire   [12:0] select_ln181_79_fu_11068_p3;
wire   [10:0] zext_ln181_112_fu_10987_p1;
wire   [10:0] zext_ln181_116_fu_11028_p1;
wire   [10:0] sub_ln181_123_fu_11079_p2;
wire   [10:0] select_ln181_80_fu_11085_p3;
wire   [11:0] sub_ln181_59_fu_11096_p2;
wire   [11:0] select_ln181_81_fu_11101_p3;
wire   [11:0] select_ln181_82_fu_11111_p3;
wire   [8:0] shl_ln181_35_fu_11120_p3;
wire   [11:0] zext_ln181_119_fu_11127_p1;
wire   [11:0] select_ln181_84_fu_11131_p3;
wire   [7:0] mul_ln181_30_fu_11150_p1;
wire   [12:0] mul_ln181_30_fu_11150_p2;
wire   [10:0] shl_ln181_39_fu_11161_p3;
wire   [11:0] zext_ln181_136_fu_11168_p1;
wire   [11:0] sub_ln181_65_fu_11172_p2;
wire   [8:0] shl_ln181_40_fu_11182_p3;
wire  signed [12:0] sext_ln181_109_fu_11178_p1;
wire   [12:0] zext_ln181_139_fu_11197_p1;
wire   [8:0] zext_ln181_133_fu_11144_p1;
wire   [8:0] sub_ln181_67_fu_11207_p2;
wire  signed [12:0] sext_ln181_110_fu_11213_p1;
wire   [12:0] sub_ln181_66_fu_11201_p2;
wire   [12:0] select_ln181_95_fu_11217_p3;
wire   [9:0] shl_ln181_41_fu_11228_p3;
wire   [10:0] zext_ln181_140_fu_11235_p1;
wire   [10:0] sub_ln181_68_fu_11239_p2;
wire   [11:0] shl_ln181_42_fu_11249_p3;
wire   [12:0] zext_ln181_141_fu_11256_p1;
wire  signed [12:0] sext_ln181_112_fu_11245_p1;
wire   [12:0] select_ln181_96_fu_11260_p3;
wire   [11:0] zext_ln181_132_fu_11141_p1;
wire   [11:0] add_ln181_16_fu_11272_p2;
wire   [12:0] zext_ln181_142_fu_11278_p1;
wire   [12:0] select_ln181_97_fu_11282_p3;
wire   [11:0] zext_ln181_138_fu_11193_p1;
wire   [11:0] sub_ln181_70_fu_11293_p2;
wire   [12:0] sub_ln181_71_fu_11303_p2;
wire  signed [12:0] sext_ln181_115_fu_11299_p1;
wire   [12:0] sub_ln181_125_fu_11319_p2;
wire   [12:0] select_ln181_100_fu_11324_p3;
wire   [9:0] zext_ln181_137_fu_11189_p1;
wire   [9:0] sub_ln181_72_fu_11335_p2;
wire   [10:0] zext_ln181_134_fu_11147_p1;
wire   [10:0] sub_ln181_73_fu_11345_p2;
wire  signed [10:0] sext_ln181_118_fu_11341_p1;
wire   [10:0] select_ln181_101_fu_11351_p3;
wire   [8:0] shl_ln181_43_fu_11365_p3;
wire   [8:0] zext_ln181_145_fu_11362_p1;
wire   [11:0] shl_ln181_44_fu_11383_p3;
wire   [12:0] zext_ln181_148_fu_11390_p1;
wire   [12:0] zext_ln181_146_fu_11372_p1;
wire   [12:0] sub_ln181_126_fu_11400_p2;
wire   [12:0] sub_ln181_75_fu_11394_p2;
wire   [12:0] select_ln181_104_fu_11405_p3;
wire   [12:0] sub_ln181_78_fu_11427_p2;
wire   [12:0] select_ln181_106_fu_11433_p3;
wire   [12:0] zext_ln181_149_fu_11423_p1;
wire   [12:0] sub_ln181_79_fu_11444_p2;
wire   [12:0] select_ln181_107_fu_11450_p3;
wire   [8:0] select_ln181_109_fu_11463_p3;
wire   [8:0] shl_ln181_47_fu_11480_p3;
wire   [9:0] zext_ln181_159_fu_11495_p1;
wire   [9:0] sub_ln181_82_fu_11499_p2;
wire   [9:0] select_ln181_110_fu_11505_p3;
wire   [10:0] shl_ln181_48_fu_11516_p3;
wire   [11:0] zext_ln181_154_fu_11474_p1;
wire   [11:0] zext_ln181_160_fu_11523_p1;
wire   [11:0] add_ln181_17_fu_11527_p2;
wire   [11:0] tmp_193_fu_11537_p3;
wire   [12:0] zext_ln181_162_fu_11544_p1;
wire   [12:0] sub_ln181_127_fu_11548_p2;
wire   [12:0] zext_ln181_161_fu_11533_p1;
wire   [12:0] select_ln181_111_fu_11553_p3;
wire   [11:0] zext_ln181_158_fu_11491_p1;
wire  signed [11:0] sub_ln181_83_fu_11564_p2;
wire   [11:0] sub_ln181_84_fu_11574_p2;
wire  signed [12:0] sext_ln181_131_fu_11580_p1;
wire   [12:0] sub_ln181_85_fu_11584_p2;
wire  signed [12:0] sext_ln181_130_fu_11570_p1;
wire   [12:0] select_ln181_112_fu_11589_p3;
wire   [12:0] zext_ln181_157_fu_11487_p1;
wire   [12:0] sub_ln181_86_fu_11600_p2;
wire   [12:0] select_ln181_113_fu_11606_p3;
wire   [8:0] zext_ln181_156_fu_11477_p1;
wire   [8:0] sub_ln181_87_fu_11617_p2;
wire  signed [11:0] sext_ln181_134_fu_11623_p1;
wire   [11:0] select_ln181_114_fu_11627_p3;
wire   [11:0] sub_ln181_88_fu_11638_p2;
wire   [11:0] select_ln181_115_fu_11644_p3;
wire   [12:0] sub_ln181_89_fu_11655_p2;
wire   [12:0] select_ln181_116_fu_11661_p3;
wire   [10:0] shl_ln181_49_fu_11687_p3;
wire   [11:0] zext_ln181_167_fu_11694_p1;
wire   [11:0] zext_ln181_165_fu_11681_p1;
wire   [11:0] sub_ln181_90_fu_11698_p2;
wire   [11:0] shl_ln181_50_fu_11708_p3;
wire   [9:0] shl_ln181_51_fu_11719_p3;
wire   [12:0] zext_ln181_170_fu_11730_p1;
wire   [12:0] zext_ln181_168_fu_11715_p1;
wire   [12:0] sub_ln181_91_fu_11734_p2;
wire  signed [12:0] sext_ln181_139_fu_11704_p1;
wire   [12:0] select_ln181_118_fu_11740_p3;
wire   [8:0] shl_ln181_52_fu_11751_p3;
wire   [8:0] select_ln181_119_fu_11766_p3;
wire   [10:0] zext_ln181_169_fu_11726_p1;
wire   [10:0] zext_ln181_166_fu_11684_p1;
wire   [10:0] sub_ln181_92_fu_11777_p2;
wire   [11:0] zext_ln181_171_fu_11758_p1;
wire   [11:0] add_ln181_18_fu_11787_p2;
wire   [12:0] zext_ln181_174_fu_11793_p1;
wire  signed [12:0] sext_ln181_141_fu_11783_p1;
wire   [12:0] select_ln181_120_fu_11797_p3;
wire   [12:0] sub_ln181_128_fu_11808_p2;
wire   [12:0] select_ln181_121_fu_11814_p3;
wire  signed [10:0] sub_ln181_93_fu_11825_p2;
wire  signed [12:0] sext_ln181_146_fu_11835_p1;
wire   [12:0] select_ln181_122_fu_11839_p3;
wire   [8:0] zext_ln181_164_fu_11678_p1;
wire   [8:0] sub_ln181_94_fu_11850_p2;
wire   [12:0] sub_ln181_95_fu_11860_p2;
wire  signed [12:0] sext_ln181_148_fu_11856_p1;
wire   [12:0] select_ln181_123_fu_11866_p3;
wire  signed [11:0] sext_ln181_145_fu_11831_p1;
wire   [9:0] zext_ln181_172_fu_11762_p1;
wire   [9:0] sub_ln181_97_fu_11883_p2;
wire  signed [11:0] sext_ln181_150_fu_11889_p1;
wire   [11:0] sub_ln181_96_fu_11877_p2;
wire   [11:0] select_ln181_124_fu_11893_p3;
wire   [9:0] tmp_194_fu_11920_p3;
wire   [10:0] st_fu_11913_p3;
wire   [10:0] zext_ln181_178_fu_11927_p1;
wire   [10:0] select_ln181_125_fu_11931_p3;
wire   [11:0] zext_ln181_179_fu_11938_p1;
wire   [11:0] zext_ln181_177_fu_11910_p1;
wire   [11:0] sub_ln181_98_fu_11942_p2;
wire   [7:0] mul_ln181_35_fu_11952_p1;
wire   [12:0] zext_ln181_175_fu_11904_p1;
wire   [11:0] zext_ln181_180_fu_11958_p1;
wire  signed [11:0] sub_ln181_99_fu_11962_p2;
wire  signed [12:0] sext_ln181_153_fu_11968_p1;
wire   [12:0] mul_ln181_35_fu_11952_p2;
wire   [12:0] select_ln181_126_fu_11972_p3;
wire   [11:0] shl_ln181_53_fu_11983_p3;
wire   [10:0] sub_ln181_100_fu_11998_p2;
wire  signed [12:0] sext_ln181_155_fu_12004_p1;
wire   [12:0] zext_ln181_181_fu_11990_p1;
wire   [12:0] select_ln181_127_fu_12008_p3;
wire   [12:0] sub_ln181_101_fu_12015_p2;
wire   [8:0] shl_ln181_54_fu_12031_p3;
wire   [12:0] zext_ln181_185_fu_12046_p1;
wire   [12:0] sub_ln181_103_fu_12050_p2;
wire   [12:0] sub_ln181_102_fu_12025_p2;
wire   [12:0] select_ln181_128_fu_12056_p3;
wire   [11:0] zext_ln181_182_fu_11994_p1;
wire   [12:0] select_ln181_130_fu_12074_p3;
wire   [9:0] zext_ln181_184_fu_12042_p1;
wire   [9:0] sub_ln181_104_fu_12085_p2;
wire   [10:0] zext_ln181_176_fu_11907_p1;
wire   [10:0] add_ln181_19_fu_12095_p2;
wire   [11:0] zext_ln181_186_fu_12101_p1;
wire  signed [11:0] sext_ln181_159_fu_12091_p1;
wire   [11:0] select_ln181_131_fu_12105_p3;
wire   [11:0] zext_ln181_183_fu_12038_p1;
wire   [11:0] add_ln181_20_fu_12116_p2;
wire   [12:0] zext_ln181_187_fu_12122_p1;
wire   [12:0] select_ln181_132_fu_12126_p3;
wire   [7:0] mul_ln181_38_fu_12147_p1;
wire   [8:0] shl_ln181_55_fu_12153_p3;
wire   [9:0] zext_ln181_190_fu_12164_p1;
wire   [9:0] sub_ln181_105_fu_12168_p2;
wire  signed [12:0] sext_ln181_164_fu_12174_p1;
wire   [12:0] mul_ln181_38_fu_12147_p2;
wire   [12:0] select_ln181_135_fu_12178_p3;
wire   [11:0] shl_ln181_56_fu_12189_p3;
wire   [12:0] zext_ln181_191_fu_12196_p1;
wire   [12:0] zext_ln181_189_fu_12160_p1;
wire   [12:0] sub_ln181_129_fu_12206_p2;
wire   [12:0] sub_ln181_106_fu_12200_p2;
wire   [12:0] select_ln181_137_fu_12212_p3;
wire   [12:0] select_ln181_138_fu_12223_p3;
wire   [9:0] shl_ln181_57_fu_12234_p3;
wire   [12:0] zext_ln181_192_fu_12241_p1;
wire   [12:0] sub_ln181_107_fu_12245_p2;
wire  signed [15:0] sext_ln181_140_fu_11747_p1;
wire   [12:0] select_ln181_15_fu_10176_p3;
wire   [12:0] zext_ln181_61_fu_10485_p1;
wire   [12:0] add_ln191_16_fu_12265_p2;
wire  signed [13:0] sext_ln181_37_fu_10334_p1;
wire  signed [13:0] sext_ln181_57_fu_10673_p1;
wire  signed [13:0] sext_ln181_fu_9987_p1;
wire   [13:0] add_ln191_17_fu_12275_p2;
wire   [13:0] add_ln191_18_fu_12281_p2;
wire  signed [14:0] sext_ln191_5_fu_12271_p1;
wire  signed [14:0] sext_ln191_6_fu_12287_p1;
wire  signed [13:0] sext_ln181_73_fu_10841_p1;
wire  signed [13:0] sext_ln181_92_fu_11049_p1;
wire  signed [12:0] sext_ln181_128_fu_11512_p1;
wire  signed [12:0] sext_ln181_152_fu_11948_p1;
wire   [12:0] select_ln181_94_fu_11155_p3;
wire   [12:0] add_ln191_21_fu_12303_p2;
wire   [12:0] select_ln181_1_fu_10016_p3;
wire  signed [12:0] sext_ln181_19_fu_10207_p1;
wire   [12:0] zext_ln181_173_fu_11773_p1;
wire   [12:0] add_ln191_27_fu_12315_p2;
wire  signed [13:0] sext_ln181_94_fu_11075_p1;
wire  signed [13:0] sext_ln181_39_fu_10370_p1;
wire  signed [13:0] sext_ln181_111_fu_11224_p1;
wire  signed [13:0] sext_ln181_75_fu_10867_p1;
wire   [13:0] add_ln191_32_fu_12333_p2;
wire  signed [13:0] sext_ln181_129_fu_11560_p1;
wire  signed [13:0] sext_ln181_154_fu_11979_p1;
wire   [13:0] add_ln191_33_fu_12343_p2;
wire  signed [14:0] sext_ln191_15_fu_12339_p1;
wire  signed [14:0] sext_ln191_16_fu_12349_p1;
wire  signed [15:0] sext_ln181_142_fu_11804_p1;
wire  signed [13:0] sext_ln181_121_fu_11412_p1;
wire  signed [13:0] sext_ln181_165_fu_12185_p1;
wire  signed [13:0] sext_ln181_21_fu_10238_p1;
wire  signed [13:0] sext_ln181_47_fu_10521_p1;
wire  signed [13:0] sext_ln181_40_fu_10391_p1;
wire  signed [13:0] sext_ln181_59_fu_10690_p1;
wire  signed [13:0] sext_ln181_4_fu_10060_p1;
wire   [13:0] add_ln191_45_fu_12381_p2;
wire  signed [13:0] sext_ln181_77_fu_10920_p1;
wire  signed [13:0] sext_ln181_95_fu_11092_p1;
wire  signed [13:0] sext_ln181_132_fu_11596_p1;
wire  signed [13:0] sext_ln181_156_fu_12021_p1;
wire   [12:0] sub_ln181_114_fu_10424_p2;
wire  signed [12:0] sext_ln181_60_fu_10700_p1;
wire   [12:0] add_ln191_62_fu_12408_p2;
wire  signed [13:0] sext_ln181_5_fu_10071_p1;
wire  signed [13:0] sext_ln191_33_fu_12414_p1;
wire   [13:0] add_ln191_63_fu_12418_p2;
wire  signed [14:0] sext_ln191_32_fu_12405_p1;
wire  signed [14:0] sext_ln191_34_fu_12424_p1;
wire   [13:0] zext_ln181_100_fu_10929_p1;
wire  signed [13:0] sext_ln181_96_fu_11107_p1;
wire  signed [13:0] sext_ln181_133_fu_11613_p1;
wire  signed [13:0] sext_ln181_157_fu_12063_p1;
wire  signed [13:0] sext_ln181_114_fu_11289_p1;
wire   [13:0] add_ln191_66_fu_12440_p2;
wire  signed [15:0] sext_ln181_144_fu_11821_p1;
wire  signed [13:0] sext_ln181_124_fu_11440_p1;
wire  signed [13:0] sext_ln181_167_fu_12219_p1;
wire   [13:0] add_ln191_71_fu_12462_p2;
wire   [15:0] add_ln191_70_fu_12456_p2;
wire  signed [15:0] sext_ln191_38_fu_12468_p1;
wire   [15:0] add_ln191_72_fu_12472_p2;
wire  signed [15:0] sext_ln191_41_fu_12478_p1;
wire  signed [13:0] sext_ln181_23_fu_10259_p1;
wire  signed [13:0] sext_ln181_51_fu_10547_p1;
wire  signed [13:0] sext_ln181_62_fu_10727_p1;
wire  signed [13:0] sext_ln181_79_fu_10967_p1;
wire   [12:0] zext_ln181_118_fu_11116_p1;
wire   [12:0] select_ln181_98_fu_11309_p3;
wire   [12:0] add_ln191_82_fu_12499_p2;
wire   [11:0] select_ln181_129_fu_12067_p3;
wire   [11:0] add_ln191_83_fu_12509_p2;
wire  signed [12:0] sext_ln181_135_fu_11634_p1;
wire  signed [12:0] sext_ln191_46_fu_12515_p1;
wire   [12:0] add_ln191_84_fu_12519_p2;
wire  signed [13:0] sext_ln191_45_fu_12505_p1;
wire  signed [13:0] sext_ln191_47_fu_12525_p1;
wire  signed [15:0] sext_ln181_147_fu_11846_p1;
wire  signed [13:0] sext_ln181_125_fu_11456_p1;
wire  signed [13:0] sext_ln181_168_fu_12230_p1;
wire   [13:0] add_ln191_88_fu_12545_p2;
wire   [15:0] add_ln191_87_fu_12539_p2;
wire  signed [15:0] sext_ln191_49_fu_12551_p1;
wire   [15:0] add_ln191_89_fu_12555_p2;
wire  signed [15:0] sext_ln191_52_fu_12561_p1;
wire  signed [13:0] sext_ln181_24_fu_10275_p1;
wire  signed [13:0] sext_ln181_52_fu_10569_p1;
wire   [13:0] add_ln191_95_fu_12570_p2;
wire  signed [13:0] sext_ln181_42_fu_10429_p1;
wire  signed [13:0] sext_ln181_63_fu_10759_p1;
wire   [13:0] add_ln191_96_fu_12580_p2;
wire  signed [14:0] sext_ln181_6_fu_10099_p1;
wire  signed [14:0] sext_ln191_54_fu_12586_p1;
wire  signed [14:0] sext_ln191_53_fu_12576_p1;
wire   [14:0] add_ln191_97_fu_12590_p2;
wire  signed [13:0] sext_ln181_136_fu_11651_p1;
wire  signed [13:0] sext_ln181_158_fu_12081_p1;
wire  signed [13:0] sext_ln181_116_fu_11316_p1;
wire   [13:0] add_ln191_100_fu_12602_p2;
wire  signed [15:0] sext_ln181_149_fu_11873_p1;
wire  signed [13:0] sext_ln181_127_fu_11460_p1;
wire  signed [13:0] sext_ln181_169_fu_12251_p1;
wire   [13:0] add_ln191_105_fu_12624_p2;
wire   [15:0] add_ln191_104_fu_12618_p2;
wire  signed [15:0] sext_ln191_59_fu_12630_p1;
wire   [15:0] add_ln191_106_fu_12634_p2;
wire  signed [15:0] sext_ln191_62_fu_12640_p1;
wire  signed [13:0] sext_ln181_27_fu_10306_p1;
wire  signed [13:0] sext_ln181_54_fu_10600_p1;
wire   [13:0] add_ln191_112_fu_12649_p2;
wire  signed [13:0] sext_ln181_44_fu_10455_p1;
wire  signed [13:0] sext_ln181_64_fu_10776_p1;
wire   [13:0] add_ln191_113_fu_12659_p2;
wire  signed [14:0] sext_ln191_63_fu_12655_p1;
wire  signed [14:0] sext_ln191_64_fu_12665_p1;
wire  signed [12:0] sext_ln181_81_fu_10983_p1;
wire   [12:0] zext_ln181_120_fu_11137_p1;
wire   [12:0] add_ln191_115_fu_12675_p2;
wire  signed [13:0] sext_ln181_137_fu_11668_p1;
wire  signed [13:0] sext_ln181_160_fu_12112_p1;
wire   [13:0] add_ln191_116_fu_12685_p2;
wire  signed [14:0] sext_ln181_117_fu_11331_p1;
wire  signed [14:0] sext_ln191_67_fu_12691_p1;
wire  signed [14:0] sext_ln191_66_fu_12681_p1;
wire   [14:0] add_ln191_117_fu_12695_p2;
wire  signed [15:0] sext_ln181_151_fu_11900_p1;
wire   [13:0] zext_ln181_153_fu_11470_p1;
wire   [13:0] zext_ln191_fu_12717_p1;
wire   [13:0] add_ln191_126_fu_12720_p2;
wire   [12:0] zext_ln181_54_fu_10466_p1;
wire   [12:0] sub_ln181_118_fu_10795_p2;
wire  signed [13:0] sext_ln181_138_fu_11672_p1;
wire  signed [13:0] sext_ln181_161_fu_12133_p1;
wire  signed [13:0] sext_ln181_119_fu_11358_p1;
wire   [13:0] add_ln191_134_fu_12737_p2;
wire   [7:0] mul_ln181_40_fu_12786_p1;
wire   [10:0] shl_ln181_58_fu_12791_p3;
wire   [11:0] zext_ln181_193_fu_12798_p1;
wire   [11:0] sub_ln181_108_fu_12802_p2;
wire  signed [12:0] sext_ln181_170_fu_12808_p1;
wire   [12:0] mul_ln181_40_fu_12786_p2;
wire   [12:0] select_ln181_139_fu_12812_p3;
wire  signed [13:0] sext_ln181_120_fu_12766_p1;
wire  signed [13:0] sext_ln181_162_fu_12769_p1;
wire   [13:0] add_ln191_2_fu_12823_p2;
wire  signed [15:0] sext_ln191_fu_12829_p1;
wire   [15:0] add_ln191_4_fu_12833_p2;
wire  signed [15:0] sext_ln191_4_fu_12838_p1;
wire  signed [14:0] sext_ln191_8_fu_12847_p1;
wire  signed [14:0] sext_ln191_9_fu_12850_p1;
wire  signed [15:0] sext_ln191_18_fu_12859_p1;
wire   [15:0] add_ln191_38_fu_12862_p2;
wire  signed [15:0] sext_ln191_21_fu_12867_p1;
wire  signed [14:0] sext_ln191_22_fu_12876_p1;
wire  signed [14:0] sext_ln191_23_fu_12879_p1;
wire   [14:0] add_ln191_47_fu_12882_p2;
wire  signed [14:0] sext_ln181_113_fu_12763_p1;
wire  signed [14:0] sext_ln191_26_fu_12895_p1;
wire  signed [14:0] sext_ln191_25_fu_12892_p1;
wire   [14:0] add_ln191_50_fu_12898_p2;
wire   [14:0] add_ln191_51_fu_12904_p2;
wire  signed [15:0] sext_ln191_24_fu_12888_p1;
wire  signed [15:0] sext_ln191_27_fu_12910_p1;
wire   [15:0] add_ln191_43_fu_12870_p2;
wire   [15:0] add_ln191_52_fu_12914_p2;
wire  signed [14:0] sext_ln191_35_fu_12926_p1;
wire  signed [14:0] sext_ln191_36_fu_12929_p1;
wire   [14:0] add_ln191_68_fu_12932_p2;
wire  signed [15:0] sext_ln191_65_fu_12943_p1;
wire  signed [15:0] sext_ln191_68_fu_12946_p1;
wire   [15:0] add_ln191_119_fu_12949_p2;
wire  signed [14:0] sext_ln181_171_fu_12819_p1;
wire  signed [14:0] sext_ln191_69_fu_12960_p1;
wire   [14:0] zext_ln181_147_fu_13035_p1;
wire   [10:0] zext_ln181_150_fu_13043_p1;
wire   [10:0] sub_ln181_76_fu_13046_p2;
wire  signed [11:0] sext_ln181_122_fu_13052_p1;
wire   [11:0] zext_ln181_144_fu_13032_p1;
wire   [11:0] sub_ln181_77_fu_13056_p2;
wire   [11:0] select_ln181_105_fu_13062_p3;
wire  signed [15:0] sext_ln191_7_fu_13079_p1;
wire  signed [15:0] sext_ln191_10_fu_13082_p1;
wire   [15:0] add_ln191_24_fu_13085_p2;
wire  signed [14:0] sext_ln181_163_fu_13073_p1;
wire   [14:0] sub_ln181_74_fu_13038_p2;
wire   [14:0] add_ln191_25_fu_13100_p2;
wire  signed [15:0] sext_ln191_11_fu_13106_p1;
wire   [15:0] add_ln191_26_fu_13110_p2;
wire  signed [15:0] sext_ln191_12_fu_13116_p1;
wire  signed [13:0] sext_ln181_123_fu_13069_p1;
wire  signed [13:0] sext_ln181_166_fu_13076_p1;
wire  signed [14:0] sext_ln181_41_fu_12998_p1;
wire  signed [14:0] sext_ln191_43_fu_13134_p1;
wire  signed [14:0] sext_ln191_42_fu_13131_p1;
wire   [14:0] add_ln191_80_fu_13137_p2;
wire   [14:0] add_ln191_81_fu_13143_p2;
wire  signed [15:0] sext_ln191_44_fu_13149_p1;
wire  signed [15:0] sext_ln191_48_fu_13153_p1;
wire   [15:0] add_ln191_86_fu_13156_p2;
wire  signed [15:0] sext_ln191_70_fu_13167_p1;
wire   [15:0] add_ln191_123_fu_13170_p2;
wire  signed [15:0] sext_ln191_71_fu_13175_p1;
wire  signed [13:0] sext_ln181_7_fu_12995_p1;
wire  signed [13:0] sext_ln191_73_fu_13184_p1;
wire   [0:0] icmp_ln199_2_fu_13197_p2;
wire   [15:0] select_ln199_2_fu_13202_p3;
wire   [12:0] select_ln181_22_fu_13242_p3;
wire   [12:0] select_ln181_68_fu_13258_p3;
wire  signed [14:0] sext_ln181_58_fu_13255_p1;
wire  signed [14:0] sext_ln191_13_fu_13276_p1;
wire   [14:0] add_ln191_31_fu_13279_p2;
wire  signed [15:0] sext_ln191_14_fu_13285_p1;
wire  signed [15:0] sext_ln191_17_fu_13289_p1;
wire   [15:0] add_ln191_35_fu_13292_p2;
wire  signed [15:0] sext_ln181_143_fu_13273_p1;
wire   [15:0] add_ln191_53_fu_13307_p2;
wire  signed [15:0] sext_ln191_28_fu_13313_p1;
wire   [15:0] add_ln191_55_fu_13316_p2;
wire  signed [15:0] sext_ln191_31_fu_13322_p1;
wire   [15:0] add_ln191_60_fu_13325_p2;
wire  signed [15:0] sext_ln191_37_fu_13331_p1;
wire  signed [13:0] sext_ln181_80_fu_13263_p1;
wire  signed [13:0] sext_ln181_97_fu_13267_p1;
wire   [13:0] add_ln191_99_fu_13343_p2;
wire  signed [14:0] sext_ln191_56_fu_13349_p1;
wire  signed [14:0] sext_ln191_57_fu_13353_p1;
wire   [14:0] add_ln191_102_fu_13356_p2;
wire  signed [15:0] sext_ln191_55_fu_13340_p1;
wire  signed [15:0] sext_ln191_58_fu_13362_p1;
wire   [15:0] add_ln191_103_fu_13366_p2;
wire  signed [13:0] sext_ln181_28_fu_13248_p1;
wire  signed [13:0] sext_ln181_55_fu_13252_p1;
wire   [13:0] add_ln191_129_fu_13377_p2;
wire  signed [14:0] sext_ln191_72_fu_13383_p1;
wire  signed [14:0] sext_ln191_74_fu_13387_p1;
wire   [14:0] add_ln191_132_fu_13390_p2;
wire   [12:0] zext_ln181_121_fu_13270_p1;
wire   [12:0] add_ln191_133_fu_13400_p2;
wire  signed [14:0] sext_ln191_76_fu_13405_p1;
wire  signed [14:0] sext_ln191_77_fu_13409_p1;
wire   [14:0] add_ln191_136_fu_13412_p2;
wire  signed [15:0] sext_ln191_75_fu_13396_p1;
wire  signed [15:0] sext_ln191_78_fu_13418_p1;
wire   [15:0] add_ln191_137_fu_13422_p2;
wire   [0:0] icmp_ln199_4_fu_13437_p2;
wire   [15:0] select_ln199_4_fu_13442_p3;
wire   [7:0] add_ln224_fu_13508_p2;
wire   [0:0] icmp_ln225_fu_13513_p2;
wire   [0:0] icmp_ln199_fu_13551_p2;
wire   [0:0] icmp_ln199_1_fu_13563_p2;
wire   [0:0] icmp_ln199_3_fu_13575_p2;
wire   [0:0] icmp_ln199_5_fu_13587_p2;
wire   [0:0] icmp_ln199_6_fu_13599_p2;
wire   [0:0] icmp_ln199_7_fu_13611_p2;
wire   [15:0] select_ln199_fu_13556_p3;
wire   [15:0] select_ln199_1_fu_13568_p3;
wire   [15:0] select_ln199_3_fu_13580_p3;
wire   [15:0] select_ln199_5_fu_13592_p3;
wire   [15:0] select_ln199_6_fu_13604_p3;
wire   [15:0] select_ln199_7_fu_13616_p3;
wire  signed [4:0] grp_fu_13756_p0;
wire   [7:0] grp_fu_13756_p1;
wire  signed [4:0] grp_fu_13764_p0;
wire   [7:0] grp_fu_13764_p1;
wire   [4:0] grp_fu_13773_p0;
wire   [7:0] grp_fu_13773_p1;
wire   [13:0] grp_fu_13773_p2;
wire  signed [4:0] grp_fu_13781_p0;
wire   [7:0] grp_fu_13781_p1;
wire   [4:0] grp_fu_13790_p0;
wire   [7:0] grp_fu_13790_p1;
wire   [4:0] grp_fu_13798_p0;
wire   [7:0] grp_fu_13798_p1;
wire   [14:0] grp_fu_13822_p3;
wire   [4:0] grp_fu_13805_p0;
wire   [7:0] grp_fu_13805_p1;
wire   [8:0] grp_fu_13805_p2;
wire  signed [4:0] grp_fu_13814_p0;
wire   [7:0] grp_fu_13814_p1;
wire   [14:0] grp_fu_13814_p2;
wire   [4:0] grp_fu_13822_p0;
wire   [7:0] grp_fu_13822_p1;
wire   [4:0] grp_fu_13830_p0;
wire   [7:0] grp_fu_13830_p1;
wire   [7:0] mul_ln181_3_fu_13837_p0;
wire  signed [4:0] mul_ln181_3_fu_13837_p1;
wire   [7:0] mul_ln181_6_fu_13843_p0;
wire  signed [4:0] mul_ln181_6_fu_13843_p1;
wire   [7:0] mul_ln181_8_fu_13849_p0;
wire  signed [4:0] mul_ln181_8_fu_13849_p1;
wire   [7:0] mul_ln181_15_fu_13855_p0;
wire  signed [4:0] mul_ln181_15_fu_13855_p1;
wire   [7:0] mul_ln181_17_fu_13861_p0;
wire  signed [4:0] mul_ln181_17_fu_13861_p1;
wire   [7:0] mul_ln181_11_fu_13867_p0;
wire  signed [4:0] mul_ln181_11_fu_13867_p1;
wire   [7:0] mul_ln181_20_fu_13873_p0;
wire   [12:0] zext_ln181_102_fu_8299_p1;
wire  signed [4:0] mul_ln181_20_fu_13873_p1;
wire   [7:0] mul_ln181_21_fu_13879_p0;
wire  signed [4:0] mul_ln181_21_fu_13879_p1;
wire   [7:0] mul_ln181_22_fu_13885_p0;
wire  signed [4:0] mul_ln181_22_fu_13885_p1;
wire   [7:0] mul_ln181_27_fu_13891_p0;
wire  signed [4:0] mul_ln181_27_fu_13891_p1;
wire   [7:0] mul_ln181_28_fu_13897_p0;
wire  signed [4:0] mul_ln181_28_fu_13897_p1;
wire   [7:0] mul_ln181_29_fu_13903_p0;
wire  signed [4:0] mul_ln181_29_fu_13903_p1;
wire   [7:0] mul_ln181_31_fu_13908_p0;
wire  signed [4:0] mul_ln181_31_fu_13908_p1;
wire   [7:0] mul_ln181_32_fu_13914_p0;
wire  signed [4:0] mul_ln181_32_fu_13914_p1;
wire   [7:0] mul_ln181_33_fu_13920_p0;
wire  signed [4:0] mul_ln181_33_fu_13920_p1;
wire   [7:0] mul_ln181_36_fu_13926_p0;
wire  signed [4:0] mul_ln181_36_fu_13926_p1;
wire   [7:0] mul_ln181_2_fu_13932_p0;
wire  signed [4:0] mul_ln181_2_fu_13932_p1;
wire   [7:0] mul_ln181_10_fu_13937_p0;
wire  signed [4:0] mul_ln181_10_fu_13937_p1;
wire   [7:0] mul_ln181_37_fu_13942_p0;
wire  signed [4:0] mul_ln181_37_fu_13942_p1;
wire   [7:0] mul_ln181_39_fu_13947_p0;
wire  signed [4:0] mul_ln181_39_fu_13947_p1;
wire   [7:0] mul_ln181_13_fu_13952_p0;
wire  signed [4:0] mul_ln181_13_fu_13952_p1;
wire   [7:0] mul_ln181_14_fu_13957_p0;
wire  signed [4:0] mul_ln181_14_fu_13957_p1;
wire  signed [12:0] select_ln181_48_fu_13008_p3;
wire   [7:0] mul_ln181_24_fu_13962_p0;
wire  signed [4:0] mul_ln181_24_fu_13962_p1;
wire   [7:0] mul_ln181_26_fu_13968_p0;
wire  signed [4:0] mul_ln181_26_fu_13968_p1;
wire   [7:0] mul_ln181_34_fu_13973_p0;
wire  signed [4:0] mul_ln181_34_fu_13973_p1;
reg   [8:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [12:0] grp_fu_13756_p10;
wire   [12:0] grp_fu_13773_p10;
wire   [12:0] grp_fu_13798_p10;
wire   [11:0] grp_fu_13805_p10;
wire   [11:0] grp_fu_13805_p20;
wire   [12:0] grp_fu_13814_p10;
wire   [12:0] grp_fu_13822_p10;
wire  signed [12:0] mul_ln181_10_fu_13937_p10;
wire   [12:0] mul_ln181_11_fu_13867_p00;
wire  signed [12:0] mul_ln181_11_fu_13867_p10;
wire   [12:0] mul_ln181_12_fu_8874_p10;
wire  signed [12:0] mul_ln181_13_fu_13952_p10;
wire  signed [12:0] mul_ln181_15_fu_13855_p10;
wire   [11:0] mul_ln181_17_fu_13861_p00;
wire  signed [11:0] mul_ln181_17_fu_13861_p10;
wire   [11:0] mul_ln181_18_fu_9096_p10;
wire   [12:0] mul_ln181_19_fu_9722_p10;
wire   [12:0] mul_ln181_1_fu_8090_p10;
wire  signed [12:0] mul_ln181_20_fu_13873_p10;
wire  signed [12:0] mul_ln181_21_fu_13879_p10;
wire  signed [12:0] mul_ln181_22_fu_13885_p10;
wire   [12:0] mul_ln181_24_fu_13962_p00;
wire  signed [12:0] mul_ln181_24_fu_13962_p10;
wire  signed [11:0] mul_ln181_26_fu_13968_p10;
wire   [12:0] mul_ln181_27_fu_13891_p00;
wire  signed [12:0] mul_ln181_27_fu_13891_p10;
wire  signed [11:0] mul_ln181_28_fu_13897_p10;
wire  signed [12:0] mul_ln181_29_fu_13903_p10;
wire  signed [12:0] mul_ln181_2_fu_13932_p10;
wire   [12:0] mul_ln181_31_fu_13908_p00;
wire  signed [12:0] mul_ln181_31_fu_13908_p10;
wire   [12:0] mul_ln181_32_fu_13914_p00;
wire  signed [12:0] mul_ln181_32_fu_13914_p10;
wire   [12:0] mul_ln181_33_fu_13920_p00;
wire  signed [12:0] mul_ln181_33_fu_13920_p10;
wire  signed [12:0] mul_ln181_36_fu_13926_p10;
wire  signed [12:0] mul_ln181_37_fu_13942_p10;
wire  signed [12:0] mul_ln181_39_fu_13947_p10;
wire   [11:0] mul_ln181_3_fu_13837_p00;
wire  signed [11:0] mul_ln181_3_fu_13837_p10;
wire   [12:0] mul_ln181_4_fu_8109_p10;
wire   [12:0] mul_ln181_6_fu_13843_p00;
wire  signed [12:0] mul_ln181_6_fu_13843_p10;
wire   [11:0] mul_ln181_8_fu_13849_p00;
wire  signed [11:0] mul_ln181_8_fu_13849_p10;
reg    ap_condition_77;
reg    ap_condition_9915;
reg    ap_condition_9918;
reg    ap_condition_9922;
reg    ap_condition_9925;
reg    ap_condition_9928;
reg    ap_condition_1461;
reg    ap_condition_9934;
reg    ap_condition_1933;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 l1_iteration = 32'd0;
#0 l1_write_col_offset = 16'd1;
#0 l1_write_row_offset = 8'd0;
#0 l1_channel_idx = 8'd0;
#0 l1_read_col_offset = 16'd0;
#0 l1_maxes_0 = 16'd0;
#0 l1_maxes_1 = 16'd0;
#0 l1_maxes_2 = 16'd0;
#0 l1_maxes_3 = 16'd0;
#0 l2_write_col_offset = 16'd1;
#0 l2_iteration = 32'd0;
#0 l2_read_row_offset = 8'd0;
#0 l2_read_col_offset = 16'd0;
#0 l2_kernel_sums_0 = 16'd0;
#0 l2_kernel_sums_1 = 16'd0;
#0 l2_kernel_sums_2 = 16'd0;
#0 l2_kernel_sums_3 = 16'd0;
#0 l2_kernel_sums_4 = 16'd0;
#0 l2_kernel_sums_5 = 16'd0;
#0 l2_kernel_sums_6 = 16'd0;
#0 l2_kernel_sums_7 = 16'd0;
#0 l2_maxes_0 = 16'd0;
#0 l2_maxes_1 = 16'd0;
#0 l2_maxes_2 = 16'd0;
#0 l2_maxes_3 = 16'd0;
#0 l2_maxes_4 = 16'd0;
#0 l2_maxes_5 = 16'd0;
#0 l2_maxes_6 = 16'd0;
#0 l2_maxes_7 = 16'd0;
#0 l1_read_row_offset = 8'd0;
#0 l2_write_row_offset = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_0_address0),
    .ce0(l1_stripes_0_0_ce0),
    .q0(l1_stripes_0_0_q0),
    .address1(l1_stripes_0_0_address1),
    .ce1(l1_stripes_0_0_ce1),
    .we1(l1_stripes_0_0_we1),
    .d1(l1_stripes_0_0_d1),
    .q1(l1_stripes_0_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_1_address0),
    .ce0(l1_stripes_0_1_ce0),
    .q0(l1_stripes_0_1_q0),
    .address1(l1_stripes_0_1_address1),
    .ce1(l1_stripes_0_1_ce1),
    .we1(l1_stripes_0_1_we1),
    .d1(l1_stripes_0_1_d1),
    .q1(l1_stripes_0_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_2_address0),
    .ce0(l1_stripes_0_2_ce0),
    .q0(l1_stripes_0_2_q0),
    .address1(l1_stripes_0_2_address1),
    .ce1(l1_stripes_0_2_ce1),
    .we1(l1_stripes_0_2_we1),
    .d1(l1_stripes_0_2_d1),
    .q1(l1_stripes_0_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_3_address0),
    .ce0(l1_stripes_0_3_ce0),
    .q0(l1_stripes_0_3_q0),
    .address1(l1_stripes_0_3_address1),
    .ce1(l1_stripes_0_3_ce1),
    .we1(l1_stripes_0_3_we1),
    .d1(l1_stripes_0_3_d1),
    .q1(l1_stripes_0_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_4_address0),
    .ce0(l1_stripes_0_4_ce0),
    .q0(l1_stripes_0_4_q0),
    .address1(l1_stripes_0_4_address1),
    .ce1(l1_stripes_0_4_ce1),
    .we1(l1_stripes_0_4_we1),
    .d1(l1_stripes_0_4_d1),
    .q1(l1_stripes_0_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_5_address0),
    .ce0(l1_stripes_0_5_ce0),
    .q0(l1_stripes_0_5_q0),
    .address1(l1_stripes_0_5_address1),
    .ce1(l1_stripes_0_5_ce1),
    .we1(l1_stripes_0_5_we1),
    .d1(l1_stripes_0_5_d1),
    .q1(l1_stripes_0_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_0_address0),
    .ce0(l1_stripes_1_0_ce0),
    .q0(l1_stripes_1_0_q0),
    .address1(l1_stripes_1_0_address1),
    .ce1(l1_stripes_1_0_ce1),
    .we1(l1_stripes_1_0_we1),
    .d1(l1_stripes_1_0_d1),
    .q1(l1_stripes_1_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_1_address0),
    .ce0(l1_stripes_1_1_ce0),
    .q0(l1_stripes_1_1_q0),
    .address1(l1_stripes_1_1_address1),
    .ce1(l1_stripes_1_1_ce1),
    .we1(l1_stripes_1_1_we1),
    .d1(l1_stripes_1_1_d1),
    .q1(l1_stripes_1_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_2_address0),
    .ce0(l1_stripes_1_2_ce0),
    .q0(l1_stripes_1_2_q0),
    .address1(l1_stripes_1_2_address1),
    .ce1(l1_stripes_1_2_ce1),
    .we1(l1_stripes_1_2_we1),
    .d1(l1_stripes_1_2_d1),
    .q1(l1_stripes_1_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_3_address0),
    .ce0(l1_stripes_1_3_ce0),
    .q0(l1_stripes_1_3_q0),
    .address1(l1_stripes_1_3_address1),
    .ce1(l1_stripes_1_3_ce1),
    .we1(l1_stripes_1_3_we1),
    .d1(l1_stripes_1_3_d1),
    .q1(l1_stripes_1_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_4_address0),
    .ce0(l1_stripes_1_4_ce0),
    .q0(l1_stripes_1_4_q0),
    .address1(l1_stripes_1_4_address1),
    .ce1(l1_stripes_1_4_ce1),
    .we1(l1_stripes_1_4_we1),
    .d1(l1_stripes_1_4_d1),
    .q1(l1_stripes_1_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_5_address0),
    .ce0(l1_stripes_1_5_ce0),
    .q0(l1_stripes_1_5_q0),
    .address1(l1_stripes_1_5_address1),
    .ce1(l1_stripes_1_5_ce1),
    .we1(l1_stripes_1_5_we1),
    .d1(l1_stripes_1_5_d1),
    .q1(l1_stripes_1_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_0_address0),
    .ce0(l1_stripes_2_0_ce0),
    .q0(l1_stripes_2_0_q0),
    .address1(l1_stripes_2_0_address1),
    .ce1(l1_stripes_2_0_ce1),
    .we1(l1_stripes_2_0_we1),
    .d1(l1_stripes_2_0_d1),
    .q1(l1_stripes_2_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_1_address0),
    .ce0(l1_stripes_2_1_ce0),
    .q0(l1_stripes_2_1_q0),
    .address1(l1_stripes_2_1_address1),
    .ce1(l1_stripes_2_1_ce1),
    .we1(l1_stripes_2_1_we1),
    .d1(l1_stripes_2_1_d1),
    .q1(l1_stripes_2_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_2_address0),
    .ce0(l1_stripes_2_2_ce0),
    .q0(l1_stripes_2_2_q0),
    .address1(l1_stripes_2_2_address1),
    .ce1(l1_stripes_2_2_ce1),
    .we1(l1_stripes_2_2_we1),
    .d1(l1_stripes_2_2_d1),
    .q1(l1_stripes_2_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_3_address0),
    .ce0(l1_stripes_2_3_ce0),
    .q0(l1_stripes_2_3_q0),
    .address1(l1_stripes_2_3_address1),
    .ce1(l1_stripes_2_3_ce1),
    .we1(l1_stripes_2_3_we1),
    .d1(l1_stripes_2_3_d1),
    .q1(l1_stripes_2_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_4_address0),
    .ce0(l1_stripes_2_4_ce0),
    .q0(l1_stripes_2_4_q0),
    .address1(l1_stripes_2_4_address1),
    .ce1(l1_stripes_2_4_ce1),
    .we1(l1_stripes_2_4_we1),
    .d1(l1_stripes_2_4_d1),
    .q1(l1_stripes_2_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_5_address0),
    .ce0(l1_stripes_2_5_ce0),
    .q0(l1_stripes_2_5_q0),
    .address1(l1_stripes_2_5_address1),
    .ce1(l1_stripes_2_5_ce1),
    .we1(l1_stripes_2_5_we1),
    .d1(l1_stripes_2_5_d1),
    .q1(l1_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_0_address0),
    .ce0(l2_stripes_2_0_ce0),
    .q0(l2_stripes_2_0_q0),
    .address1(l2_stripes_2_0_address1),
    .ce1(l2_stripes_2_0_ce1),
    .we1(l2_stripes_2_0_we1),
    .d1(l2_stripes_2_0_d1),
    .q1(l2_stripes_2_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_1_address0),
    .ce0(l2_stripes_2_1_ce0),
    .q0(l2_stripes_2_1_q0),
    .address1(l2_stripes_2_1_address1),
    .ce1(l2_stripes_2_1_ce1),
    .we1(l2_stripes_2_1_we1),
    .d1(l2_stripes_2_1_d1),
    .q1(l2_stripes_2_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_2_address0),
    .ce0(l2_stripes_2_2_ce0),
    .q0(l2_stripes_2_2_q0),
    .address1(l2_stripes_2_2_address1),
    .ce1(l2_stripes_2_2_ce1),
    .we1(l2_stripes_2_2_we1),
    .d1(l2_stripes_2_2_d1),
    .q1(l2_stripes_2_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_3_address0),
    .ce0(l2_stripes_2_3_ce0),
    .q0(l2_stripes_2_3_q0),
    .address1(l2_stripes_2_3_address1),
    .ce1(l2_stripes_2_3_ce1),
    .we1(l2_stripes_2_3_we1),
    .d1(l2_stripes_2_3_d1),
    .q1(l2_stripes_2_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_4_address0),
    .ce0(l2_stripes_2_4_ce0),
    .q0(l2_stripes_2_4_q0),
    .address1(l2_stripes_2_4_address1),
    .ce1(l2_stripes_2_4_ce1),
    .we1(l2_stripes_2_4_we1),
    .d1(l2_stripes_2_4_d1),
    .q1(l2_stripes_2_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_5_address0),
    .ce0(l2_stripes_2_5_ce0),
    .q0(l2_stripes_2_5_q0),
    .address1(l2_stripes_2_5_address1),
    .ce1(l2_stripes_2_5_ce1),
    .we1(l2_stripes_2_5_we1),
    .d1(l2_stripes_2_5_d1),
    .q1(l2_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_0_address0),
    .ce0(l2_stripes_0_0_ce0),
    .q0(l2_stripes_0_0_q0),
    .address1(l2_stripes_0_0_address1),
    .ce1(l2_stripes_0_0_ce1),
    .we1(l2_stripes_0_0_we1),
    .d1(l2_stripes_0_0_d1),
    .q1(l2_stripes_0_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_1_address0),
    .ce0(l2_stripes_0_1_ce0),
    .q0(l2_stripes_0_1_q0),
    .address1(l2_stripes_0_1_address1),
    .ce1(l2_stripes_0_1_ce1),
    .we1(l2_stripes_0_1_we1),
    .d1(l2_stripes_0_1_d1),
    .q1(l2_stripes_0_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_2_address0),
    .ce0(l2_stripes_0_2_ce0),
    .q0(l2_stripes_0_2_q0),
    .address1(l2_stripes_0_2_address1),
    .ce1(l2_stripes_0_2_ce1),
    .we1(l2_stripes_0_2_we1),
    .d1(l2_stripes_0_2_d1),
    .q1(l2_stripes_0_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_3_address0),
    .ce0(l2_stripes_0_3_ce0),
    .q0(l2_stripes_0_3_q0),
    .address1(l2_stripes_0_3_address1),
    .ce1(l2_stripes_0_3_ce1),
    .we1(l2_stripes_0_3_we1),
    .d1(l2_stripes_0_3_d1),
    .q1(l2_stripes_0_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_4_address0),
    .ce0(l2_stripes_0_4_ce0),
    .q0(l2_stripes_0_4_q0),
    .address1(l2_stripes_0_4_address1),
    .ce1(l2_stripes_0_4_ce1),
    .we1(l2_stripes_0_4_we1),
    .d1(l2_stripes_0_4_d1),
    .q1(l2_stripes_0_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_5_address0),
    .ce0(l2_stripes_0_5_ce0),
    .q0(l2_stripes_0_5_q0),
    .address1(l2_stripes_0_5_address1),
    .ce1(l2_stripes_0_5_ce1),
    .we1(l2_stripes_0_5_we1),
    .d1(l2_stripes_0_5_d1),
    .q1(l2_stripes_0_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_0_address0),
    .ce0(l2_stripes_3_0_ce0),
    .q0(l2_stripes_3_0_q0),
    .address1(l2_stripes_3_0_address1),
    .ce1(l2_stripes_3_0_ce1),
    .we1(l2_stripes_3_0_we1),
    .d1(l2_stripes_3_0_d1),
    .q1(l2_stripes_3_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_1_address0),
    .ce0(l2_stripes_3_1_ce0),
    .q0(l2_stripes_3_1_q0),
    .address1(l2_stripes_3_1_address1),
    .ce1(l2_stripes_3_1_ce1),
    .we1(l2_stripes_3_1_we1),
    .d1(l2_stripes_3_1_d1),
    .q1(l2_stripes_3_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_2_address0),
    .ce0(l2_stripes_3_2_ce0),
    .q0(l2_stripes_3_2_q0),
    .address1(l2_stripes_3_2_address1),
    .ce1(l2_stripes_3_2_ce1),
    .we1(l2_stripes_3_2_we1),
    .d1(l2_stripes_3_2_d1),
    .q1(l2_stripes_3_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_3_address0),
    .ce0(l2_stripes_3_3_ce0),
    .q0(l2_stripes_3_3_q0),
    .address1(l2_stripes_3_3_address1),
    .ce1(l2_stripes_3_3_ce1),
    .we1(l2_stripes_3_3_we1),
    .d1(l2_stripes_3_3_d1),
    .q1(l2_stripes_3_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_4_address0),
    .ce0(l2_stripes_3_4_ce0),
    .q0(l2_stripes_3_4_q0),
    .address1(l2_stripes_3_4_address1),
    .ce1(l2_stripes_3_4_ce1),
    .we1(l2_stripes_3_4_we1),
    .d1(l2_stripes_3_4_d1),
    .q1(l2_stripes_3_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_5_address0),
    .ce0(l2_stripes_3_5_ce0),
    .q0(l2_stripes_3_5_q0),
    .address1(l2_stripes_3_5_address1),
    .ce1(l2_stripes_3_5_ce1),
    .we1(l2_stripes_3_5_we1),
    .d1(l2_stripes_3_5_d1),
    .q1(l2_stripes_3_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_0_address0),
    .ce0(l2_stripes_1_0_ce0),
    .q0(l2_stripes_1_0_q0),
    .address1(l2_stripes_1_0_address1),
    .ce1(l2_stripes_1_0_ce1),
    .we1(l2_stripes_1_0_we1),
    .d1(l2_stripes_1_0_d1),
    .q1(l2_stripes_1_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_1_address0),
    .ce0(l2_stripes_1_1_ce0),
    .q0(l2_stripes_1_1_q0),
    .address1(l2_stripes_1_1_address1),
    .ce1(l2_stripes_1_1_ce1),
    .we1(l2_stripes_1_1_we1),
    .d1(l2_stripes_1_1_d1),
    .q1(l2_stripes_1_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_2_address0),
    .ce0(l2_stripes_1_2_ce0),
    .q0(l2_stripes_1_2_q0),
    .address1(l2_stripes_1_2_address1),
    .ce1(l2_stripes_1_2_ce1),
    .we1(l2_stripes_1_2_we1),
    .d1(l2_stripes_1_2_d1),
    .q1(l2_stripes_1_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_3_address0),
    .ce0(l2_stripes_1_3_ce0),
    .q0(l2_stripes_1_3_q0),
    .address1(l2_stripes_1_3_address1),
    .ce1(l2_stripes_1_3_ce1),
    .we1(l2_stripes_1_3_we1),
    .d1(l2_stripes_1_3_d1),
    .q1(l2_stripes_1_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_4_address0),
    .ce0(l2_stripes_1_4_ce0),
    .q0(l2_stripes_1_4_q0),
    .address1(l2_stripes_1_4_address1),
    .ce1(l2_stripes_1_4_ce1),
    .we1(l2_stripes_1_4_we1),
    .d1(l2_stripes_1_4_d1),
    .q1(l2_stripes_1_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_5_address0),
    .ce0(l2_stripes_1_5_ce0),
    .q0(l2_stripes_1_5_q0),
    .address1(l2_stripes_1_5_address1),
    .ce1(l2_stripes_1_5_ce1),
    .we1(l2_stripes_1_5_we1),
    .d1(l2_stripes_1_5_d1),
    .q1(l2_stripes_1_5_q1)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U1(
    .din0(l2_stripes_3_0_q0),
    .din1(l2_stripes_3_1_q0),
    .din2(l2_stripes_3_2_q0),
    .din3(l2_stripes_3_3_q0),
    .din4(l2_stripes_3_4_q0),
    .din5(l2_stripes_3_5_q0),
    .din6(grp_fu_3471_p7),
    .dout(grp_fu_3471_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U2(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(grp_fu_3488_p7),
    .dout(grp_fu_3488_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U3(
    .din0(reg_3505),
    .din1(reg_3509),
    .din2(reg_3513),
    .din3(reg_3517),
    .din4(reg_3521),
    .din5(reg_3525),
    .din6(select_ln76_1_reg_14866),
    .dout(grp_fu_3529_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U4(
    .din0(l1_stripes_0_0_load_reg_14566),
    .din1(l1_stripes_0_1_load_reg_14573),
    .din2(l1_stripes_0_2_load_reg_14580),
    .din3(l1_stripes_0_3_load_reg_14587),
    .din4(l1_stripes_0_4_load_reg_14594),
    .din5(l1_stripes_0_5_load_reg_14601),
    .din6(select_ln76_reg_14553),
    .dout(tmp_1_fu_4508_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U5(
    .din0(l1_stripes_1_0_load_reg_14608),
    .din1(l1_stripes_1_1_load_reg_14615),
    .din2(l1_stripes_1_2_load_reg_14622),
    .din3(l1_stripes_1_3_load_reg_14629),
    .din4(l1_stripes_1_4_load_reg_14636),
    .din5(l1_stripes_1_5_load_reg_14643),
    .din6(select_ln76_reg_14553),
    .dout(tmp_6_fu_4599_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U6(
    .din0(reg_3505),
    .din1(reg_3509),
    .din2(reg_3513),
    .din3(reg_3517),
    .din4(reg_3521),
    .din5(reg_3525),
    .din6(select_ln76_reg_14553),
    .dout(tmp_10_fu_4678_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U7(
    .din0(l1_stripes_0_0_load_1_reg_14650),
    .din1(l1_stripes_0_1_load_1_reg_14657),
    .din2(l1_stripes_0_2_load_1_reg_14664),
    .din3(l1_stripes_0_3_load_1_reg_14671),
    .din4(l1_stripes_0_4_load_1_reg_14678),
    .din5(l1_stripes_0_5_load_1_reg_14685),
    .din6(select_ln76_reg_14553),
    .dout(tmp_15_fu_4769_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U8(
    .din0(l1_stripes_1_0_load_1_reg_14692),
    .din1(l1_stripes_1_1_load_1_reg_14699),
    .din2(l1_stripes_1_2_load_1_reg_14706),
    .din3(l1_stripes_1_3_load_1_reg_14713),
    .din4(l1_stripes_1_4_load_1_reg_14720),
    .din5(l1_stripes_1_5_load_1_reg_14727),
    .din6(select_ln76_reg_14553),
    .dout(tmp_20_fu_4882_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U9(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln76_reg_14553),
    .dout(tmp_25_fu_4973_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U10(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln76_reg_14553),
    .dout(tmp_30_fu_4990_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U11(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln76_reg_14553),
    .dout(tmp_35_fu_5007_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U12(
    .din0(l1_stripes_2_0_load_2_reg_14824),
    .din1(l1_stripes_2_1_load_2_reg_14831),
    .din2(l1_stripes_2_2_load_2_reg_14838),
    .din3(l1_stripes_2_3_load_2_reg_14845),
    .din4(l1_stripes_2_4_load_2_reg_14852),
    .din5(l1_stripes_2_5_load_2_reg_14859),
    .din6(select_ln76_reg_14553),
    .dout(tmp_40_fu_5024_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U13(
    .din0(l1_stripes_1_0_load_reg_14608),
    .din1(l1_stripes_1_1_load_reg_14615),
    .din2(l1_stripes_1_2_load_reg_14622),
    .din3(l1_stripes_1_3_load_reg_14629),
    .din4(l1_stripes_1_4_load_reg_14636),
    .din5(l1_stripes_1_5_load_reg_14643),
    .din6(select_ln76_1_reg_14866),
    .dout(tmp_50_fu_5075_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U14(
    .din0(l1_stripes_1_0_load_1_reg_14692),
    .din1(l1_stripes_1_1_load_1_reg_14699),
    .din2(l1_stripes_1_2_load_1_reg_14706),
    .din3(l1_stripes_1_3_load_1_reg_14713),
    .din4(l1_stripes_1_4_load_1_reg_14720),
    .din5(l1_stripes_1_5_load_1_reg_14727),
    .din6(select_ln76_1_reg_14866),
    .dout(tmp_65_fu_5092_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U15(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln76_1_reg_14866),
    .dout(tmp_80_fu_5109_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U16(
    .din0(l1_stripes_2_0_load_2_reg_14824),
    .din1(l1_stripes_2_1_load_2_reg_14831),
    .din2(l1_stripes_2_2_load_2_reg_14838),
    .din3(l1_stripes_2_3_load_2_reg_14845),
    .din4(l1_stripes_2_4_load_2_reg_14852),
    .din5(l1_stripes_2_5_load_2_reg_14859),
    .din6(select_ln76_1_reg_14866),
    .dout(tmp_85_fu_5126_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U17(
    .din0(reg_3505),
    .din1(reg_3509),
    .din2(reg_3513),
    .din3(reg_3517),
    .din4(reg_3521),
    .din5(reg_3525),
    .din6(select_ln76_2_reg_14878),
    .dout(tmp_100_fu_5137_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U18(
    .din0(l1_stripes_0_0_load_1_reg_14650),
    .din1(l1_stripes_0_1_load_1_reg_14657),
    .din2(l1_stripes_0_2_load_1_reg_14664),
    .din3(l1_stripes_0_3_load_1_reg_14671),
    .din4(l1_stripes_0_4_load_1_reg_14678),
    .din5(l1_stripes_0_5_load_1_reg_14685),
    .din6(select_ln76_2_reg_14878),
    .dout(tmp_105_fu_5154_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U19(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln76_2_reg_14878),
    .dout(tmp_115_fu_5171_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U20(
    .din0(l1_stripes_0_0_load_reg_14566),
    .din1(l1_stripes_0_1_load_reg_14573),
    .din2(l1_stripes_0_2_load_reg_14580),
    .din3(l1_stripes_0_3_load_reg_14587),
    .din4(l1_stripes_0_4_load_reg_14594),
    .din5(l1_stripes_0_5_load_reg_14601),
    .din6(select_ln76_1_reg_14866),
    .dout(tmp_45_fu_5447_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U21(
    .din0(l1_stripes_0_0_load_1_reg_14650),
    .din1(l1_stripes_0_1_load_1_reg_14657),
    .din2(l1_stripes_0_2_load_1_reg_14664),
    .din3(l1_stripes_0_3_load_1_reg_14671),
    .din4(l1_stripes_0_4_load_1_reg_14678),
    .din5(l1_stripes_0_5_load_1_reg_14685),
    .din6(select_ln76_1_reg_14866),
    .dout(tmp_60_fu_5662_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U22(
    .din0(l1_stripes_0_0_load_2_reg_14956),
    .din1(l1_stripes_0_1_load_2_reg_14962),
    .din2(l1_stripes_0_2_load_2_reg_14968),
    .din3(l1_stripes_0_3_load_2_reg_14974),
    .din4(l1_stripes_0_4_load_2_reg_14980),
    .din5(l1_stripes_0_5_load_2_reg_14986),
    .din6(select_ln76_1_reg_14866),
    .dout(tmp_75_fu_5876_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U23(
    .din0(l1_stripes_0_0_load_reg_14566),
    .din1(l1_stripes_0_1_load_reg_14573),
    .din2(l1_stripes_0_2_load_reg_14580),
    .din3(l1_stripes_0_3_load_reg_14587),
    .din4(l1_stripes_0_4_load_reg_14594),
    .din5(l1_stripes_0_5_load_reg_14601),
    .din6(select_ln76_2_reg_14878),
    .dout(tmp_90_fu_6099_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U24(
    .din0(l1_stripes_1_0_load_reg_14608),
    .din1(l1_stripes_1_1_load_reg_14615),
    .din2(l1_stripes_1_2_load_reg_14622),
    .din3(l1_stripes_1_3_load_reg_14629),
    .din4(l1_stripes_1_4_load_reg_14636),
    .din5(l1_stripes_1_5_load_reg_14643),
    .din6(select_ln76_2_reg_14878),
    .dout(tmp_95_fu_6164_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U25(
    .din0(l1_stripes_1_0_load_1_reg_14692),
    .din1(l1_stripes_1_1_load_1_reg_14699),
    .din2(l1_stripes_1_2_load_1_reg_14706),
    .din3(l1_stripes_1_3_load_1_reg_14713),
    .din4(l1_stripes_1_4_load_1_reg_14720),
    .din5(l1_stripes_1_5_load_1_reg_14727),
    .din6(select_ln76_2_reg_14878),
    .dout(tmp_110_fu_6279_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U26(
    .din0(l1_stripes_0_0_load_2_reg_14956),
    .din1(l1_stripes_0_1_load_2_reg_14962),
    .din2(l1_stripes_0_2_load_2_reg_14968),
    .din3(l1_stripes_0_3_load_2_reg_14974),
    .din4(l1_stripes_0_4_load_2_reg_14980),
    .din5(l1_stripes_0_5_load_2_reg_14986),
    .din6(select_ln76_2_reg_14878),
    .dout(tmp_120_fu_6344_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U27(
    .din0(l1_stripes_1_0_load_2_reg_14999),
    .din1(l1_stripes_1_1_load_2_reg_15004),
    .din2(l1_stripes_1_2_load_2_reg_15009),
    .din3(l1_stripes_1_3_load_2_reg_15014),
    .din4(l1_stripes_1_4_load_2_reg_15019),
    .din5(l1_stripes_1_5_load_2_reg_15024),
    .din6(select_ln76_2_reg_14878),
    .dout(tmp_125_fu_6355_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U28(
    .din0(l1_stripes_2_0_load_2_reg_14824),
    .din1(l1_stripes_2_1_load_2_reg_14831),
    .din2(l1_stripes_2_2_load_2_reg_14838),
    .din3(l1_stripes_2_3_load_2_reg_14845),
    .din4(l1_stripes_2_4_load_2_reg_14852),
    .din5(l1_stripes_2_5_load_2_reg_14859),
    .din6(select_ln76_2_reg_14878),
    .dout(tmp_130_fu_6894_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U29(
    .din0(l2_stripes_3_0_q0),
    .din1(l2_stripes_3_1_q0),
    .din2(l2_stripes_3_2_q0),
    .din3(l2_stripes_3_3_q0),
    .din4(l2_stripes_3_4_q0),
    .din5(l2_stripes_3_5_q0),
    .din6(select_ln171_fu_7751_p3),
    .dout(tmp_138_fu_7759_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U30(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln171_fu_7751_p3),
    .dout(tmp_139_fu_7777_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U31(
    .din0(l2_stripes_2_0_q1),
    .din1(l2_stripes_2_1_q1),
    .din2(l2_stripes_2_2_q1),
    .din3(l2_stripes_2_3_q1),
    .din4(l2_stripes_2_4_q1),
    .din5(l2_stripes_2_5_q1),
    .din6(select_ln171_fu_7751_p3),
    .dout(tmp_140_fu_7802_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U32(
    .din0(l2_stripes_0_0_q1),
    .din1(l2_stripes_0_1_q1),
    .din2(l2_stripes_0_2_q1),
    .din3(l2_stripes_0_3_q1),
    .din4(l2_stripes_0_4_q1),
    .din5(l2_stripes_0_5_q1),
    .din6(select_ln171_fu_7751_p3),
    .dout(tmp_141_fu_7820_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U33(
    .din0(l2_stripes_3_0_q1),
    .din1(l2_stripes_3_1_q1),
    .din2(l2_stripes_3_2_q1),
    .din3(l2_stripes_3_3_q1),
    .din4(l2_stripes_3_4_q1),
    .din5(l2_stripes_3_5_q1),
    .din6(select_ln171_fu_7751_p3),
    .dout(tmp_142_fu_7845_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U34(
    .din0(l2_stripes_1_0_q1),
    .din1(l2_stripes_1_1_q1),
    .din2(l2_stripes_1_2_q1),
    .din3(l2_stripes_1_3_q1),
    .din4(l2_stripes_1_4_q1),
    .din5(l2_stripes_1_5_q1),
    .din6(select_ln171_fu_7751_p3),
    .dout(tmp_143_fu_7863_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U35(
    .din0(l2_stripes_2_0_load_reg_15918),
    .din1(l2_stripes_2_1_load_reg_15925),
    .din2(l2_stripes_2_2_load_reg_15932),
    .din3(l2_stripes_2_3_load_reg_15939),
    .din4(l2_stripes_2_4_load_reg_15946),
    .din5(l2_stripes_2_5_load_reg_15953),
    .din6(select_ln171_reg_15908),
    .dout(tmp_136_fu_8057_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U36(
    .din0(l2_stripes_0_0_load_reg_15960),
    .din1(l2_stripes_0_1_load_reg_15967),
    .din2(l2_stripes_0_2_load_reg_15974),
    .din3(l2_stripes_0_3_load_reg_15981),
    .din4(l2_stripes_0_4_load_reg_15988),
    .din5(l2_stripes_0_5_load_reg_15995),
    .din6(select_ln171_reg_15908),
    .dout(tmp_137_fu_8068_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U37(
    .din0(l2_stripes_2_0_q0),
    .din1(l2_stripes_2_1_q0),
    .din2(l2_stripes_2_2_q0),
    .din3(l2_stripes_2_3_q0),
    .din4(l2_stripes_2_4_q0),
    .din5(l2_stripes_2_5_q0),
    .din6(select_ln171_reg_15908),
    .dout(tmp_144_fu_8135_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U38(
    .din0(l2_stripes_0_0_q0),
    .din1(l2_stripes_0_1_q0),
    .din2(l2_stripes_0_2_q0),
    .din3(l2_stripes_0_3_q0),
    .din4(l2_stripes_0_4_q0),
    .din5(l2_stripes_0_5_q0),
    .din6(select_ln171_reg_15908),
    .dout(tmp_145_fu_8152_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U39(
    .din0(l2_stripes_3_0_load_1_reg_16157),
    .din1(l2_stripes_3_1_load_1_reg_16163),
    .din2(l2_stripes_3_2_load_1_reg_16169),
    .din3(l2_stripes_3_3_load_1_reg_16175),
    .din4(l2_stripes_3_4_load_1_reg_16181),
    .din5(l2_stripes_3_5_load_1_reg_16187),
    .din6(select_ln171_1_reg_16361),
    .dout(tmp_154_fu_8209_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U40(
    .din0(l2_stripes_1_0_load_1_reg_16193),
    .din1(l2_stripes_1_1_load_1_reg_16199),
    .din2(l2_stripes_1_2_load_1_reg_16205),
    .din3(l2_stripes_1_3_load_1_reg_16211),
    .din4(l2_stripes_1_4_load_1_reg_16217),
    .din5(l2_stripes_1_5_load_1_reg_16223),
    .din6(select_ln171_1_reg_16361),
    .dout(tmp_155_fu_8220_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U41(
    .din0(l2_stripes_3_0_load_2_reg_16551),
    .din1(l2_stripes_3_1_load_2_reg_16557),
    .din2(l2_stripes_3_2_load_2_reg_16563),
    .din3(l2_stripes_3_3_load_2_reg_16569),
    .din4(l2_stripes_3_4_load_2_reg_16575),
    .din5(l2_stripes_3_5_load_2_reg_16581),
    .din6(select_ln171_reg_15908),
    .dout(tmp_146_fu_8270_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U42(
    .din0(l2_stripes_1_0_load_2_reg_16587),
    .din1(l2_stripes_1_1_load_2_reg_16593),
    .din2(l2_stripes_1_2_load_2_reg_16599),
    .din3(l2_stripes_1_3_load_2_reg_16605),
    .din4(l2_stripes_1_4_load_2_reg_16611),
    .din5(l2_stripes_1_5_load_2_reg_16617),
    .din6(select_ln171_reg_15908),
    .dout(tmp_147_fu_8281_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U43(
    .din0(l2_stripes_2_0_load_reg_15918),
    .din1(l2_stripes_2_1_load_reg_15925),
    .din2(l2_stripes_2_2_load_reg_15932),
    .din3(l2_stripes_2_3_load_reg_15939),
    .din4(l2_stripes_2_4_load_reg_15946),
    .din5(l2_stripes_2_5_load_reg_15953),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_160_fu_8333_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U44(
    .din0(l2_stripes_0_0_load_reg_15960),
    .din1(l2_stripes_0_1_load_reg_15967),
    .din2(l2_stripes_0_2_load_reg_15974),
    .din3(l2_stripes_0_3_load_reg_15981),
    .din4(l2_stripes_0_4_load_reg_15988),
    .din5(l2_stripes_0_5_load_reg_15995),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_161_fu_8344_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U45(
    .din0(l2_stripes_3_0_load_reg_16002),
    .din1(l2_stripes_3_1_load_reg_16007),
    .din2(l2_stripes_3_2_load_reg_16012),
    .din3(l2_stripes_3_3_load_reg_16017),
    .din4(l2_stripes_3_4_load_reg_16022),
    .din5(l2_stripes_3_5_load_reg_16027),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_162_fu_8362_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U46(
    .din0(l2_stripes_1_0_load_reg_16032),
    .din1(l2_stripes_1_1_load_reg_16037),
    .din2(l2_stripes_1_2_load_reg_16042),
    .din3(l2_stripes_1_3_load_reg_16047),
    .din4(l2_stripes_1_4_load_reg_16052),
    .din5(l2_stripes_1_5_load_reg_16057),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_163_fu_8373_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U47(
    .din0(l2_stripes_2_0_load_1_reg_16073),
    .din1(l2_stripes_2_1_load_1_reg_16079),
    .din2(l2_stripes_2_2_load_1_reg_16085),
    .din3(l2_stripes_2_3_load_1_reg_16091),
    .din4(l2_stripes_2_4_load_1_reg_16097),
    .din5(l2_stripes_2_5_load_1_reg_16103),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_164_fu_8391_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U48(
    .din0(l2_stripes_0_0_load_1_reg_16109),
    .din1(l2_stripes_0_1_load_1_reg_16115),
    .din2(l2_stripes_0_2_load_1_reg_16121),
    .din3(l2_stripes_0_3_load_1_reg_16127),
    .din4(l2_stripes_0_4_load_1_reg_16133),
    .din5(l2_stripes_0_5_load_1_reg_16139),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_165_fu_8402_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U49(
    .din0(l2_stripes_2_0_load_1_reg_16073),
    .din1(l2_stripes_2_1_load_1_reg_16079),
    .din2(l2_stripes_2_2_load_1_reg_16085),
    .din3(l2_stripes_2_3_load_1_reg_16091),
    .din4(l2_stripes_2_4_load_1_reg_16097),
    .din5(l2_stripes_2_5_load_1_reg_16103),
    .din6(select_ln171_1_reg_16361),
    .dout(tmp_152_fu_9063_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U50(
    .din0(l2_stripes_0_0_load_1_reg_16109),
    .din1(l2_stripes_0_1_load_1_reg_16115),
    .din2(l2_stripes_0_2_load_1_reg_16121),
    .din3(l2_stripes_0_3_load_1_reg_16127),
    .din4(l2_stripes_0_4_load_1_reg_16133),
    .din5(l2_stripes_0_5_load_1_reg_16139),
    .din6(select_ln171_1_reg_16361),
    .dout(tmp_153_fu_9074_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U51(
    .din0(l2_stripes_2_0_load_reg_15918),
    .din1(l2_stripes_2_1_load_reg_15925),
    .din2(l2_stripes_2_2_load_reg_15932),
    .din3(l2_stripes_2_3_load_reg_15939),
    .din4(l2_stripes_2_4_load_reg_15946),
    .din5(l2_stripes_2_5_load_reg_15953),
    .din6(select_ln171_1_reg_16361),
    .dout(tmp_148_fu_9677_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U52(
    .din0(l2_stripes_0_0_load_reg_15960),
    .din1(l2_stripes_0_1_load_reg_15967),
    .din2(l2_stripes_0_2_load_reg_15974),
    .din3(l2_stripes_0_3_load_reg_15981),
    .din4(l2_stripes_0_4_load_reg_15988),
    .din5(l2_stripes_0_5_load_reg_15995),
    .din6(select_ln171_1_reg_16361),
    .dout(tmp_149_fu_9688_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U53(
    .din0(l2_stripes_2_0_load_2_reg_16469),
    .din1(l2_stripes_2_1_load_2_reg_16475),
    .din2(l2_stripes_2_2_load_2_reg_16481),
    .din3(l2_stripes_2_3_load_2_reg_16487),
    .din4(l2_stripes_2_4_load_2_reg_16493),
    .din5(l2_stripes_2_5_load_2_reg_16499),
    .din6(select_ln171_1_reg_16361),
    .dout(tmp_156_fu_9731_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U54(
    .din0(l2_stripes_0_0_load_2_reg_16505),
    .din1(l2_stripes_0_1_load_2_reg_16511),
    .din2(l2_stripes_0_2_load_2_reg_16517),
    .din3(l2_stripes_0_3_load_2_reg_16523),
    .din4(l2_stripes_0_4_load_2_reg_16529),
    .din5(l2_stripes_0_5_load_2_reg_16535),
    .din6(select_ln171_1_reg_16361),
    .dout(tmp_157_fu_9742_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U55(
    .din0(l2_stripes_3_0_load_1_reg_16157),
    .din1(l2_stripes_3_1_load_1_reg_16163),
    .din2(l2_stripes_3_2_load_1_reg_16169),
    .din3(l2_stripes_3_3_load_1_reg_16175),
    .din4(l2_stripes_3_4_load_1_reg_16181),
    .din5(l2_stripes_3_5_load_1_reg_16187),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_166_fu_9840_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U56(
    .din0(l2_stripes_1_0_load_1_reg_16193),
    .din1(l2_stripes_1_1_load_1_reg_16199),
    .din2(l2_stripes_1_2_load_1_reg_16205),
    .din3(l2_stripes_1_3_load_1_reg_16211),
    .din4(l2_stripes_1_4_load_1_reg_16217),
    .din5(l2_stripes_1_5_load_1_reg_16223),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_167_fu_9851_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U57(
    .din0(l2_stripes_2_0_load_2_reg_16469),
    .din1(l2_stripes_2_1_load_2_reg_16475),
    .din2(l2_stripes_2_2_load_2_reg_16481),
    .din3(l2_stripes_2_3_load_2_reg_16487),
    .din4(l2_stripes_2_4_load_2_reg_16493),
    .din5(l2_stripes_2_5_load_2_reg_16499),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_168_fu_9869_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U58(
    .din0(l2_stripes_0_0_load_2_reg_16505),
    .din1(l2_stripes_0_1_load_2_reg_16511),
    .din2(l2_stripes_0_2_load_2_reg_16517),
    .din3(l2_stripes_0_3_load_2_reg_16523),
    .din4(l2_stripes_0_4_load_2_reg_16529),
    .din5(l2_stripes_0_5_load_2_reg_16535),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_169_fu_9880_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U59(
    .din0(l2_stripes_3_0_load_2_reg_16551),
    .din1(l2_stripes_3_1_load_2_reg_16557),
    .din2(l2_stripes_3_2_load_2_reg_16563),
    .din3(l2_stripes_3_3_load_2_reg_16569),
    .din4(l2_stripes_3_4_load_2_reg_16575),
    .din5(l2_stripes_3_5_load_2_reg_16581),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_170_fu_9898_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U60(
    .din0(l2_stripes_1_0_load_2_reg_16587),
    .din1(l2_stripes_1_1_load_2_reg_16593),
    .din2(l2_stripes_1_2_load_2_reg_16599),
    .din3(l2_stripes_1_3_load_2_reg_16605),
    .din4(l2_stripes_1_4_load_2_reg_16611),
    .din5(l2_stripes_1_5_load_2_reg_16617),
    .din6(select_ln171_2_reg_16385),
    .dout(tmp_171_fu_9909_p8)
);

cnn_mac_muladd_5sRg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sRg6_U61(
    .din0(grp_fu_13756_p0),
    .din1(grp_fu_13756_p1),
    .din2(sub_ln91_7_reg_14916),
    .dout(grp_fu_13756_p3)
);

cnn_mac_muladd_5sShg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sShg_U62(
    .din0(grp_fu_13764_p0),
    .din1(grp_fu_13764_p1),
    .din2(sub_ln91_9_reg_14926),
    .dout(grp_fu_13764_p3)
);

cnn_mac_muladd_5nThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nThq_U63(
    .din0(grp_fu_13773_p0),
    .din1(grp_fu_13773_p1),
    .din2(grp_fu_13773_p2),
    .dout(grp_fu_13773_p3)
);

cnn_mac_muladd_5sUhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5sUhA_U64(
    .din0(grp_fu_13781_p0),
    .din1(grp_fu_13781_p1),
    .din2(sub_ln91_27_fu_5773_p2),
    .dout(grp_fu_13781_p3)
);

cnn_mac_muladd_5nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nVhK_U65(
    .din0(grp_fu_13790_p0),
    .din1(grp_fu_13790_p1),
    .din2(add_ln92_43_fu_6334_p2),
    .dout(grp_fu_13790_p3)
);

cnn_mac_muladd_5nWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nWhU_U66(
    .din0(grp_fu_13798_p0),
    .din1(grp_fu_13798_p1),
    .din2(grp_fu_13822_p3),
    .dout(grp_fu_13798_p3)
);

cnn_mac_muladd_5nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
cnn_mac_muladd_5nXh4_U67(
    .din0(grp_fu_13805_p0),
    .din1(grp_fu_13805_p1),
    .din2(grp_fu_13805_p2),
    .dout(grp_fu_13805_p3)
);

cnn_mac_muladd_5sYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5sYie_U68(
    .din0(grp_fu_13814_p0),
    .din1(grp_fu_13814_p1),
    .din2(grp_fu_13814_p2),
    .dout(grp_fu_13814_p3)
);

cnn_mac_muladd_5nWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nWhU_U69(
    .din0(grp_fu_13822_p0),
    .din1(grp_fu_13822_p1),
    .din2(sub_ln92_7_reg_15156),
    .dout(grp_fu_13822_p3)
);

cnn_mac_muladd_5nZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_5nZio_U70(
    .din0(grp_fu_13830_p0),
    .din1(grp_fu_13830_p1),
    .din2(add_ln117_30_reg_15364),
    .dout(grp_fu_13830_p3)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U71(
    .din0(mul_ln181_3_fu_13837_p0),
    .din1(mul_ln181_3_fu_13837_p1),
    .dout(mul_ln181_3_fu_13837_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U72(
    .din0(mul_ln181_6_fu_13843_p0),
    .din1(mul_ln181_6_fu_13843_p1),
    .dout(mul_ln181_6_fu_13843_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U73(
    .din0(mul_ln181_8_fu_13849_p0),
    .din1(mul_ln181_8_fu_13849_p1),
    .dout(mul_ln181_8_fu_13849_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U74(
    .din0(mul_ln181_15_fu_13855_p0),
    .din1(mul_ln181_15_fu_13855_p1),
    .dout(mul_ln181_15_fu_13855_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U75(
    .din0(mul_ln181_17_fu_13861_p0),
    .din1(mul_ln181_17_fu_13861_p1),
    .dout(mul_ln181_17_fu_13861_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U76(
    .din0(mul_ln181_11_fu_13867_p0),
    .din1(mul_ln181_11_fu_13867_p1),
    .dout(mul_ln181_11_fu_13867_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U77(
    .din0(mul_ln181_20_fu_13873_p0),
    .din1(mul_ln181_20_fu_13873_p1),
    .dout(mul_ln181_20_fu_13873_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U78(
    .din0(mul_ln181_21_fu_13879_p0),
    .din1(mul_ln181_21_fu_13879_p1),
    .dout(mul_ln181_21_fu_13879_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U79(
    .din0(mul_ln181_22_fu_13885_p0),
    .din1(mul_ln181_22_fu_13885_p1),
    .dout(mul_ln181_22_fu_13885_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U80(
    .din0(mul_ln181_27_fu_13891_p0),
    .din1(mul_ln181_27_fu_13891_p1),
    .dout(mul_ln181_27_fu_13891_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U81(
    .din0(mul_ln181_28_fu_13897_p0),
    .din1(mul_ln181_28_fu_13897_p1),
    .dout(mul_ln181_28_fu_13897_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U82(
    .din0(mul_ln181_29_fu_13903_p0),
    .din1(mul_ln181_29_fu_13903_p1),
    .dout(mul_ln181_29_fu_13903_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U83(
    .din0(mul_ln181_31_fu_13908_p0),
    .din1(mul_ln181_31_fu_13908_p1),
    .dout(mul_ln181_31_fu_13908_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U84(
    .din0(mul_ln181_32_fu_13914_p0),
    .din1(mul_ln181_32_fu_13914_p1),
    .dout(mul_ln181_32_fu_13914_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U85(
    .din0(mul_ln181_33_fu_13920_p0),
    .din1(mul_ln181_33_fu_13920_p1),
    .dout(mul_ln181_33_fu_13920_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U86(
    .din0(mul_ln181_36_fu_13926_p0),
    .din1(mul_ln181_36_fu_13926_p1),
    .dout(mul_ln181_36_fu_13926_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U87(
    .din0(mul_ln181_2_fu_13932_p0),
    .din1(mul_ln181_2_fu_13932_p1),
    .dout(mul_ln181_2_fu_13932_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U88(
    .din0(mul_ln181_10_fu_13937_p0),
    .din1(mul_ln181_10_fu_13937_p1),
    .dout(mul_ln181_10_fu_13937_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U89(
    .din0(mul_ln181_37_fu_13942_p0),
    .din1(mul_ln181_37_fu_13942_p1),
    .dout(mul_ln181_37_fu_13942_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U90(
    .din0(mul_ln181_39_fu_13947_p0),
    .din1(mul_ln181_39_fu_13947_p1),
    .dout(mul_ln181_39_fu_13947_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U91(
    .din0(mul_ln181_13_fu_13952_p0),
    .din1(mul_ln181_13_fu_13952_p1),
    .dout(mul_ln181_13_fu_13952_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U92(
    .din0(mul_ln181_14_fu_13957_p0),
    .din1(mul_ln181_14_fu_13957_p1),
    .dout(mul_ln181_14_fu_13957_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U93(
    .din0(mul_ln181_24_fu_13962_p0),
    .din1(mul_ln181_24_fu_13962_p1),
    .dout(mul_ln181_24_fu_13962_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U94(
    .din0(mul_ln181_26_fu_13968_p0),
    .din1(mul_ln181_26_fu_13968_p1),
    .dout(mul_ln181_26_fu_13968_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U95(
    .din0(mul_ln181_34_fu_13973_p0),
    .din1(mul_ln181_34_fu_13973_p1),
    .dout(mul_ln181_34_fu_13973_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_fu_3564_p2 == 1'd0) & (icmp_ln30_fu_3558_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln48_reg_13986 == 1'd0) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= or_ln39_6_reg_14315;
    end else if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd0) & (icmp_ln54_reg_13982 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln48_reg_13986 == 1'd1) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln48_reg_13986 == 1'd0) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170 <= select_ln39_14_fu_4237_p3;
    end else if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd0) & (icmp_ln54_reg_13982 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln48_reg_13986 == 1'd1) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_fu_3564_p2 == 1'd0) & (icmp_ln30_fu_3558_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9918)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_0_new_0_reg_3211 <= select_ln124_fu_7263_p3;
        end else if ((1'b1 == ap_condition_9915)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_0_new_0_reg_3211 <= 16'd0;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_0_new_0_reg_3211 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9918)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_1_new_0_reg_3222 <= select_ln124_1_fu_7279_p3;
        end else if ((1'b1 == ap_condition_9915)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_1_new_0_reg_3222 <= 16'd0;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_1_new_0_reg_3222 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9918)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_2_new_0_reg_3233 <= select_ln124_2_fu_7295_p3;
        end else if ((1'b1 == ap_condition_9915)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_2_new_0_reg_3233 <= 16'd0;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_2_new_0_reg_3233 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9918)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_3_new_0_reg_3244 <= select_ln124_3_fu_7311_p3;
        end else if ((1'b1 == ap_condition_9915)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_3_new_0_reg_3244 <= 16'd0;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l1_maxes_3_new_0_reg_3244 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9918)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_f_1_reg_3187 <= 1'd0;
        end else if ((1'b1 == ap_condition_9915)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_f_1_reg_3187 <= icmp_ln147_reg_14543;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_f_1_reg_3187 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9925)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_f_reg_3277 <= 1'd0;
        end else if ((1'b1 == ap_condition_9922)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_f_reg_3277 <= ap_phi_reg_pp0_iter1_l1_read_row_offset_f_1_reg_3187;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_f_reg_3277 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9915)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_n_1_reg_3199 <= select_ln151_fu_7483_p3;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_n_1_reg_3199 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9922)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_n_reg_3289 <= ap_phi_reg_pp0_iter1_l1_read_row_offset_n_1_reg_3199;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_n_reg_3289 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9928)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3442 <= 1'd0;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3442 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3442;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9925)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313 <= l2_write_row_offset;
        end else if ((1'b1 == ap_condition_9922)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313 <= ap_phi_reg_pp0_iter1_l2_write_row_offset_4_reg_3267;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9918)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_3_reg_3255 <= 1'd0;
        end else if ((1'b1 == ap_condition_9915)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_3_reg_3255 <= icmp_ln136_fu_7424_p2;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_3_reg_3255 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9918)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_4_reg_3267 <= l2_write_row_offset;
        end else if ((1'b1 == ap_condition_9915)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_4_reg_3267 <= select_ln136_1_fu_7458_p3;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_4_reg_3267 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9925)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_s_reg_3301 <= 1'd0;
        end else if ((1'b1 == ap_condition_9922)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_s_reg_3301 <= ap_phi_reg_pp0_iter1_l2_write_row_offset_3_reg_3255;
        end else if ((1'b1 == ap_condition_77)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_s_reg_3301 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_0_flag_1_reg_3343 <= 1'd1;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_0_flag_1_reg_3343 <= ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_0_new_1_reg_3354 <= 16'd0;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_0_new_1_reg_3354 <= ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_1_new_1_reg_3365 <= 16'd0;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_1_new_1_reg_3365 <= ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_2_new_1_reg_3376 <= 16'd0;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_2_new_1_reg_3376 <= ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_3_new_1_reg_3387 <= 16'd0;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_3_new_1_reg_3387 <= ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_4_new_1_reg_3398 <= 16'd0;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_4_new_1_reg_3398 <= ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_5_new_1_reg_3409 <= 16'd0;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_5_new_1_reg_3409 <= ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_6_new_1_reg_3420 <= 16'd0;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_6_new_1_reg_3420 <= ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_7_new_1_reg_3431 <= 16'd0;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_maxes_7_new_1_reg_3431 <= ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_read_row_offset_f_reg_3323 <= icmp_ln221_reg_15892;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_read_row_offset_f_reg_3323 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_9934)) begin
            ap_phi_reg_pp0_iter2_l2_read_row_offset_n_reg_3333 <= select_ln225_fu_13519_p3;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter2_l2_read_row_offset_n_reg_3333 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1933)) begin
        if (((icmp_ln48_reg_13986 == 1'd1) & (icmp_ln30_reg_13978 == 1'd1))) begin
            l1_write_row_offset <= grp_fu_3466_p2;
        end else if (((icmp_ln30_reg_13978 == 1'd0) & (icmp_ln54_reg_13982 == 1'd1))) begin
            l1_write_row_offset <= select_ln58_fu_3651_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln117_10_reg_15329 <= add_ln117_10_fu_7007_p2;
        add_ln117_14_reg_15339 <= add_ln117_14_fu_7018_p2;
        add_ln117_17_reg_15344 <= add_ln117_17_fu_7034_p2;
        add_ln117_24_reg_15349 <= add_ln117_24_fu_7077_p2;
        add_ln117_25_reg_15354 <= add_ln117_25_fu_7083_p2;
        add_ln117_27_reg_15359 <= add_ln117_27_fu_7092_p2;
        add_ln117_30_reg_15364 <= add_ln117_30_fu_7098_p2;
        add_ln117_34_reg_15369 <= add_ln117_34_fu_7114_p2;
        add_ln117_35_reg_15374 <= add_ln117_35_fu_7120_p2;
        add_ln117_5_reg_15319 <= add_ln117_5_fu_6991_p2;
        sub_ln92_13_reg_15309 <= sub_ln92_13_fu_6601_p2;
        sub_ln92_15_reg_15314 <= sub_ln92_15_fu_6638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        add_ln117_12_reg_15334 <= grp_fu_13814_p3;
        add_ln117_7_reg_15324 <= grp_fu_13798_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln117_1_reg_15385 <= add_ln117_1_fu_7196_p2;
        add_ln117_2_reg_15391 <= add_ln117_2_fu_7226_p2;
        add_ln117_3_reg_15397 <= add_ln117_3_fu_7244_p2;
        add_ln117_reg_15379 <= add_ln117_fu_7165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln117_21_reg_15299[12 : 1] <= add_ln117_21_fu_6366_p2[12 : 1];
        add_ln117_29_reg_15304[13 : 1] <= add_ln117_29_fu_6372_p2[13 : 1];
        add_ln92_11_reg_15161[14 : 1] <= add_ln92_11_fu_5567_p2[14 : 1];
        add_ln92_12_reg_15166 <= add_ln92_12_fu_5656_p2;
        add_ln92_16_reg_15181 <= add_ln92_16_fu_5933_p2;
        add_ln92_24_reg_15196 <= add_ln92_24_fu_6042_p2;
        add_ln92_26_reg_15206 <= add_ln92_26_fu_6082_p2;
        add_ln92_28_reg_15211 <= add_ln92_28_fu_6093_p2;
        add_ln92_34_reg_15248 <= add_ln92_34_fu_6237_p2;
        add_ln92_38_reg_15253 <= add_ln92_38_fu_6273_p2;
        add_ln92_41_reg_15270[13 : 2] <= add_ln92_41_fu_6328_p2[13 : 2];
        add_ln92_7_reg_15141 <= add_ln92_7_fu_5419_p2;
        sext_ln91_49_reg_15265[12 : 3] <= sext_ln91_49_fu_6307_p1[12 : 3];
        shl_ln91_42_reg_15176[9 : 2] <= shl_ln91_42_fu_5832_p3[9 : 2];
        shl_ln91_49_reg_15201[10 : 3] <= shl_ln91_49_fu_6051_p3[10 : 3];
        shl_ln91_57_reg_15243[11 : 4] <= shl_ln91_57_fu_6207_p3[11 : 4];
        sub_ln91_25_reg_15171[11 : 1] <= sub_ln91_25_fu_5713_p2[11 : 1];
        sub_ln91_40_reg_15221 <= sub_ln91_40_fu_6136_p2;
        sub_ln92_12_reg_15238 <= sub_ln92_12_fu_6179_p2;
        sub_ln92_5_reg_15146 <= sub_ln92_5_fu_5441_p2;
        sub_ln92_6_reg_15151 <= sub_ln92_6_fu_5490_p2;
        sub_ln92_7_reg_15156 <= sub_ln92_7_fu_5516_p2;
        tmp_110_reg_15258 <= tmp_110_fu_6279_p8;
        tmp_120_reg_15280 <= tmp_120_fu_6344_p8;
        tmp_125_reg_15291 <= tmp_125_fu_6355_p8;
        tmp_90_reg_15216 <= tmp_90_fu_6099_p8;
        tmp_95_reg_15226 <= tmp_95_fu_6164_p8;
        zext_ln91_92_reg_15191[10 : 3] <= zext_ln91_92_fu_6003_p1[10 : 3];
        zext_ln93_1_reg_15233[7 : 0] <= zext_ln93_1_fu_6175_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln181_11_reg_16850 <= add_ln181_11_fu_9310_p2;
        add_ln181_12_reg_16855 <= add_ln181_12_fu_9316_p2;
        add_ln191_110_reg_16941 <= add_ln191_110_fu_9645_p2;
        add_ln191_121_reg_16946 <= add_ln191_121_fu_9651_p2;
        add_ln191_12_reg_16911 <= add_ln191_12_fu_9521_p2;
        add_ln191_42_reg_16916 <= add_ln191_42_fu_9553_p2;
        add_ln191_58_reg_16921 <= add_ln191_58_fu_9569_p2;
        add_ln191_61_reg_16926 <= add_ln191_61_fu_9575_p2;
        add_ln191_76_reg_16931 <= add_ln191_76_fu_9607_p2;
        add_ln191_91_reg_16936 <= add_ln191_91_fu_9613_p2;
        mul_ln181_28_reg_16865 <= mul_ln181_28_fu_13897_p2;
        mul_ln181_29_reg_16870 <= mul_ln181_29_fu_13903_p2;
        mul_ln181_31_reg_16883 <= mul_ln181_31_fu_13908_p2;
        mul_ln181_32_reg_16895 <= mul_ln181_32_fu_13914_p2;
        mul_ln181_33_reg_16906 <= mul_ln181_33_fu_13920_p2;
        select_ln162_8_reg_16823 <= select_ln162_8_fu_9085_p3;
        select_ln181_12_reg_16771 <= select_ln181_12_fu_8558_p3;
        select_ln181_56_reg_16818 <= select_ln181_56_fu_8974_p3;
        select_ln181_73_reg_16845[12 : 1] <= select_ln181_73_fu_9238_p3[12 : 1];
        select_ln181_89_reg_16860 <= select_ln181_89_fu_9385_p3;
        shl_ln181_15_reg_16800[8 : 1] <= shl_ln181_15_fu_8804_p3[8 : 1];
        shl_ln181_16_reg_16813[9 : 2] <= shl_ln181_16_fu_8832_p3[9 : 2];
        sub_ln181_8_reg_16776[12 : 1] <= sub_ln181_8_fu_8585_p2[12 : 1];
        zext_ln181_135_reg_16875[7 : 0] <= zext_ln181_135_fu_9461_p1[7 : 0];
        zext_ln181_143_reg_16888[7 : 0] <= zext_ln181_143_fu_9471_p1[7 : 0];
        zext_ln181_155_reg_16900[7 : 0] <= zext_ln181_155_fu_9481_p1[7 : 0];
        zext_ln181_38_reg_16781[10 : 3] <= zext_ln181_38_fu_8643_p1[10 : 3];
        zext_ln181_55_reg_16792[7 : 0] <= zext_ln181_55_fu_8798_p1[7 : 0];
        zext_ln181_62_reg_16807[10 : 3] <= zext_ln181_62_fu_8822_p1[10 : 3];
        zext_ln181_92_reg_16833[7 : 0] <= zext_ln181_92_fu_9092_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln181_14_reg_17007 <= add_ln181_14_fu_9788_p2;
        add_ln191_124_reg_17059 <= add_ln191_124_fu_9966_p2;
        add_ln191_125_reg_17064 <= add_ln191_125_fu_9972_p2;
        add_ln191_59_reg_17049 <= add_ln191_59_fu_9936_p2;
        add_ln191_93_reg_17054 <= add_ln191_93_fu_9960_p2;
        mul_ln181_19_reg_16972 <= mul_ln181_19_fu_9722_p2;
        select_ln162_10_reg_16977 <= select_ln162_10_fu_9753_p3;
        select_ln162_15_reg_17017 <= select_ln162_15_fu_9862_p3;
        select_ln162_16_reg_17029 <= select_ln162_16_fu_9891_p3;
        select_ln162_17_reg_17040 <= select_ln162_17_fu_9920_p3;
        select_ln162_6_reg_16951 <= select_ln162_6_fu_9699_p3;
        sub_ln181_81_reg_17012 <= sub_ln181_81_fu_9835_p2;
        zext_ln181_111_reg_16987[7 : 0] <= zext_ln181_111_fu_9760_p1[7 : 0];
        zext_ln181_93_reg_16967[7 : 0] <= zext_ln181_93_fu_9719_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln191_101_reg_17226 <= add_ln191_101_fu_12608_p2;
        add_ln191_111_reg_17231 <= add_ln191_111_fu_12643_p2;
        add_ln191_114_reg_17236 <= add_ln191_114_fu_12669_p2;
        add_ln191_118_reg_17241 <= add_ln191_118_fu_12701_p2;
        add_ln191_120_reg_17246 <= add_ln191_120_fu_12711_p2;
        add_ln191_127_reg_17251 <= add_ln191_127_fu_12725_p2;
        add_ln191_130_reg_17256 <= add_ln191_130_fu_12731_p2;
        add_ln191_135_reg_17261 <= add_ln191_135_fu_12743_p2;
        add_ln191_19_reg_17121 <= add_ln191_19_fu_12291_p2;
        add_ln191_20_reg_17126 <= add_ln191_20_fu_12297_p2;
        add_ln191_22_reg_17131 <= add_ln191_22_fu_12309_p2;
        add_ln191_28_reg_17136 <= add_ln191_28_fu_12321_p2;
        add_ln191_30_reg_17141 <= add_ln191_30_fu_12327_p2;
        add_ln191_34_reg_17146 <= add_ln191_34_fu_12353_p2;
        add_ln191_36_reg_17151 <= add_ln191_36_fu_12363_p2;
        add_ln191_37_reg_17156 <= add_ln191_37_fu_12369_p2;
        add_ln191_44_reg_17161 <= add_ln191_44_fu_12375_p2;
        add_ln191_46_reg_17166 <= add_ln191_46_fu_12387_p2;
        add_ln191_48_reg_17171 <= add_ln191_48_fu_12393_p2;
        add_ln191_49_reg_17176 <= add_ln191_49_fu_12399_p2;
        add_ln191_64_reg_17181 <= add_ln191_64_fu_12428_p2;
        add_ln191_65_reg_17186 <= add_ln191_65_fu_12434_p2;
        add_ln191_67_reg_17191 <= add_ln191_67_fu_12446_p2;
        add_ln191_77_reg_17196 <= add_ln191_77_fu_12481_p2;
        add_ln191_78_reg_17201[13 : 1] <= add_ln191_78_fu_12487_p2[13 : 1];
        add_ln191_79_reg_17206 <= add_ln191_79_fu_12493_p2;
        add_ln191_85_reg_17211 <= add_ln191_85_fu_12529_p2;
        add_ln191_94_reg_17216 <= add_ln191_94_fu_12564_p2;
        add_ln191_98_reg_17221 <= add_ln191_98_fu_12596_p2;
        add_ln191_reg_17116 <= add_ln191_fu_12259_p2;
        mul_ln181_36_reg_17111 <= mul_ln181_36_fu_13926_p2;
        select_ln181_103_reg_17089 <= select_ln181_103_fu_11376_p3;
        sext_ln181_72_reg_17074 <= sext_ln181_72_fu_10830_p1;
        shl_ln181_45_reg_17094[9 : 2] <= shl_ln181_45_fu_11416_p3[9 : 2];
        sub_ln181_47_reg_17079[12 : 1] <= sub_ln181_47_fu_10897_p2[12 : 1];
        sub_ln181_69_reg_17084 <= sub_ln181_69_fu_11267_p2;
        zext_ln181_163_reg_17099[7 : 0] <= zext_ln181_163_fu_11675_p1[7 : 0];
        zext_ln181_188_reg_17104[7 : 0] <= zext_ln181_188_fu_12137_p1[7 : 0];
        zext_ln181_66_reg_17069[7 : 0] <= zext_ln181_66_fu_10604_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln191_11_reg_17393 <= add_ln191_11_fu_13372_p2;
        add_ln191_15_reg_17399 <= add_ln191_15_fu_13428_p2;
        add_ln191_3_reg_17381 <= add_ln191_3_fu_13298_p2;
        add_ln191_7_reg_17387 <= add_ln191_7_fu_13334_p2;
        select_ln195_12_reg_17405 <= select_ln195_12_fu_13477_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln191_122_reg_17313 <= add_ln191_122_fu_12963_p2;
        add_ln191_13_reg_17307 <= add_ln191_13_fu_12955_p2;
        add_ln191_14_reg_17286 <= add_ln191_14_fu_12841_p2;
        add_ln191_23_reg_17291 <= add_ln191_23_fu_12853_p2;
        add_ln191_5_reg_17296 <= add_ln191_5_fu_12920_p2;
        add_ln191_69_reg_17302 <= add_ln191_69_fu_12938_p2;
        mul_ln181_10_reg_17271 <= mul_ln181_10_fu_13937_p2;
        mul_ln181_2_reg_17266 <= mul_ln181_2_fu_13932_p2;
        mul_ln181_37_reg_17276 <= mul_ln181_37_fu_13942_p2;
        mul_ln181_39_reg_17281 <= mul_ln181_39_fu_13947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln191_128_reg_17365 <= add_ln191_128_fu_13178_p2;
        add_ln191_131_reg_17370 <= add_ln191_131_fu_13187_p2;
        add_ln191_1_reg_17343 <= add_ln191_1_fu_13091_p2;
        add_ln191_29_reg_17349 <= add_ln191_29_fu_13119_p2;
        add_ln191_54_reg_17354 <= add_ln191_54_fu_13125_p2;
        add_ln191_9_reg_17359 <= add_ln191_9_fu_13162_p2;
        mul_ln181_13_reg_17318 <= mul_ln181_13_fu_13952_p2;
        mul_ln181_14_reg_17323 <= mul_ln181_14_fu_13957_p2;
        mul_ln181_24_reg_17328 <= mul_ln181_24_fu_13962_p2;
        mul_ln181_26_reg_17333 <= mul_ln181_26_fu_13968_p2;
        mul_ln181_34_reg_17338 <= mul_ln181_34_fu_13973_p2;
        select_ln195_10_reg_17375 <= select_ln195_10_fu_13223_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln38_1_reg_14065 <= add_ln38_1_fu_3759_p2;
        icmp_ln39_reg_14033 <= icmp_ln39_fu_3731_p2;
        p_Result_1_reg_14039 <= {{in_r_TDATA[15:8]}};
        p_Result_3_reg_14093 <= {{in_r_TDATA[31:24]}};
        p_Result_4_reg_14115 <= {{in_r_TDATA[39:32]}};
        p_Result_5_reg_14137 <= {{in_r_TDATA[47:40]}};
        p_Result_6_reg_14159 <= {{in_r_TDATA[55:48]}};
        p_Result_7_reg_14181 <= {{in_r_TDATA[63:56]}};
        p_Result_s_reg_14071 <= {{in_r_TDATA[23:16]}};
        trunc_ln37_1_reg_14029 <= trunc_ln37_1_fu_3721_p1;
        trunc_ln37_2_reg_14061 <= trunc_ln37_2_fu_3755_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln38_4_reg_14250 <= add_ln38_4_fu_3973_p2;
        icmp_ln39_3_reg_14241 <= icmp_ln39_3_fu_3955_p2;
        icmp_ln39_4_reg_14255 <= icmp_ln39_4_fu_3979_p2;
        or_ln39_2_reg_14262 <= or_ln39_2_fu_3994_p2;
        select_ln39_4_reg_14234 <= select_ln39_4_fu_3943_p3;
        trunc_ln37_5_reg_14246 <= trunc_ln37_5_fu_3969_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln38_6_reg_14288 <= add_ln38_6_fu_4066_p2;
        icmp_ln39_5_reg_14278 <= icmp_ln39_5_fu_4048_p2;
        select_ln39_6_reg_14267 <= select_ln39_6_fu_4026_p3;
        trunc_ln37_6_reg_14274 <= trunc_ln37_6_fu_4038_p1;
        trunc_ln37_7_reg_14284 <= trunc_ln37_7_fu_4062_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln92_17_reg_15090 <= add_ln92_17_fu_5103_p2;
        add_ln92_32_reg_15127[12 : 1] <= add_ln92_32_fu_5165_p2[12 : 1];
        add_ln92_8_reg_15068[13 : 1] <= add_ln92_8_fu_5086_p2[13 : 1];
        add_ln92_reg_14921[13 : 1] <= add_ln92_fu_4822_p2[13 : 1];
        sext_ln91_12_reg_14936 <= sext_ln91_12_fu_4925_p1;
        sext_ln91_20_reg_15053 <= sext_ln91_20_fu_5071_p1;
        sext_ln91_4_reg_14896[14 : 2] <= sext_ln91_4_fu_4644_p1[14 : 2];
        sub_ln91_1_reg_14891[12 : 1] <= sub_ln91_1_fu_4573_p2[12 : 1];
        sub_ln91_51_reg_14906 <= sub_ln91_51_fu_4727_p2;
        sub_ln91_6_reg_14911[11 : 1] <= sub_ln91_6_fu_4745_p2[11 : 1];
        sub_ln91_7_reg_14916[12 : 2] <= sub_ln91_7_fu_4763_p2[12 : 2];
        sub_ln91_9_reg_14926 <= sub_ln91_9_fu_4844_p2;
        sub_ln92_reg_14941 <= sub_ln92_fu_4967_p2;
        tmp_100_reg_15112 <= tmp_100_fu_5137_p8;
        tmp_105_reg_15120 <= tmp_105_fu_5154_p8;
        tmp_115_reg_15132 <= tmp_115_fu_5171_p8;
        tmp_25_reg_14946 <= tmp_25_fu_4973_p8;
        tmp_30_reg_14992 <= tmp_30_fu_4990_p8;
        tmp_35_reg_15029 <= tmp_35_fu_5007_p8;
        tmp_40_reg_15038 <= tmp_40_fu_5024_p8;
        tmp_50_reg_15058 <= tmp_50_fu_5075_p8;
        tmp_65_reg_15081 <= tmp_65_fu_5092_p8;
        tmp_80_reg_15095 <= tmp_80_fu_5109_p8;
        tmp_85_reg_15104 <= tmp_85_fu_5126_p8;
        zext_ln91_14_reg_14901[8 : 1] <= zext_ln91_14_fu_4707_p1[8 : 1];
        zext_ln91_28_reg_14931[10 : 3] <= zext_ln91_28_fu_4905_p1[10 : 3];
        zext_ln91_47_reg_15043[7 : 0] <= zext_ln91_47_fu_5035_p1[7 : 0];
        zext_ln91_48_reg_15048[10 : 3] <= zext_ln91_48_fu_5047_p1[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        add_ln92_19_reg_15186 <= grp_fu_13773_p3;
        add_ln92_44_reg_15275 <= grp_fu_13790_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln160_reg_15626 <= and_ln160_fu_7547_p2;
        and_ln160_reg_15626_pp0_iter2_reg <= and_ln160_reg_15626;
        icmp_ln204_reg_15883_pp0_iter2_reg <= icmp_ln204_reg_15883;
        icmp_ln242_reg_15897 <= icmp_ln242_fu_7693_p2;
        icmp_ln242_reg_15897_pp0_iter2_reg <= icmp_ln242_reg_15897;
        tmp_last_V_reg_15887_pp0_iter2_reg <= tmp_last_V_reg_15887;
        trunc_ln160_1_reg_15447 <= trunc_ln160_1_fu_7523_p1;
        trunc_ln160_1_reg_15447_pp0_iter2_reg <= trunc_ln160_1_reg_15447;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343;
        ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354;
        ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365;
        ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376;
        ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387;
        ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398;
        ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409;
        ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420;
        ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431;
        ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323;
        ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_l2_read_row_offset_f_1_reg_3442 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3442;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_fu_3586_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln127_reg_14007 <= icmp_ln127_fu_3604_p2;
        tmp_179_reg_13999 <= l1_iteration[32'd1];
        trunc_ln68_reg_13994 <= trunc_ln68_fu_3592_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln127_reg_14007_pp0_iter1_reg <= icmp_ln127_reg_14007;
        icmp_ln234_reg_14011 <= icmp_ln234_fu_3616_p2;
        icmp_ln234_reg_14011_pp0_iter1_reg <= icmp_ln234_reg_14011;
        icmp_ln30_reg_13978 <= icmp_ln30_fu_3558_p2;
        icmp_ln64_reg_13990 <= icmp_ln64_fu_3586_p2;
        icmp_ln64_reg_13990_pp0_iter1_reg <= icmp_ln64_reg_13990;
        tmp_179_reg_13999_pp0_iter1_reg <= tmp_179_reg_13999;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_13990 == 1'd0) & (icmp_ln127_reg_14007 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln147_reg_14543 <= icmp_ln147_fu_4350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_fu_7547_p2) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln204_reg_15883 <= icmp_ln204_fu_7649_p2;
        tmp_186_reg_15630 <= l2_iteration[32'd2];
        zext_ln170_reg_15638[15 : 0] <= zext_ln170_fu_7583_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln204_fu_7649_p2 == 1'd1) & (1'd1 == and_ln160_fu_7547_p2) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln221_reg_15892 <= icmp_ln221_fu_7667_p2;
        tmp_last_V_reg_15887 <= tmp_last_V_fu_7655_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln39_1_reg_14209 <= icmp_ln39_1_fu_3864_p2;
        icmp_ln39_2_reg_14219 <= icmp_ln39_2_fu_3886_p2;
        select_ln39_5_reg_14225 <= select_ln39_5_fu_3892_p3;
        select_ln39_reg_14203 <= select_ln39_fu_3836_p3;
        trunc_ln37_3_reg_14215 <= trunc_ln37_3_fu_3876_p1;
        trunc_ln37_4_reg_14230 <= trunc_ln37_4_fu_3900_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln39_6_reg_14301 <= icmp_ln39_6_fu_4104_p2;
        icmp_ln39_7_reg_14310 <= icmp_ln39_7_fu_4126_p2;
        or_ln39_6_reg_14315 <= or_ln39_6_fu_4148_p2;
        select_ln39_8_reg_14294 <= select_ln39_8_fu_4098_p3;
        trunc_ln37_8_reg_14306 <= trunc_ln37_8_fu_4116_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln30_fu_3558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln48_reg_13986 <= icmp_ln48_fu_3570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln30_fu_3558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln54_reg_13982 <= icmp_ln54_fu_3564_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_channel_idx <= select_ln39_15_fu_4153_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_iteration <= select_ln234_fu_3622_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l1_maxes_0 <= ap_phi_reg_pp0_iter1_l1_maxes_0_new_0_reg_3211;
        l1_maxes_1 <= ap_phi_reg_pp0_iter1_l1_maxes_1_new_0_reg_3222;
        l1_maxes_2 <= ap_phi_reg_pp0_iter1_l1_maxes_2_new_0_reg_3233;
        l1_maxes_3 <= ap_phi_reg_pp0_iter1_l1_maxes_3_new_0_reg_3244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_13990 == 1'd0) & (icmp_ln127_reg_14007 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_read_col_offset <= select_ln147_fu_4356_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (or_ln234_fu_8021_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l1_read_row_offset <= select_ln234_1_fu_8026_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_read_row_offset_l_reg_14548 <= l1_read_row_offset;
        l1_write_col_offset_s_reg_14019 <= l1_write_col_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l1_stripes_0_0_load_1_reg_14650 <= l1_stripes_0_0_q1;
        l1_stripes_0_0_load_reg_14566 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_1_reg_14657 <= l1_stripes_0_1_q1;
        l1_stripes_0_1_load_reg_14573 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_1_reg_14664 <= l1_stripes_0_2_q1;
        l1_stripes_0_2_load_reg_14580 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_1_reg_14671 <= l1_stripes_0_3_q1;
        l1_stripes_0_3_load_reg_14587 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_1_reg_14678 <= l1_stripes_0_4_q1;
        l1_stripes_0_4_load_reg_14594 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_1_reg_14685 <= l1_stripes_0_5_q1;
        l1_stripes_0_5_load_reg_14601 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_1_reg_14692 <= l1_stripes_1_0_q1;
        l1_stripes_1_0_load_reg_14608 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_1_reg_14699 <= l1_stripes_1_1_q1;
        l1_stripes_1_1_load_reg_14615 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_1_reg_14706 <= l1_stripes_1_2_q1;
        l1_stripes_1_2_load_reg_14622 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_1_reg_14713 <= l1_stripes_1_3_q1;
        l1_stripes_1_3_load_reg_14629 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_1_reg_14720 <= l1_stripes_1_4_q1;
        l1_stripes_1_4_load_reg_14636 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_1_reg_14727 <= l1_stripes_1_5_q1;
        l1_stripes_1_5_load_reg_14643 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_2_reg_14824 <= l1_stripes_2_0_q1;
        l1_stripes_2_1_load_2_reg_14831 <= l1_stripes_2_1_q1;
        l1_stripes_2_2_load_2_reg_14838 <= l1_stripes_2_2_q1;
        l1_stripes_2_3_load_2_reg_14845 <= l1_stripes_2_3_q1;
        l1_stripes_2_4_load_2_reg_14852 <= l1_stripes_2_4_q1;
        l1_stripes_2_5_load_2_reg_14859 <= l1_stripes_2_5_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l1_stripes_0_0_load_2_reg_14956 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_2_reg_14962 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_2_reg_14968 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_2_reg_14974 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_2_reg_14980 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_2_reg_14986 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_2_reg_14999 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_2_reg_15004 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_2_reg_15009 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_2_reg_15014 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_2_reg_15019 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_2_reg_15024 <= l1_stripes_1_5_q0;
        tmp_55_reg_15073 <= grp_fu_3529_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_iteration <= select_ln242_fu_7699_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_kernel_sums_0 <= select_ln195_fu_13209_p3;
        l2_kernel_sums_4 <= select_ln195_4_fu_13216_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_kernel_sums_1 <= select_ln195_1_fu_13449_p3;
        l2_kernel_sums_3 <= select_ln195_3_fu_13456_p3;
        l2_kernel_sums_5 <= select_ln195_5_fu_13463_p3;
        l2_kernel_sums_7 <= select_ln195_7_fu_13470_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_kernel_sums_2 <= select_ln195_2_fu_12969_p3;
        l2_kernel_sums_6 <= select_ln195_6_fu_12976_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4;
        l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4;
        l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4;
        l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4;
        l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4;
        l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4;
        l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4;
        l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln204_fu_7649_p2 == 1'd1) & (1'd1 == and_ln160_fu_7547_p2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_read_col_offset <= select_ln221_fu_7673_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (or_ln242_fu_13738_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_read_row_offset <= select_ln242_1_fu_13743_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        l2_read_row_offset_l_reg_15903 <= ap_sig_allocacmp_l2_read_row_offset_l;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_0_load_1_reg_16109 <= l2_stripes_0_0_q1;
        l2_stripes_0_0_load_reg_15960 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_1_reg_16115 <= l2_stripes_0_1_q1;
        l2_stripes_0_1_load_reg_15967 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_1_reg_16121 <= l2_stripes_0_2_q1;
        l2_stripes_0_2_load_reg_15974 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_1_reg_16127 <= l2_stripes_0_3_q1;
        l2_stripes_0_3_load_reg_15981 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_1_reg_16133 <= l2_stripes_0_4_q1;
        l2_stripes_0_4_load_reg_15988 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_1_reg_16139 <= l2_stripes_0_5_q1;
        l2_stripes_0_5_load_reg_15995 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_1_reg_16193 <= l2_stripes_1_0_q1;
        l2_stripes_1_0_load_reg_16032 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_1_reg_16199 <= l2_stripes_1_1_q1;
        l2_stripes_1_1_load_reg_16037 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_1_reg_16205 <= l2_stripes_1_2_q1;
        l2_stripes_1_2_load_reg_16042 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_1_reg_16211 <= l2_stripes_1_3_q1;
        l2_stripes_1_3_load_reg_16047 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_1_reg_16217 <= l2_stripes_1_4_q1;
        l2_stripes_1_4_load_reg_16052 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_1_reg_16223 <= l2_stripes_1_5_q1;
        l2_stripes_1_5_load_reg_16057 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_1_reg_16073 <= l2_stripes_2_0_q1;
        l2_stripes_2_0_load_reg_15918 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_1_reg_16079 <= l2_stripes_2_1_q1;
        l2_stripes_2_1_load_reg_15925 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_1_reg_16085 <= l2_stripes_2_2_q1;
        l2_stripes_2_2_load_reg_15932 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_1_reg_16091 <= l2_stripes_2_3_q1;
        l2_stripes_2_3_load_reg_15939 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_1_reg_16097 <= l2_stripes_2_4_q1;
        l2_stripes_2_4_load_reg_15946 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_1_reg_16103 <= l2_stripes_2_5_q1;
        l2_stripes_2_5_load_reg_15953 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_1_reg_16157 <= l2_stripes_3_0_q1;
        l2_stripes_3_0_load_reg_16002 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_1_reg_16163 <= l2_stripes_3_1_q1;
        l2_stripes_3_1_load_reg_16007 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_1_reg_16169 <= l2_stripes_3_2_q1;
        l2_stripes_3_2_load_reg_16012 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_1_reg_16175 <= l2_stripes_3_3_q1;
        l2_stripes_3_3_load_reg_16017 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_1_reg_16181 <= l2_stripes_3_4_q1;
        l2_stripes_3_4_load_reg_16022 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_1_reg_16187 <= l2_stripes_3_5_q1;
        l2_stripes_3_5_load_reg_16027 <= l2_stripes_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln160_reg_15626) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_0_0_load_2_reg_16505 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_2_reg_16511 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_2_reg_16517 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_2_reg_16523 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_2_reg_16529 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_2_reg_16535 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_2_reg_16587 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_2_reg_16593 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_2_reg_16599 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_2_reg_16605 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_2_reg_16611 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_2_reg_16617 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_2_reg_16469 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_2_reg_16475 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_2_reg_16481 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_2_reg_16487 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_2_reg_16493 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_2_reg_16499 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_2_reg_16551 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_2_reg_16557 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_2_reg_16563 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_2_reg_16569 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_2_reg_16575 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_2_reg_16581 <= l2_stripes_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_write_col_offset <= select_ln136_fu_7450_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (or_ln234_1_fu_8033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_write_row_offset <= select_ln234_2_fu_8038_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln181_11_reg_16696 <= mul_ln181_11_fu_13867_p2;
        mul_ln181_20_reg_16712 <= mul_ln181_20_fu_13873_p2;
        mul_ln181_21_reg_16717 <= mul_ln181_21_fu_13879_p2;
        mul_ln181_22_reg_16722 <= mul_ln181_22_fu_13885_p2;
        mul_ln181_27_reg_16733 <= mul_ln181_27_fu_13891_p2;
        select_ln162_12_reg_16738 <= select_ln162_12_fu_8355_p3;
        select_ln162_13_reg_16750 <= select_ln162_13_fu_8384_p3;
        select_ln162_14_reg_16761 <= select_ln162_14_fu_8413_p3;
        select_ln162_5_reg_16701 <= select_ln162_5_fu_8292_p3;
        zext_ln181_123_reg_16727[7 : 0] <= zext_ln181_123_fu_8323_p1[7 : 0];
        zext_ln181_46_reg_16689[7 : 0] <= zext_ln181_46_fu_8260_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln181_15_reg_16638 <= mul_ln181_15_fu_13855_p2;
        mul_ln181_17_reg_16648 <= mul_ln181_17_fu_13861_p2;
        mul_ln181_3_reg_16436 <= mul_ln181_3_fu_13837_p2;
        mul_ln181_4_reg_16441 <= mul_ln181_4_fu_8109_p2;
        mul_ln181_6_reg_16453 <= mul_ln181_6_fu_13843_p2;
        mul_ln181_8_reg_16464 <= mul_ln181_8_fu_13849_p2;
        select_ln162_11_reg_16663 <= select_ln162_11_fu_8238_p3;
        select_ln162_4_reg_16541 <= select_ln162_4_fu_8169_p3;
        select_ln162_7_reg_16623 <= select_ln162_7_fu_8176_p3;
        select_ln162_9_reg_16653 <= select_ln162_9_fu_8231_p3;
        select_ln162_reg_16407 <= select_ln162_fu_8079_p3;
        zext_ln181_10_reg_16426[7 : 0] <= zext_ln181_10_fu_8096_p1[7 : 0];
        zext_ln181_11_reg_16431[7 : 0] <= zext_ln181_11_fu_8099_p1[7 : 0];
        zext_ln181_1_reg_16415[7 : 0] <= zext_ln181_1_fu_8086_p1[7 : 0];
        zext_ln181_20_reg_16447[7 : 0] <= zext_ln181_20_fu_8115_p1[7 : 0];
        zext_ln181_32_reg_16458[7 : 0] <= zext_ln181_32_fu_8125_p1[7 : 0];
        zext_ln181_78_reg_16633[7 : 0] <= zext_ln181_78_fu_8181_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln160_1_reg_15447 == 1'd0) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln181_16_reg_16643 <= mul_ln181_16_fu_8196_p2;
        mul_ln181_1_reg_16421 <= mul_ln181_1_fu_8090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln160_1_reg_15447 == 1'd0) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln181_18_reg_16840 <= mul_ln181_18_fu_9096_p2;
        mul_ln181_9_reg_16787 <= mul_ln181_9_fu_8793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (trunc_ln160_1_reg_15447 == 1'd1) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln181_23_reg_16997 <= mul_ln181_23_fu_9764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (trunc_ln160_1_reg_15447 == 1'd0) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln181_25_reg_17002 <= mul_ln181_25_fu_9770_p2;
        sub_ln181_36_reg_16962 <= sub_ln181_36_fu_9710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln160_1_reg_15447 == 1'd1) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln181_5_reg_16679 <= mul_ln181_5_fu_8250_p2;
        mul_ln181_7_reg_16684 <= mul_ln181_7_fu_8255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln160_1_reg_15447 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln181_reg_16674 <= mul_ln181_fu_8245_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_3505 <= l1_stripes_2_0_q0;
        reg_3509 <= l1_stripes_2_1_q0;
        reg_3513 <= l1_stripes_2_2_q0;
        reg_3517 <= l1_stripes_2_3_q0;
        reg_3521 <= l1_stripes_2_4_q0;
        reg_3525 <= l1_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        select_ln162_1_reg_16062 <= select_ln162_1_fu_7795_p3;
        select_ln162_2_reg_16145 <= select_ln162_2_fu_7838_p3;
        select_ln162_3_reg_16229 <= select_ln162_3_fu_7881_p3;
        select_ln171_1_reg_16361 <= select_ln171_1_fu_7958_p3;
        select_ln171_2_reg_16385 <= select_ln171_2_fu_8007_p3;
        select_ln171_reg_15908 <= select_ln171_fu_7751_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        select_ln39_10_reg_14320 <= select_ln39_10_fu_4193_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        select_ln39_12_reg_14327 <= select_ln39_12_fu_4225_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln76_1_reg_14866 <= select_ln76_1_fu_4453_p3;
        select_ln76_2_reg_14878 <= select_ln76_2_fu_4500_p3;
        select_ln76_reg_14553 <= select_ln76_fu_4408_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln160_1_reg_15447 == 1'd1) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_150_reg_16375 <= grp_fu_3471_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln160_1_reg_15447 == 1'd0) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_151_reg_16380 <= grp_fu_3488_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_13990 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln91_4_reg_14427[15 : 0] <= zext_ln91_4_fu_4312_p1[15 : 0];
        zext_ln91_8_reg_14497[15 : 0] <= zext_ln91_8_fu_4334_p1[15 : 0];
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 = trunc_ln160_1_reg_15447_pp0_iter2_reg;
    end else begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 = ap_phi_reg_pp0_iter2_l2_maxes_0_flag_1_reg_3343;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4 = select_ln195_8_fu_13623_p3;
    end else begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4 = ap_phi_reg_pp0_iter2_l2_maxes_0_new_1_reg_3354;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4 = select_ln195_9_fu_13631_p3;
    end else begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4 = ap_phi_reg_pp0_iter2_l2_maxes_1_new_1_reg_3365;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4 = select_ln195_10_reg_17375;
    end else begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4 = ap_phi_reg_pp0_iter2_l2_maxes_2_new_1_reg_3376;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4 = select_ln195_11_fu_13639_p3;
    end else begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4 = ap_phi_reg_pp0_iter2_l2_maxes_3_new_1_reg_3387;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4 = select_ln195_12_reg_17405;
    end else begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4 = ap_phi_reg_pp0_iter2_l2_maxes_4_new_1_reg_3398;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4 = select_ln195_13_fu_13647_p3;
    end else begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4 = ap_phi_reg_pp0_iter2_l2_maxes_5_new_1_reg_3409;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4 = select_ln195_14_fu_13655_p3;
    end else begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4 = ap_phi_reg_pp0_iter2_l2_maxes_6_new_1_reg_3420;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4 = select_ln195_15_fu_13663_p3;
    end else begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4 = ap_phi_reg_pp0_iter2_l2_maxes_7_new_1_reg_3431;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln160_reg_15626_pp0_iter2_reg)) begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4 = ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4 = ap_phi_reg_pp0_iter2_l2_read_row_offset_f_1_reg_3442;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4 = 1'd0;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4 = ap_phi_reg_pp0_iter2_l2_read_row_offset_f_reg_3323;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln160_reg_15626_pp0_iter2_reg)) begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4 = ap_phi_reg_pp0_iter2_l2_read_row_offset_n_reg_3333;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4 = ap_phi_reg_pp0_iter2_l2_read_row_offset_n_1_reg_3454;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (or_ln242_fu_13738_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_l2_read_row_offset_l = select_ln242_1_fu_13743_p3;
    end else begin
        ap_sig_allocacmp_l2_read_row_offset_l = l2_read_row_offset;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3471_p7 = select_ln171_1_reg_16361;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_3471_p7 = select_ln171_1_fu_7958_p3;
    end else begin
        grp_fu_3471_p7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3488_p7 = select_ln171_1_reg_16361;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_3488_p7 = select_ln171_1_fu_7958_p3;
    end else begin
        grp_fu_3488_p7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_0_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_0_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_0_ce0 = 1'b1;
    end else begin
        l1_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_0_ce1 = 1'b1;
    end else begin
        l1_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_0_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd0) & (trunc_ln37_fu_3717_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_0_we1 = 1'b1;
    end else begin
        l1_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_1_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_1_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_1_ce0 = 1'b1;
    end else begin
        l1_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_1_ce1 = 1'b1;
    end else begin
        l1_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_0_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd1) & (trunc_ln37_fu_3717_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_1_we1 = 1'b1;
    end else begin
        l1_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_2_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_2_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_2_ce0 = 1'b1;
    end else begin
        l1_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_2_ce1 = 1'b1;
    end else begin
        l1_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_0_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd2) & (trunc_ln37_fu_3717_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_2_we1 = 1'b1;
    end else begin
        l1_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_3_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_3_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_3_ce0 = 1'b1;
    end else begin
        l1_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_3_ce1 = 1'b1;
    end else begin
        l1_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_0_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd3) & (trunc_ln37_fu_3717_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_3_we1 = 1'b1;
    end else begin
        l1_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_4_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_4_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_4_ce0 = 1'b1;
    end else begin
        l1_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_4_ce1 = 1'b1;
    end else begin
        l1_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_0_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd4) & (trunc_ln37_fu_3717_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd0) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_4_we1 = 1'b1;
    end else begin
        l1_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_5_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_5_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_5_ce0 = 1'b1;
    end else begin
        l1_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_5_ce1 = 1'b1;
    end else begin
        l1_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_0_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (trunc_ln37_2_reg_14061 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_fu_3721_p1 == 3'd0) & ~(trunc_ln37_1_fu_3721_p1 == 3'd1) & ~(trunc_ln37_1_fu_3721_p1 == 3'd2) & ~(trunc_ln37_1_fu_3721_p1 == 3'd3) & ~(trunc_ln37_1_fu_3721_p1 == 3'd4) & (trunc_ln37_fu_3717_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (trunc_ln37_8_reg_14306 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_5_we1 = 1'b1;
    end else begin
        l1_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_0_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_0_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_0_ce0 = 1'b1;
    end else begin
        l1_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_0_ce1 = 1'b1;
    end else begin
        l1_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_1_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd0) & (trunc_ln37_fu_3717_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_0_we1 = 1'b1;
    end else begin
        l1_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_1_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_1_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_1_ce0 = 1'b1;
    end else begin
        l1_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_1_ce1 = 1'b1;
    end else begin
        l1_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_1_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd1) & (trunc_ln37_fu_3717_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_1_we1 = 1'b1;
    end else begin
        l1_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_2_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_2_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_2_ce0 = 1'b1;
    end else begin
        l1_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_2_ce1 = 1'b1;
    end else begin
        l1_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_1_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd2) & (trunc_ln37_fu_3717_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_2_we1 = 1'b1;
    end else begin
        l1_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_3_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_3_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_3_ce0 = 1'b1;
    end else begin
        l1_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_3_ce1 = 1'b1;
    end else begin
        l1_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_1_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd3) & (trunc_ln37_fu_3717_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_3_we1 = 1'b1;
    end else begin
        l1_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_4_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_4_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_4_ce0 = 1'b1;
    end else begin
        l1_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_4_ce1 = 1'b1;
    end else begin
        l1_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_1_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3721_p1 == 3'd4) & (trunc_ln37_fu_3717_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_4_we1 = 1'b1;
    end else begin
        l1_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_address0 = zext_ln91_8_reg_14497;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_5_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_5_address1 = zext_ln91_4_fu_4312_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_5_ce0 = 1'b1;
    end else begin
        l1_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_5_ce1 = 1'b1;
    end else begin
        l1_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_1_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14284 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14274 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14246 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14230 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_14215 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (trunc_ln37_2_reg_14061 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_fu_3721_p1 == 3'd0) & ~(trunc_ln37_1_fu_3721_p1 == 3'd1) & ~(trunc_ln37_1_fu_3721_p1 == 3'd2) & ~(trunc_ln37_1_fu_3721_p1 == 3'd3) & ~(trunc_ln37_1_fu_3721_p1 == 3'd4) & (trunc_ln37_fu_3717_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (trunc_ln37_8_reg_14306 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_5_we1 = 1'b1;
    end else begin
        l1_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_address0 = zext_ln91_4_reg_14427;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_0_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_0_address1 = zext_ln91_8_fu_4334_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_0_ce0 = 1'b1;
    end else begin
        l1_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_0_ce1 = 1'b1;
    end else begin
        l1_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_2_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14284 == 2'd0) & ~(trunc_ln37_7_reg_14284 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14274 == 2'd0) & ~(trunc_ln37_6_reg_14274 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14246 == 2'd0) & ~(trunc_ln37_5_reg_14246 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14230 == 2'd0) & ~(trunc_ln37_4_reg_14230 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_14215 == 2'd0) & ~(trunc_ln37_3_reg_14215 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_14061 == 2'd0) & ~(trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3717_p1 == 2'd0) & ~(trunc_ln37_fu_3717_p1 == 2'd1) & (trunc_ln37_1_fu_3721_p1 == 3'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14306 == 2'd0) & ~(trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_0_we1 = 1'b1;
    end else begin
        l1_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_address0 = zext_ln91_4_reg_14427;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_1_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_1_address1 = zext_ln91_8_fu_4334_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_1_ce0 = 1'b1;
    end else begin
        l1_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_1_ce1 = 1'b1;
    end else begin
        l1_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_2_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14284 == 2'd0) & ~(trunc_ln37_7_reg_14284 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14274 == 2'd0) & ~(trunc_ln37_6_reg_14274 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14246 == 2'd0) & ~(trunc_ln37_5_reg_14246 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14230 == 2'd0) & ~(trunc_ln37_4_reg_14230 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_14215 == 2'd0) & ~(trunc_ln37_3_reg_14215 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_14061 == 2'd0) & ~(trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3717_p1 == 2'd0) & ~(trunc_ln37_fu_3717_p1 == 2'd1) & (trunc_ln37_1_fu_3721_p1 == 3'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14306 == 2'd0) & ~(trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_1_we1 = 1'b1;
    end else begin
        l1_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_address0 = zext_ln91_4_reg_14427;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_2_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_2_address1 = zext_ln91_8_fu_4334_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_2_ce0 = 1'b1;
    end else begin
        l1_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_2_ce1 = 1'b1;
    end else begin
        l1_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_2_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14284 == 2'd0) & ~(trunc_ln37_7_reg_14284 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14274 == 2'd0) & ~(trunc_ln37_6_reg_14274 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14246 == 2'd0) & ~(trunc_ln37_5_reg_14246 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14230 == 2'd0) & ~(trunc_ln37_4_reg_14230 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_14215 == 2'd0) & ~(trunc_ln37_3_reg_14215 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_14061 == 2'd0) & ~(trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3717_p1 == 2'd0) & ~(trunc_ln37_fu_3717_p1 == 2'd1) & (trunc_ln37_1_fu_3721_p1 == 3'd2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14306 == 2'd0) & ~(trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_2_we1 = 1'b1;
    end else begin
        l1_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_address0 = zext_ln91_4_reg_14427;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_3_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_3_address1 = zext_ln91_8_fu_4334_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_3_ce0 = 1'b1;
    end else begin
        l1_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_3_ce1 = 1'b1;
    end else begin
        l1_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_2_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14284 == 2'd0) & ~(trunc_ln37_7_reg_14284 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14274 == 2'd0) & ~(trunc_ln37_6_reg_14274 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14246 == 2'd0) & ~(trunc_ln37_5_reg_14246 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14230 == 2'd0) & ~(trunc_ln37_4_reg_14230 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_14215 == 2'd0) & ~(trunc_ln37_3_reg_14215 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_14061 == 2'd0) & ~(trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3717_p1 == 2'd0) & ~(trunc_ln37_fu_3717_p1 == 2'd1) & (trunc_ln37_1_fu_3721_p1 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14306 == 2'd0) & ~(trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_3_we1 = 1'b1;
    end else begin
        l1_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_address0 = zext_ln91_4_reg_14427;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_4_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_4_address1 = zext_ln91_8_fu_4334_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_4_ce0 = 1'b1;
    end else begin
        l1_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_4_ce1 = 1'b1;
    end else begin
        l1_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_2_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14284 == 2'd0) & ~(trunc_ln37_7_reg_14284 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14274 == 2'd0) & ~(trunc_ln37_6_reg_14274 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14246 == 2'd0) & ~(trunc_ln37_5_reg_14246 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14230 == 2'd0) & ~(trunc_ln37_4_reg_14230 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_14215 == 2'd0) & ~(trunc_ln37_3_reg_14215 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_14061 == 2'd0) & ~(trunc_ln37_2_reg_14061 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3717_p1 == 2'd0) & ~(trunc_ln37_fu_3717_p1 == 2'd1) & (trunc_ln37_1_fu_3721_p1 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14306 == 2'd0) & ~(trunc_ln37_8_reg_14306 == 2'd1) & (trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_4_we1 = 1'b1;
    end else begin
        l1_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_address0 = zext_ln91_4_reg_14427;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_5_address0 = zext_ln91_fu_4284_p1;
        end else begin
            l1_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_5_address1 = zext_ln91_8_fu_4334_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_7_fu_4244_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_6_fu_4199_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_5_fu_4167_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_3_fu_4000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_2_fu_3915_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_1_fu_3842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_fu_3691_p1;
    end else begin
        l1_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_5_ce0 = 1'b1;
    end else begin
        l1_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_5_ce1 = 1'b1;
    end else begin
        l1_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_d1 = p_Result_7_reg_14181;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_d1 = p_Result_6_reg_14159;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_d1 = p_Result_5_reg_14137;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_d1 = p_Result_4_reg_14115;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_d1 = p_Result_3_reg_14093;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_d1 = p_Result_s_reg_14071;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_d1 = p_Result_1_reg_14039;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_d1 = trunc_ln681_fu_3669_p1;
        end else begin
            l1_stripes_2_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14284 == 2'd0) & ~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_7_reg_14284 == 2'd1) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14274 == 2'd0) & ~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_6_reg_14274 == 2'd1) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14246 == 2'd0) & ~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_5_reg_14246 == 2'd1) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14230 == 2'd0) & ~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_4_reg_14230 == 2'd1) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_14215 == 2'd0) & ~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_3_reg_14215 == 2'd1) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_14061 == 2'd0) & ~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_2_reg_14061 == 2'd1) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3717_p1 == 2'd0) & ~(trunc_ln37_1_fu_3721_p1 == 3'd0) & ~(trunc_ln37_1_fu_3721_p1 == 3'd1) & ~(trunc_ln37_1_fu_3721_p1 == 3'd2) & ~(trunc_ln37_1_fu_3721_p1 == 3'd3) & ~(trunc_ln37_1_fu_3721_p1 == 3'd4) & ~(trunc_ln37_fu_3717_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14306 == 2'd0) & ~(trunc_ln37_1_reg_14029 == 3'd0) & ~(trunc_ln37_1_reg_14029 == 3'd1) & ~(trunc_ln37_1_reg_14029 == 3'd2) & ~(trunc_ln37_1_reg_14029 == 3'd3) & ~(trunc_ln37_8_reg_14306 == 2'd1) & ~(trunc_ln37_1_reg_14029 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln30_reg_13978 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_5_we1 = 1'b1;
    end else begin
        l1_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_0_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_0_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_0_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_0_0_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_0_ce0 = 1'b1;
    end else begin
        l2_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_0_ce1 = 1'b1;
    end else begin
        l2_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_0_we1 = 1'b1;
    end else begin
        l2_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_1_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_1_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_1_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_0_1_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_1_ce0 = 1'b1;
    end else begin
        l2_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_1_ce1 = 1'b1;
    end else begin
        l2_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_1_we1 = 1'b1;
    end else begin
        l2_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_2_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_2_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_2_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_0_2_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_2_ce0 = 1'b1;
    end else begin
        l2_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_2_ce1 = 1'b1;
    end else begin
        l2_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_2_we1 = 1'b1;
    end else begin
        l2_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_3_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_3_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_3_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_0_3_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_3_ce0 = 1'b1;
    end else begin
        l2_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_3_ce1 = 1'b1;
    end else begin
        l2_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_3_we1 = 1'b1;
    end else begin
        l2_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_4_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_4_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_4_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_0_4_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_4_ce0 = 1'b1;
    end else begin
        l2_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_4_ce1 = 1'b1;
    end else begin
        l2_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_4_we1 = 1'b1;
    end else begin
        l2_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_5_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_5_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_5_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_0_5_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_5_ce0 = 1'b1;
    end else begin
        l2_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_5_ce1 = 1'b1;
    end else begin
        l2_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_fu_7366_p1 == 3'd0) & ~(trunc_ln131_fu_7366_p1 == 3'd1) & ~(trunc_ln131_fu_7366_p1 == 3'd2) & ~(trunc_ln131_fu_7366_p1 == 3'd3) & ~(trunc_ln131_fu_7366_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_5_we1 = 1'b1;
    end else begin
        l2_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_1_0_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_0_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_0_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_1_0_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_0_ce0 = 1'b1;
    end else begin
        l2_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_0_ce1 = 1'b1;
    end else begin
        l2_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_0_we1 = 1'b1;
    end else begin
        l2_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_1_1_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_1_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_1_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_1_1_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_1_ce0 = 1'b1;
    end else begin
        l2_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_1_ce1 = 1'b1;
    end else begin
        l2_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_1_we1 = 1'b1;
    end else begin
        l2_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_1_2_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_2_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_2_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_1_2_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_2_ce0 = 1'b1;
    end else begin
        l2_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_2_ce1 = 1'b1;
    end else begin
        l2_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_2_we1 = 1'b1;
    end else begin
        l2_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_1_3_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_3_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_3_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_1_3_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_3_ce0 = 1'b1;
    end else begin
        l2_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_3_ce1 = 1'b1;
    end else begin
        l2_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_3_we1 = 1'b1;
    end else begin
        l2_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_1_4_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_4_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_4_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_1_4_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_4_ce0 = 1'b1;
    end else begin
        l2_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_4_ce1 = 1'b1;
    end else begin
        l2_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_4_we1 = 1'b1;
    end else begin
        l2_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_1_5_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_5_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_1_5_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_1_5_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_5_ce0 = 1'b1;
    end else begin
        l2_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_1_5_ce1 = 1'b1;
    end else begin
        l2_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_fu_7366_p1 == 3'd0) & ~(trunc_ln131_fu_7366_p1 == 3'd1) & ~(trunc_ln131_fu_7366_p1 == 3'd2) & ~(trunc_ln131_fu_7366_p1 == 3'd3) & ~(trunc_ln131_fu_7366_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_5_we1 = 1'b1;
    end else begin
        l2_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_2_0_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_0_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_0_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_2_0_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_0_ce0 = 1'b1;
    end else begin
        l2_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_0_ce1 = 1'b1;
    end else begin
        l2_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_0_we1 = 1'b1;
    end else begin
        l2_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_2_1_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_1_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_1_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_2_1_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_1_ce0 = 1'b1;
    end else begin
        l2_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_1_ce1 = 1'b1;
    end else begin
        l2_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_1_we1 = 1'b1;
    end else begin
        l2_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_2_2_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_2_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_2_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_2_2_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_2_ce0 = 1'b1;
    end else begin
        l2_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_2_ce1 = 1'b1;
    end else begin
        l2_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_2_we1 = 1'b1;
    end else begin
        l2_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_2_3_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_3_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_3_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_2_3_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_3_ce0 = 1'b1;
    end else begin
        l2_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_3_ce1 = 1'b1;
    end else begin
        l2_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_3_we1 = 1'b1;
    end else begin
        l2_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_2_4_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_4_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_4_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_2_4_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_4_ce0 = 1'b1;
    end else begin
        l2_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_4_ce1 = 1'b1;
    end else begin
        l2_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_4_we1 = 1'b1;
    end else begin
        l2_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_2_5_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_5_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_2_5_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_2_5_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_5_ce0 = 1'b1;
    end else begin
        l2_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_2_5_ce1 = 1'b1;
    end else begin
        l2_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_fu_7366_p1 == 3'd0) & ~(trunc_ln131_fu_7366_p1 == 3'd1) & ~(trunc_ln131_fu_7366_p1 == 3'd2) & ~(trunc_ln131_fu_7366_p1 == 3'd3) & ~(trunc_ln131_fu_7366_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_5_we1 = 1'b1;
    end else begin
        l2_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_3_0_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_0_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_3_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_0_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_3_0_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_3_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_0_ce0 = 1'b1;
    end else begin
        l2_stripes_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_0_ce1 = 1'b1;
    end else begin
        l2_stripes_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_0_we1 = 1'b1;
    end else begin
        l2_stripes_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_3_1_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_1_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_3_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_1_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_3_1_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_3_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_1_ce0 = 1'b1;
    end else begin
        l2_stripes_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_1_ce1 = 1'b1;
    end else begin
        l2_stripes_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_1_we1 = 1'b1;
    end else begin
        l2_stripes_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_3_2_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_2_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_3_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_2_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_3_2_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_3_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_2_ce0 = 1'b1;
    end else begin
        l2_stripes_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_2_ce1 = 1'b1;
    end else begin
        l2_stripes_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_2_we1 = 1'b1;
    end else begin
        l2_stripes_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_3_3_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_3_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_3_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_3_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_3_3_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_3_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_3_ce0 = 1'b1;
    end else begin
        l2_stripes_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_3_ce1 = 1'b1;
    end else begin
        l2_stripes_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_3_we1 = 1'b1;
    end else begin
        l2_stripes_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_3_4_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_4_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_3_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_4_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_3_4_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_3_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_4_ce0 = 1'b1;
    end else begin
        l2_stripes_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_4_ce1 = 1'b1;
    end else begin
        l2_stripes_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (trunc_ln131_fu_7366_p1 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_4_we1 = 1'b1;
    end else begin
        l2_stripes_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_3_5_address0 = zext_ln181_7_fu_7893_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_5_address0 = zext_ln181_fu_7587_p1;
        end else begin
            l2_stripes_3_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_3_5_address1 = zext_ln181_4_fu_7621_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l2_stripes_3_5_address1 = zext_ln131_fu_7338_p1;
        end else begin
            l2_stripes_3_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_5_ce0 = 1'b1;
    end else begin
        l2_stripes_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_3_5_ce1 = 1'b1;
    end else begin
        l2_stripes_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_fu_7366_p1 == 3'd0) & ~(trunc_ln131_fu_7366_p1 == 3'd1) & ~(trunc_ln131_fu_7366_p1 == 3'd2) & ~(trunc_ln131_fu_7366_p1 == 3'd3) & ~(trunc_ln131_fu_7366_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_5_we1 = 1'b1;
    end else begin
        l2_stripes_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op3217_write_state27 == 1'b1))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op3217_write_state27 == 1'b1))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage8_subdone)) | ((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln117_10_fu_7007_p2 = ($signed(sext_ln91_36_fu_6469_p1) + $signed(sext_ln117_1_fu_7003_p1));

assign add_ln117_13_fu_7156_p2 = ($signed(sext_ln117_2_fu_7153_p1) + $signed(add_ln117_12_reg_15334));

assign add_ln117_14_fu_7018_p2 = ($signed(sext_ln91_38_fu_6500_p1) + $signed(sext_ln91_53_fu_6957_p1));

assign add_ln117_15_fu_7174_p2 = ($signed(sub_ln92_17_fu_7140_p2) + $signed(sext_ln117_4_fu_7171_p1));

assign add_ln117_16_fu_7024_p2 = (zext_ln91_135_fu_6880_p1 + sub_ln91_57_fu_6584_p2);

assign add_ln117_17_fu_7034_p2 = ($signed(sub_ln92_9_fu_6424_p2) + $signed(sext_ln117_6_fu_7030_p1));

assign add_ln117_18_fu_7187_p2 = ($signed(sext_ln117_5_fu_7180_p1) + $signed(sext_ln117_7_fu_7184_p1));

assign add_ln117_19_fu_7040_p2 = (sub_ln91_40_reg_15221 + sub_ln91_47_fu_6817_p2);

assign add_ln117_1_fu_7196_p2 = ($signed(add_ln117_18_fu_7187_p2) + $signed(sext_ln117_12_fu_7193_p1));

assign add_ln117_20_fu_7049_p2 = ($signed(sext_ln91_47_fu_6717_p1) + $signed(sext_ln117_8_fu_7045_p1));

assign add_ln117_21_fu_6366_p2 = ($signed(sext_ln91_33_fu_5957_p1) + $signed(zext_ln91_113_fu_6203_p1));

assign add_ln117_22_fu_7062_p2 = ($signed(sext_ln91_26_fu_6415_p1) + $signed(sub_ln92_6_reg_15151));

assign add_ln117_23_fu_7067_p2 = ($signed(sext_ln117_10_fu_7059_p1) + $signed(add_ln117_22_fu_7062_p2));

assign add_ln117_24_fu_7077_p2 = ($signed(sext_ln117_9_fu_7055_p1) + $signed(sext_ln117_11_fu_7073_p1));

assign add_ln117_25_fu_7083_p2 = (sub_ln91_50_fu_6973_p2 + sub_ln91_45_fu_6750_p2);

assign add_ln117_27_fu_7092_p2 = (sub_ln91_58_fu_6648_p2 + zext_ln117_fu_7089_p1);

assign add_ln117_28_fu_7208_p2 = ($signed(sext_ln117_13_fu_7202_p1) + $signed(sext_ln117_14_fu_7205_p1));

assign add_ln117_29_fu_6372_p2 = ($signed(sext_ln91_31_fu_5862_p1) + $signed(sext_ln91_6_fu_5194_p1));

assign add_ln117_2_fu_7226_p2 = ($signed(sext_ln117_15_fu_7214_p1) + $signed(add_ln117_32_fu_7221_p2));

assign add_ln117_30_fu_7098_p2 = ($signed(sext_ln92_31_fu_6890_p1) + $signed(sub_ln92_18_fu_6823_p2));

assign add_ln117_32_fu_7221_p2 = ($signed(sext_ln117_16_fu_7218_p1) + $signed(grp_fu_13830_p3));

assign add_ln117_33_fu_7104_p2 = ($signed(sext_ln91_46_fu_6713_p1) + $signed(sext_ln91_51_fu_6846_p1));

assign add_ln117_34_fu_7114_p2 = ($signed(sub_ln92_16_fu_6672_p2) + $signed(sext_ln117_17_fu_7110_p1));

assign add_ln117_35_fu_7120_p2 = (zext_ln91_132_fu_6850_p1 + sub_ln92_20_fu_6979_p2);

assign add_ln117_36_fu_7238_p2 = ($signed(sext_ln92_20_fu_7126_p1) + $signed(sext_ln117_19_fu_7235_p1));

assign add_ln117_3_fu_7244_p2 = ($signed(sext_ln117_18_fu_7232_p1) + $signed(add_ln117_36_fu_7238_p2));

assign add_ln117_4_fu_6985_p2 = ($signed(sub_ln92_14_fu_6621_p2) + $signed(sext_ln91_52_fu_6935_p1));

assign add_ln117_5_fu_6991_p2 = ($signed(sext_ln91_48_fu_6746_p1) + $signed(add_ln117_4_fu_6985_p2));

assign add_ln117_8_fu_7148_p2 = ($signed(add_ln117_5_reg_15319) + $signed(sext_ln117_fu_7145_p1));

assign add_ln117_9_fu_6997_p2 = ($signed(sub_ln91_48_fu_6867_p2) + $signed(sext_ln91_50_fu_6802_p1));

assign add_ln117_fu_7165_p2 = ($signed(add_ln117_8_fu_7148_p2) + $signed(sext_ln117_3_fu_7161_p1));

assign add_ln135_fu_7418_p2 = (l2_write_col_offset + 16'd1);

assign add_ln139_fu_7430_p2 = (l2_write_row_offset + 8'd1);

assign add_ln146_fu_4344_p2 = (l1_read_col_offset + 16'd2);

assign add_ln150_fu_7472_p2 = (l1_read_row_offset_l_reg_14548 + 8'd2);

assign add_ln170_1_fu_7928_p2 = (ap_sig_allocacmp_l2_read_row_offset_l + select_ln170_fu_7921_p3);

assign add_ln170_2_fu_7983_p2 = (zext_ln170_3_fu_7975_p1 + ap_sig_allocacmp_l2_read_row_offset_l);

assign add_ln170_fu_7727_p2 = (zext_ln170_1_fu_7717_p1 + ap_sig_allocacmp_l2_read_row_offset_l);

assign add_ln171_1_fu_7952_p2 = (3'd2 + add_ln173_1_fu_7946_p2);

assign add_ln171_2_fu_8001_p2 = (3'd2 + add_ln173_2_fu_7995_p2);

assign add_ln171_fu_7745_p2 = (3'd2 + add_ln173_fu_7739_p2);

assign add_ln173_1_fu_7946_p2 = (zext_ln170_2_fu_7720_p1 + add_ln173_3_fu_7940_p2);

assign add_ln173_2_fu_7995_p2 = (trunc_ln170_fu_7723_p1 + zext_ln170_4_fu_7979_p1);

assign add_ln173_3_fu_7940_p2 = (3'd1 + trunc_ln170_fu_7723_p1);

assign add_ln173_fu_7739_p2 = (zext_ln170_2_fu_7720_p1 + trunc_ln170_fu_7723_p1);

assign add_ln181_10_fu_9304_p2 = ($signed(sext_ln181_46_fu_8860_p1) + $signed(sext_ln181_10_fu_8480_p1));

assign add_ln181_11_fu_9310_p2 = ($signed(sext_ln181_31_fu_8683_p1) + $signed(add_ln181_10_fu_9304_p2));

assign add_ln181_12_fu_9316_p2 = ($signed(sext_ln181_99_fu_9300_p1) + $signed(sext_ln181_84_fu_9197_p1));

assign add_ln181_13_fu_9782_p2 = ($signed(sext_ln181_66_fu_9716_p1) + $signed(sext_ln181_101_fu_9779_p1));

assign add_ln181_14_fu_9788_p2 = ($signed(sext_ln181_100_fu_9776_p1) + $signed(add_ln181_13_fu_9782_p2));

assign add_ln181_15_fu_9392_p2 = (zext_ln181_122_fu_9268_p1 + zext_ln181_127_fu_9333_p1);

assign add_ln181_16_fu_11272_p2 = (zext_ln181_132_fu_11141_p1 + zext_ln181_136_fu_11168_p1);

assign add_ln181_17_fu_11527_p2 = (zext_ln181_154_fu_11474_p1 + zext_ln181_160_fu_11523_p1);

assign add_ln181_18_fu_11787_p2 = (zext_ln181_167_fu_11694_p1 + zext_ln181_171_fu_11758_p1);

assign add_ln181_19_fu_12095_p2 = (zext_ln181_176_fu_11907_p1 + zext_ln181_178_fu_11927_p1);

assign add_ln181_1_fu_10211_p2 = (zext_ln181_23_fu_10120_p1 + zext_ln181_27_fu_10162_p1);

assign add_ln181_20_fu_12116_p2 = (zext_ln181_180_fu_11958_p1 + zext_ln181_183_fu_12038_p1);

assign add_ln181_2_fu_8755_p2 = (zext_ln181_38_fu_8643_p1 + zext_ln181_41_fu_8662_p1);

assign add_ln181_3_fu_9663_p2 = (zext_ln181_32_reg_16458 + zext_ln181_38_reg_16781);

assign add_ln181_4_fu_7888_p2 = (17'd2 + zext_ln170_reg_15638);

assign add_ln181_5_fu_10374_p2 = (zext_ln181_45_fu_10310_p1 + zext_ln181_47_fu_10320_p1);

assign add_ln181_6_fu_10742_p2 = (zext_ln181_67_fu_10607_p1 + zext_ln181_74_fu_10738_p1);

assign add_ln181_7_fu_8995_p2 = (zext_ln181_81_fu_8894_p1 + zext_ln181_89_fu_8991_p1);

assign add_ln181_8_fu_10815_p2 = (zext_ln181_92_reg_16833 + zext_ln181_95_fu_10811_p1);

assign add_ln181_9_fu_11001_p2 = (zext_ln181_111_reg_16987 + zext_ln181_113_fu_10997_p1);

assign add_ln181_fu_7615_p2 = (17'd1 + zext_ln170_fu_7583_p1);

assign add_ln191_100_fu_12602_p2 = ($signed(sext_ln181_136_fu_11651_p1) + $signed(sext_ln181_158_fu_12081_p1));

assign add_ln191_101_fu_12608_p2 = ($signed(sext_ln181_116_fu_11316_p1) + $signed(add_ln191_100_fu_12602_p2));

assign add_ln191_102_fu_13356_p2 = ($signed(sext_ln191_56_fu_13349_p1) + $signed(sext_ln191_57_fu_13353_p1));

assign add_ln191_103_fu_13366_p2 = ($signed(sext_ln191_55_fu_13340_p1) + $signed(sext_ln191_58_fu_13362_p1));

assign add_ln191_104_fu_12618_p2 = ($signed(sext_ln181_149_fu_11873_p1) + $signed(l2_kernel_sums_6));

assign add_ln191_105_fu_12624_p2 = ($signed(sext_ln181_127_fu_11460_p1) + $signed(sext_ln181_169_fu_12251_p1));

assign add_ln191_106_fu_12634_p2 = ($signed(add_ln191_104_fu_12618_p2) + $signed(sext_ln191_59_fu_12630_p1));

assign add_ln191_107_fu_9619_p2 = ($signed(sext_ln181_90_fu_9261_p1) + $signed(sext_ln181_107_fu_9450_p1));

assign add_ln191_108_fu_9629_p2 = ($signed(sext_ln181_70_fu_9042_p1) + $signed(sext_ln181_36_fu_8789_p1));

assign add_ln191_109_fu_9635_p2 = ($signed(sext_ln181_16_fu_8570_p1) + $signed(add_ln191_108_fu_9629_p2));

assign add_ln191_10_fu_9511_p2 = ($signed(zext_ln181_13_fu_8423_p1) + $signed(sext_ln191_2_fu_9507_p1));

assign add_ln191_110_fu_9645_p2 = ($signed(sext_ln191_60_fu_9625_p1) + $signed(sext_ln191_61_fu_9641_p1));

assign add_ln191_111_fu_12643_p2 = ($signed(add_ln191_106_fu_12634_p2) + $signed(sext_ln191_62_fu_12640_p1));

assign add_ln191_112_fu_12649_p2 = ($signed(sext_ln181_27_fu_10306_p1) + $signed(sext_ln181_54_fu_10600_p1));

assign add_ln191_113_fu_12659_p2 = ($signed(sext_ln181_44_fu_10455_p1) + $signed(sext_ln181_64_fu_10776_p1));

assign add_ln191_114_fu_12669_p2 = ($signed(sext_ln191_63_fu_12655_p1) + $signed(sext_ln191_64_fu_12665_p1));

assign add_ln191_115_fu_12675_p2 = ($signed(sext_ln181_81_fu_10983_p1) + $signed(zext_ln181_120_fu_11137_p1));

assign add_ln191_116_fu_12685_p2 = ($signed(sext_ln181_137_fu_11668_p1) + $signed(sext_ln181_160_fu_12112_p1));

assign add_ln191_117_fu_12695_p2 = ($signed(sext_ln181_117_fu_11331_p1) + $signed(sext_ln191_67_fu_12691_p1));

assign add_ln191_118_fu_12701_p2 = ($signed(sext_ln191_66_fu_12681_p1) + $signed(add_ln191_117_fu_12695_p2));

assign add_ln191_119_fu_12949_p2 = ($signed(sext_ln191_65_fu_12943_p1) + $signed(sext_ln191_68_fu_12946_p1));

assign add_ln191_11_fu_13372_p2 = (add_ln191_94_reg_17216 + add_ln191_103_fu_13366_p2);

assign add_ln191_120_fu_12711_p2 = ($signed(sext_ln181_151_fu_11900_p1) + $signed(l2_kernel_sums_7));

assign add_ln191_121_fu_9651_p2 = ($signed(sext_ln181_71_fu_9059_p1) + $signed(sext_ln181_91_fu_9265_p1));

assign add_ln191_122_fu_12963_p2 = ($signed(sext_ln181_171_fu_12819_p1) + $signed(sext_ln191_69_fu_12960_p1));

assign add_ln191_123_fu_13170_p2 = ($signed(add_ln191_120_reg_17246) + $signed(sext_ln191_70_fu_13167_p1));

assign add_ln191_124_fu_9966_p2 = (zext_ln181_151_fu_9810_p1 + zext_ln181_44_fu_9673_p1);

assign add_ln191_125_fu_9972_p2 = ($signed(sext_ln181_17_fu_9660_p1) + $signed(sext_ln181_108_fu_9800_p1));

assign add_ln191_126_fu_12720_p2 = (zext_ln181_153_fu_11470_p1 + add_ln191_125_reg_17064);

assign add_ln191_127_fu_12725_p2 = (zext_ln191_fu_12717_p1 + add_ln191_126_fu_12720_p2);

assign add_ln191_128_fu_13178_p2 = ($signed(add_ln191_123_fu_13170_p2) + $signed(sext_ln191_71_fu_13175_p1));

assign add_ln191_129_fu_13377_p2 = ($signed(sext_ln181_28_fu_13248_p1) + $signed(sext_ln181_55_fu_13252_p1));

assign add_ln191_12_fu_9521_p2 = ($signed(sext_ln191_1_fu_9497_p1) + $signed(sext_ln191_3_fu_9517_p1));

assign add_ln191_130_fu_12731_p2 = (zext_ln181_54_fu_10466_p1 + sub_ln181_118_fu_10795_p2);

assign add_ln191_131_fu_13187_p2 = ($signed(sext_ln181_7_fu_12995_p1) + $signed(sext_ln191_73_fu_13184_p1));

assign add_ln191_132_fu_13390_p2 = ($signed(sext_ln191_72_fu_13383_p1) + $signed(sext_ln191_74_fu_13387_p1));

assign add_ln191_133_fu_13400_p2 = (mul_ln181_19_reg_16972 + zext_ln181_121_fu_13270_p1);

assign add_ln191_134_fu_12737_p2 = ($signed(sext_ln181_138_fu_11672_p1) + $signed(sext_ln181_161_fu_12133_p1));

assign add_ln191_135_fu_12743_p2 = ($signed(sext_ln181_119_fu_11358_p1) + $signed(add_ln191_134_fu_12737_p2));

assign add_ln191_136_fu_13412_p2 = ($signed(sext_ln191_76_fu_13405_p1) + $signed(sext_ln191_77_fu_13409_p1));

assign add_ln191_137_fu_13422_p2 = ($signed(sext_ln191_75_fu_13396_p1) + $signed(sext_ln191_78_fu_13418_p1));

assign add_ln191_13_fu_12955_p2 = (add_ln191_111_reg_17231 + add_ln191_119_fu_12949_p2);

assign add_ln191_14_fu_12841_p2 = ($signed(add_ln191_4_fu_12833_p2) + $signed(sext_ln191_4_fu_12838_p1));

assign add_ln191_15_fu_13428_p2 = (add_ln191_128_reg_17365 + add_ln191_137_fu_13422_p2);

assign add_ln191_16_fu_12265_p2 = (select_ln181_15_fu_10176_p3 + zext_ln181_61_fu_10485_p1);

assign add_ln191_17_fu_12275_p2 = ($signed(sext_ln181_37_fu_10334_p1) + $signed(sext_ln181_57_fu_10673_p1));

assign add_ln191_18_fu_12281_p2 = ($signed(sext_ln181_fu_9987_p1) + $signed(add_ln191_17_fu_12275_p2));

assign add_ln191_19_fu_12291_p2 = ($signed(sext_ln191_5_fu_12271_p1) + $signed(sext_ln191_6_fu_12287_p1));

assign add_ln191_1_fu_13091_p2 = (add_ln191_14_reg_17286 + add_ln191_24_fu_13085_p2);

assign add_ln191_20_fu_12297_p2 = ($signed(sext_ln181_73_fu_10841_p1) + $signed(sext_ln181_92_fu_11049_p1));

assign add_ln191_21_fu_12303_p2 = ($signed(sext_ln181_128_fu_11512_p1) + $signed(sext_ln181_152_fu_11948_p1));

assign add_ln191_22_fu_12309_p2 = (select_ln181_94_fu_11155_p3 + add_ln191_21_fu_12303_p2);

assign add_ln191_23_fu_12853_p2 = ($signed(sext_ln191_8_fu_12847_p1) + $signed(sext_ln191_9_fu_12850_p1));

assign add_ln191_24_fu_13085_p2 = ($signed(sext_ln191_7_fu_13079_p1) + $signed(sext_ln191_10_fu_13082_p1));

assign add_ln191_25_fu_13100_p2 = ($signed(sext_ln181_163_fu_13073_p1) + $signed(sub_ln181_74_fu_13038_p2));

assign add_ln191_26_fu_13110_p2 = ($signed(l2_kernel_sums_1) + $signed(sext_ln191_11_fu_13106_p1));

assign add_ln191_27_fu_12315_p2 = ($signed(select_ln181_1_fu_10016_p3) + $signed(sext_ln181_19_fu_10207_p1));

assign add_ln191_28_fu_12321_p2 = (zext_ln181_173_fu_11773_p1 + add_ln191_27_fu_12315_p2);

assign add_ln191_29_fu_13119_p2 = ($signed(add_ln191_26_fu_13110_p2) + $signed(sext_ln191_12_fu_13116_p1));

assign add_ln191_2_fu_12823_p2 = ($signed(sext_ln181_120_fu_12766_p1) + $signed(sext_ln181_162_fu_12769_p1));

assign add_ln191_30_fu_12327_p2 = ($signed(sext_ln181_94_fu_11075_p1) + $signed(sext_ln181_39_fu_10370_p1));

assign add_ln191_31_fu_13279_p2 = ($signed(sext_ln181_58_fu_13255_p1) + $signed(sext_ln191_13_fu_13276_p1));

assign add_ln191_32_fu_12333_p2 = ($signed(sext_ln181_111_fu_11224_p1) + $signed(sext_ln181_75_fu_10867_p1));

assign add_ln191_33_fu_12343_p2 = ($signed(sext_ln181_129_fu_11560_p1) + $signed(sext_ln181_154_fu_11979_p1));

assign add_ln191_34_fu_12353_p2 = ($signed(sext_ln191_15_fu_12339_p1) + $signed(sext_ln191_16_fu_12349_p1));

assign add_ln191_35_fu_13292_p2 = ($signed(sext_ln191_14_fu_13285_p1) + $signed(sext_ln191_17_fu_13289_p1));

assign add_ln191_36_fu_12363_p2 = ($signed(sext_ln181_142_fu_11804_p1) + $signed(l2_kernel_sums_2));

assign add_ln191_37_fu_12369_p2 = ($signed(sext_ln181_121_fu_11412_p1) + $signed(sext_ln181_165_fu_12185_p1));

assign add_ln191_38_fu_12862_p2 = ($signed(add_ln191_36_reg_17151) + $signed(sext_ln191_18_fu_12859_p1));

assign add_ln191_39_fu_9527_p2 = ($signed(sext_ln181_86_fu_9218_p1) + $signed(sext_ln181_104_fu_9364_p1));

assign add_ln191_3_fu_13298_p2 = (add_ln191_29_reg_17349 + add_ln191_35_fu_13292_p2);

assign add_ln191_40_fu_9537_p2 = ($signed(sext_ln181_67_fu_8981_p1) + $signed(sext_ln181_32_fu_8711_p1));

assign add_ln191_41_fu_9543_p2 = ($signed(sext_ln181_11_fu_8512_p1) + $signed(add_ln191_40_fu_9537_p2));

assign add_ln191_42_fu_9553_p2 = ($signed(sext_ln191_19_fu_9533_p1) + $signed(sext_ln191_20_fu_9549_p1));

assign add_ln191_43_fu_12870_p2 = ($signed(add_ln191_38_fu_12862_p2) + $signed(sext_ln191_21_fu_12867_p1));

assign add_ln191_44_fu_12375_p2 = ($signed(sext_ln181_21_fu_10238_p1) + $signed(sext_ln181_47_fu_10521_p1));

assign add_ln191_45_fu_12381_p2 = ($signed(sext_ln181_40_fu_10391_p1) + $signed(sext_ln181_59_fu_10690_p1));

assign add_ln191_46_fu_12387_p2 = ($signed(sext_ln181_4_fu_10060_p1) + $signed(add_ln191_45_fu_12381_p2));

assign add_ln191_47_fu_12882_p2 = ($signed(sext_ln191_22_fu_12876_p1) + $signed(sext_ln191_23_fu_12879_p1));

assign add_ln191_48_fu_12393_p2 = ($signed(sext_ln181_77_fu_10920_p1) + $signed(sext_ln181_95_fu_11092_p1));

assign add_ln191_49_fu_12399_p2 = ($signed(sext_ln181_132_fu_11596_p1) + $signed(sext_ln181_156_fu_12021_p1));

assign add_ln191_4_fu_12833_p2 = ($signed(add_ln191_reg_17116) + $signed(sext_ln191_fu_12829_p1));

assign add_ln191_50_fu_12898_p2 = ($signed(sext_ln181_113_fu_12763_p1) + $signed(sext_ln191_26_fu_12895_p1));

assign add_ln191_51_fu_12904_p2 = ($signed(sext_ln191_25_fu_12892_p1) + $signed(add_ln191_50_fu_12898_p2));

assign add_ln191_52_fu_12914_p2 = ($signed(sext_ln191_24_fu_12888_p1) + $signed(sext_ln191_27_fu_12910_p1));

assign add_ln191_53_fu_13307_p2 = ($signed(sext_ln181_143_fu_13273_p1) + $signed(l2_kernel_sums_3));

assign add_ln191_54_fu_13125_p2 = ($signed(sext_ln181_123_fu_13069_p1) + $signed(sext_ln181_166_fu_13076_p1));

assign add_ln191_55_fu_13316_p2 = ($signed(add_ln191_53_fu_13307_p2) + $signed(sext_ln191_28_fu_13313_p1));

assign add_ln191_56_fu_9927_p2 = ($signed(sext_ln181_88_fu_9728_p1) + $signed(sext_ln181_105_fu_9794_p1));

assign add_ln191_57_fu_9559_p2 = ($signed(zext_ln181_90_fu_9008_p1) + $signed(sext_ln181_33_fu_8728_p1));

assign add_ln191_58_fu_9569_p2 = ($signed(sext_ln181_13_fu_8533_p1) + $signed(sext_ln191_29_fu_9565_p1));

assign add_ln191_59_fu_9936_p2 = ($signed(add_ln191_56_fu_9927_p2) + $signed(sext_ln191_30_fu_9933_p1));

assign add_ln191_5_fu_12920_p2 = (add_ln191_43_fu_12870_p2 + add_ln191_52_fu_12914_p2);

assign add_ln191_60_fu_13325_p2 = ($signed(add_ln191_55_fu_13316_p2) + $signed(sext_ln191_31_fu_13322_p1));

assign add_ln191_61_fu_9575_p2 = ($signed(sext_ln181_22_fu_8591_p1) + $signed(sext_ln181_49_fu_8887_p1));

assign add_ln191_62_fu_12408_p2 = ($signed(sub_ln181_114_fu_10424_p2) + $signed(sext_ln181_60_fu_10700_p1));

assign add_ln191_63_fu_12418_p2 = ($signed(sext_ln181_5_fu_10071_p1) + $signed(sext_ln191_33_fu_12414_p1));

assign add_ln191_64_fu_12428_p2 = ($signed(sext_ln191_32_fu_12405_p1) + $signed(sext_ln191_34_fu_12424_p1));

assign add_ln191_65_fu_12434_p2 = ($signed(zext_ln181_100_fu_10929_p1) + $signed(sext_ln181_96_fu_11107_p1));

assign add_ln191_66_fu_12440_p2 = ($signed(sext_ln181_133_fu_11613_p1) + $signed(sext_ln181_157_fu_12063_p1));

assign add_ln191_67_fu_12446_p2 = ($signed(sext_ln181_114_fu_11289_p1) + $signed(add_ln191_66_fu_12440_p2));

assign add_ln191_68_fu_12932_p2 = ($signed(sext_ln191_35_fu_12926_p1) + $signed(sext_ln191_36_fu_12929_p1));

assign add_ln191_69_fu_12938_p2 = (add_ln191_64_reg_17181 + add_ln191_68_fu_12932_p2);

assign add_ln191_6_fu_9491_p2 = ($signed(sext_ln181_82_fu_9155_p1) + $signed(sext_ln181_98_fu_9274_p1));

assign add_ln191_70_fu_12456_p2 = ($signed(sext_ln181_144_fu_11821_p1) + $signed(l2_kernel_sums_4));

assign add_ln191_71_fu_12462_p2 = ($signed(sext_ln181_124_fu_11440_p1) + $signed(sext_ln181_167_fu_12219_p1));

assign add_ln191_72_fu_12472_p2 = ($signed(add_ln191_70_fu_12456_p2) + $signed(sext_ln191_38_fu_12468_p1));

assign add_ln191_73_fu_9581_p2 = ($signed(sext_ln181_89_fu_9245_p1) + $signed(sext_ln181_106_fu_9409_p1));

assign add_ln191_74_fu_9591_p2 = ($signed(sext_ln181_68_fu_9018_p1) + $signed(sext_ln181_34_fu_8745_p1));

assign add_ln191_75_fu_9601_p2 = ($signed(sext_ln181_14_fu_8554_p1) + $signed(sext_ln191_40_fu_9597_p1));

assign add_ln191_76_fu_9607_p2 = ($signed(sext_ln191_39_fu_9587_p1) + $signed(add_ln191_75_fu_9601_p2));

assign add_ln191_77_fu_12481_p2 = ($signed(add_ln191_72_fu_12472_p2) + $signed(sext_ln191_41_fu_12478_p1));

assign add_ln191_78_fu_12487_p2 = ($signed(sext_ln181_23_fu_10259_p1) + $signed(sext_ln181_51_fu_10547_p1));

assign add_ln191_79_fu_12493_p2 = ($signed(sext_ln181_62_fu_10727_p1) + $signed(sext_ln181_79_fu_10967_p1));

assign add_ln191_7_fu_13334_p2 = ($signed(add_ln191_60_fu_13325_p2) + $signed(sext_ln191_37_fu_13331_p1));

assign add_ln191_80_fu_13137_p2 = ($signed(sext_ln181_41_fu_12998_p1) + $signed(sext_ln191_43_fu_13134_p1));

assign add_ln191_81_fu_13143_p2 = ($signed(sext_ln191_42_fu_13131_p1) + $signed(add_ln191_80_fu_13137_p2));

assign add_ln191_82_fu_12499_p2 = (zext_ln181_118_fu_11116_p1 + select_ln181_98_fu_11309_p3);

assign add_ln191_83_fu_12509_p2 = (zext_ln181_2_fu_9978_p1 + select_ln181_129_fu_12067_p3);

assign add_ln191_84_fu_12519_p2 = ($signed(sext_ln181_135_fu_11634_p1) + $signed(sext_ln191_46_fu_12515_p1));

assign add_ln191_85_fu_12529_p2 = ($signed(sext_ln191_45_fu_12505_p1) + $signed(sext_ln191_47_fu_12525_p1));

assign add_ln191_86_fu_13156_p2 = ($signed(sext_ln191_44_fu_13149_p1) + $signed(sext_ln191_48_fu_13153_p1));

assign add_ln191_87_fu_12539_p2 = ($signed(sext_ln181_147_fu_11846_p1) + $signed(l2_kernel_sums_5));

assign add_ln191_88_fu_12545_p2 = ($signed(sext_ln181_125_fu_11456_p1) + $signed(sext_ln181_168_fu_12230_p1));

assign add_ln191_89_fu_12555_p2 = ($signed(add_ln191_87_fu_12539_p2) + $signed(sext_ln191_49_fu_12551_p1));

assign add_ln191_8_fu_9501_p2 = (select_ln181_55_fu_8961_p3 + zext_ln181_35_fu_8603_p1);

assign add_ln191_90_fu_9942_p2 = ($signed(mul_ln181_21_reg_16717) + $signed(zext_ln181_130_fu_9797_p1));

assign add_ln191_91_fu_9613_p2 = ($signed(zext_ln181_91_fu_9022_p1) + $signed(sext_ln181_35_fu_8772_p1));

assign add_ln191_92_fu_9954_p2 = ($signed(sext_ln181_15_fu_9657_p1) + $signed(sext_ln191_51_fu_9951_p1));

assign add_ln191_93_fu_9960_p2 = ($signed(sext_ln191_50_fu_9947_p1) + $signed(add_ln191_92_fu_9954_p2));

assign add_ln191_94_fu_12564_p2 = ($signed(add_ln191_89_fu_12555_p2) + $signed(sext_ln191_52_fu_12561_p1));

assign add_ln191_95_fu_12570_p2 = ($signed(sext_ln181_24_fu_10275_p1) + $signed(sext_ln181_52_fu_10569_p1));

assign add_ln191_96_fu_12580_p2 = ($signed(sext_ln181_42_fu_10429_p1) + $signed(sext_ln181_63_fu_10759_p1));

assign add_ln191_97_fu_12590_p2 = ($signed(sext_ln181_6_fu_10099_p1) + $signed(sext_ln191_54_fu_12586_p1));

assign add_ln191_98_fu_12596_p2 = ($signed(sext_ln191_53_fu_12576_p1) + $signed(add_ln191_97_fu_12590_p2));

assign add_ln191_99_fu_13343_p2 = ($signed(sext_ln181_80_fu_13263_p1) + $signed(sext_ln181_97_fu_13267_p1));

assign add_ln191_9_fu_13162_p2 = (add_ln191_77_reg_17196 + add_ln191_86_fu_13156_p2);

assign add_ln191_fu_12259_p2 = ($signed(sext_ln181_140_fu_11747_p1) + $signed(l2_kernel_sums_0));

assign add_ln220_fu_7661_p2 = (l2_read_col_offset + 16'd2);

assign add_ln224_fu_13508_p2 = (l2_read_row_offset_l_reg_15903 + 8'd2);

assign add_ln233_fu_3610_p2 = (l1_iteration + 32'd1);

assign add_ln238_fu_8015_p2 = ($signed(ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313) + $signed(8'd255));

assign add_ln241_fu_7687_p2 = (l2_iteration + 32'd1);

assign add_ln38_1_fu_3759_p2 = (8'd1 + select_ln39_1_fu_3737_p3);

assign add_ln38_2_fu_3880_p2 = (8'd1 + select_ln39_3_fu_3869_p3);

assign add_ln38_3_fu_3950_p2 = (8'd1 + select_ln39_5_reg_14225);

assign add_ln38_4_fu_3973_p2 = (8'd1 + select_ln39_7_fu_3961_p3);

assign add_ln38_5_fu_4042_p2 = (8'd1 + select_ln39_9_fu_4032_p3);

assign add_ln38_6_fu_4066_p2 = (8'd1 + select_ln39_11_fu_4054_p3);

assign add_ln38_7_fu_4120_p2 = (select_ln39_13_fu_4109_p3 + 8'd1);

assign add_ln38_fu_3725_p2 = (8'd1 + l1_channel_idx);

assign add_ln42_1_fu_3904_p2 = (16'd1 + select_ln39_reg_14203);

assign add_ln42_2_fu_3937_p2 = (16'd1 + select_ln39_2_fu_3909_p3);

assign add_ln42_3_fu_4021_p2 = (16'd1 + select_ln39_4_reg_14234);

assign add_ln42_4_fu_4093_p2 = (16'd1 + select_ln39_6_reg_14267);

assign add_ln42_5_fu_4188_p2 = (16'd1 + select_ln39_8_reg_14294);

assign add_ln42_6_fu_4220_p2 = (16'd1 + select_ln39_10_reg_14320);

assign add_ln42_7_fu_4231_p2 = (select_ln39_12_fu_4225_p3 + 16'd1);

assign add_ln42_fu_3831_p2 = (16'd1 + l1_write_col_offset_s_reg_14019);

assign add_ln75_1_fu_4423_p2 = (l1_read_row_offset + select_ln75_fu_4416_p3);

assign add_ln75_2_fu_4476_p2 = (zext_ln75_2_fu_4468_p1 + l1_read_row_offset);

assign add_ln75_fu_4384_p2 = (zext_ln75_fu_4374_p1 + l1_read_row_offset);

assign add_ln76_1_fu_4447_p2 = (3'd2 + add_ln78_1_fu_4441_p2);

assign add_ln76_2_fu_4494_p2 = (3'd2 + add_ln78_2_fu_4488_p2);

assign add_ln76_fu_4402_p2 = (3'd2 + add_ln78_fu_4396_p2);

assign add_ln78_1_fu_4441_p2 = (zext_ln75_1_fu_4381_p1 + add_ln78_3_fu_4435_p2);

assign add_ln78_2_fu_4488_p2 = (zext_ln75_3_fu_4472_p1 + trunc_ln75_fu_4377_p1);

assign add_ln78_3_fu_4435_p2 = (3'd1 + trunc_ln75_fu_4377_p1);

assign add_ln78_fu_4396_p2 = (zext_ln75_1_fu_4381_p1 + trunc_ln75_fu_4377_p1);

assign add_ln82_1_fu_4306_p2 = (16'd1 + add_ln82_fu_4278_p2);

assign add_ln82_2_fu_4328_p2 = (16'd2 + add_ln82_fu_4278_p2);

assign add_ln82_fu_4278_p2 = (zext_ln68_fu_4275_p1 + l1_read_col_offset);

assign add_ln92_10_fu_5557_p2 = ($signed(sext_ln91_17_fu_5396_p1) + $signed(zext_ln92_2_fu_5553_p1));

assign add_ln92_11_fu_5567_p2 = ($signed(sext_ln92_7_fu_5544_p1) + $signed(sext_ln92_8_fu_5563_p1));

assign add_ln92_12_fu_5656_p2 = ($signed(sext_ln91_25_fu_5652_p1) + $signed(sub_ln92_4_fu_5425_p2));

assign add_ln92_13_fu_5903_p2 = (zext_ln91_54_fu_5474_p1 + sub_ln92_2_fu_5290_p2);

assign add_ln92_14_fu_5913_p2 = (zext_ln91_68_fu_5677_p1 + zext_ln91_87_fu_5899_p1);

assign add_ln92_15_fu_5923_p2 = (zext_ln91_69_fu_5689_p1 + zext_ln92_3_fu_5919_p1);

assign add_ln92_16_fu_5933_p2 = ($signed(sext_ln92_10_fu_5909_p1) + $signed(zext_ln92_4_fu_5929_p1));

assign add_ln92_17_fu_5103_p2 = ($signed(sext_ln91_10_fu_4878_p1) + $signed(sext_ln91_3_fu_4595_p1));

assign add_ln92_1_fu_5267_p2 = ($signed(sext_ln91_15_fu_5263_p1) + $signed(sext_ln91_5_fu_5191_p1));

assign add_ln92_20_fu_6444_p2 = ($signed(sext_ln92_11_fu_6438_p1) + $signed(sext_ln92_12_fu_6441_p1));

assign add_ln92_21_fu_6007_p2 = ($signed(sext_ln91_22_fu_5590_p1) + $signed(sext_ln92_4_fu_5405_p1));

assign add_ln92_23_fu_6017_p2 = ($signed(sext_ln92_13_fu_6013_p1) + $signed(grp_fu_13781_p3));

assign add_ln92_24_fu_6042_p2 = (sub_ln91_36_fu_6036_p2 + zext_ln91_79_fu_5790_p1);

assign add_ln92_25_fu_6507_p2 = ($signed(sub_ln92_8_fu_6406_p2) + $signed(sext_ln92_15_fu_6504_p1));

assign add_ln92_26_fu_6082_p2 = ($signed(sext_ln91_20_reg_15053) + $signed(sub_ln92_1_fu_5241_p2));

assign add_ln92_27_fu_6087_p2 = ($signed(sext_ln91_42_fu_6078_p1) + $signed(sext_ln91_30_fu_5828_p1));

assign add_ln92_28_fu_6093_p2 = ($signed(sext_ln91_24_fu_5627_p1) + $signed(add_ln92_27_fu_6087_p2));

assign add_ln92_29_fu_6529_p2 = ($signed(sext_ln92_17_fu_6523_p1) + $signed(sext_ln92_18_fu_6526_p1));

assign add_ln92_30_fu_6539_p2 = (zext_ln91_95_fu_6517_p1 + sub_ln92_10_fu_6432_p2);

assign add_ln92_31_fu_6545_p2 = (zext_ln91_97_fu_6520_p1 + add_ln92_30_fu_6539_p2);

assign add_ln92_32_fu_5165_p2 = ($signed(sext_ln91_9_fu_4868_p1) + $signed(sext_ln91_2_fu_4585_p1));

assign add_ln92_33_fu_6227_p2 = ($signed(sext_ln91_21_fu_5506_p1) + $signed(zext_ln91_40_fu_5311_p1));

assign add_ln92_34_fu_6237_p2 = ($signed(sext_ln92_21_fu_6224_p1) + $signed(sext_ln92_22_fu_6233_p1));

assign add_ln92_35_fu_6243_p2 = ($signed(sext_ln91_34_fu_5961_p1) + $signed(sext_ln91_27_fu_5737_p1));

assign add_ln92_36_fu_6253_p2 = (zext_ln91_38_fu_5276_p1 + sub_ln91_41_fu_6218_p2);

assign add_ln92_37_fu_6263_p2 = ($signed(sext_ln91_44_fu_6160_p1) + $signed(sext_ln92_25_fu_6259_p1));

assign add_ln92_38_fu_6273_p2 = ($signed(sext_ln92_24_fu_6249_p1) + $signed(sext_ln92_26_fu_6269_p1));

assign add_ln92_39_fu_6666_p2 = ($signed(sext_ln92_23_fu_6660_p1) + $signed(sext_ln92_27_fu_6663_p1));

assign add_ln92_40_fu_6721_p2 = (zext_ln91_119_fu_6699_p1 + sub_ln92_12_reg_15238);

assign add_ln92_41_fu_6328_p2 = ($signed(sext_ln91_32_fu_5872_p1) + $signed(zext_ln91_65_fu_5638_p1));

assign add_ln92_42_fu_6758_p2 = ($signed(sext_ln92_6_fu_6392_p1) + $signed(sext_ln92_28_fu_6755_p1));

assign add_ln92_43_fu_6334_p2 = (sub_ln91_46_fu_6322_p2 + zext_ln91_111_fu_6192_p1);

assign add_ln92_45_fu_6767_p2 = ($signed(add_ln92_42_fu_6758_p2) + $signed(sext_ln92_30_fu_6764_p1));

assign add_ln92_4_fu_5298_p2 = ($signed(sext_ln91_1_fu_5188_p1) + $signed(sext_ln92_2_fu_5295_p1));

assign add_ln92_5_fu_5350_p2 = ($signed(sext_ln91_16_fu_5346_p1) + $signed(sext_ln91_12_reg_14936));

assign add_ln92_6_fu_5359_p2 = ($signed(sext_ln91_4_reg_14896) + $signed(sext_ln92_3_fu_5355_p1));

assign add_ln92_7_fu_5419_p2 = ($signed(sext_ln91_18_fu_5415_p1) + $signed(sext_ln92_fu_5200_p1));

assign add_ln92_8_fu_5086_p2 = ($signed(sext_ln91_13_fu_4963_p1) + $signed(zext_ln91_11_fu_4656_p1));

assign add_ln92_9_fu_5547_p2 = (zext_ln91_58_fu_5529_p1 + zext_ln91_59_fu_5540_p1);

assign add_ln92_fu_4822_p2 = ($signed(sext_ln91_7_fu_4818_p1) + $signed(sext_ln91_fu_4557_p1));

assign and_ln160_fu_7547_p2 = (xor_ln160_fu_7541_p2 & icmp_ln160_fu_7527_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln30_reg_13978 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((icmp_ln30_reg_13978 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state27_io));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state27_io)));
end

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_io = ((out_r_TREADY == 1'b0) & (ap_predicate_op3217_write_state27 == 1'b1));
end

assign ap_block_state27_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln30_reg_13978 == 1'd1) & (in_r_TVALID == 1'b0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1461 = ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1933 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_77 = ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_9915 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_9918 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln127_reg_14007_pp0_iter1_reg == 1'd0) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_9922 = ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_9925 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln64_reg_13990_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_9928 = ((1'b0 == ap_block_pp0_stage7_11001) & (1'd0 == and_ln160_fu_7547_p2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_9934 = ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln204_reg_15883 == 1'd1) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8 = ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152;

assign ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3442 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301 = 'bx;

assign ap_phi_reg_pp0_iter2_l2_read_row_offset_n_1_reg_3454 = 'bx;

always @ (*) begin
    ap_predicate_op3217_write_state27 = ((icmp_ln204_reg_15883_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg));
end

assign grp_fu_13756_p0 = 13'd8181;

assign grp_fu_13756_p1 = grp_fu_13756_p10;

assign grp_fu_13756_p10 = tmp_25_reg_14946;

assign grp_fu_13764_p0 = 13'd8181;

assign grp_fu_13764_p1 = zext_ln91_38_fu_5276_p1;

assign grp_fu_13773_p0 = 13'd13;

assign grp_fu_13773_p1 = grp_fu_13773_p10;

assign grp_fu_13773_p10 = tmp_45_fu_5447_p8;

assign grp_fu_13773_p2 = ($signed(sext_ln91_35_fu_5983_p1) + $signed(sext_ln91_28_fu_5747_p1));

assign grp_fu_13781_p0 = 13'd8181;

assign grp_fu_13781_p1 = zext_ln91_90_fu_5993_p1;

assign grp_fu_13790_p0 = 13'd13;

assign grp_fu_13790_p1 = zext_ln91_96_fu_6048_p1;

assign grp_fu_13798_p0 = 13'd11;

assign grp_fu_13798_p1 = grp_fu_13798_p10;

assign grp_fu_13798_p10 = tmp_65_reg_15081;

assign grp_fu_13805_p0 = 12'd11;

assign grp_fu_13805_p1 = grp_fu_13805_p10;

assign grp_fu_13805_p10 = tmp_85_reg_15104;

assign grp_fu_13805_p2 = grp_fu_13805_p20;

assign grp_fu_13805_p20 = shl_ln91_18_fu_6378_p3;

assign grp_fu_13814_p0 = 13'd8179;

assign grp_fu_13814_p1 = grp_fu_13814_p10;

assign grp_fu_13814_p10 = tmp_105_reg_15120;

assign grp_fu_13814_p2 = (zext_ln93_1_reg_15233 + sub_ln92_11_fu_6565_p2);

assign grp_fu_13822_p0 = 13'd13;

assign grp_fu_13822_p1 = grp_fu_13822_p10;

assign grp_fu_13822_p10 = tmp_110_reg_15258;

assign grp_fu_13830_p0 = 13'd13;

assign grp_fu_13830_p1 = zext_ln91_47_reg_15043;

assign grp_fu_3466_p2 = (l1_write_row_offset + 8'd1);

assign icmp_ln124_1_fu_7274_p2 = (($signed(add_ln117_1_reg_15385) > $signed(l1_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln124_2_fu_7290_p2 = (($signed(add_ln117_2_reg_15391) > $signed(l1_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln124_3_fu_7306_p2 = (($signed(add_ln117_3_reg_15397) > $signed(l1_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_7258_p2 = (($signed(add_ln117_reg_15379) > $signed(l1_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_3604_p2 = ((trunc_ln30_fu_3550_p1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_7424_p2 = ((add_ln135_fu_7418_p2 == 16'd257) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_7436_p2 = ((add_ln139_fu_7430_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_4350_p2 = ((add_ln146_fu_4344_p2 == 16'd512) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_7477_p2 = ((add_ln150_fu_7472_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_7527_p2 = ((l2_iteration > 32'd6143) ? 1'b1 : 1'b0);

assign icmp_ln171_1_fu_7934_p2 = ((add_ln170_1_fu_7928_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln171_2_fu_7989_p2 = ((add_ln170_2_fu_7983_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_7733_p2 = ((add_ln170_fu_7727_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln199_1_fu_13563_p2 = (($signed(add_ln191_3_reg_17381) > $signed(l2_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln199_2_fu_13197_p2 = (($signed(add_ln191_5_reg_17296) > $signed(l2_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln199_3_fu_13575_p2 = (($signed(add_ln191_7_reg_17387) > $signed(l2_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln199_4_fu_13437_p2 = (($signed(add_ln191_9_reg_17359) > $signed(l2_maxes_4)) ? 1'b1 : 1'b0);

assign icmp_ln199_5_fu_13587_p2 = (($signed(add_ln191_11_reg_17393) > $signed(l2_maxes_5)) ? 1'b1 : 1'b0);

assign icmp_ln199_6_fu_13599_p2 = (($signed(add_ln191_13_reg_17307) > $signed(l2_maxes_6)) ? 1'b1 : 1'b0);

assign icmp_ln199_7_fu_13611_p2 = (($signed(add_ln191_15_reg_17399) > $signed(l2_maxes_7)) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_13551_p2 = (($signed(add_ln191_1_reg_17343) > $signed(l2_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_7649_p2 = ((trunc_ln160_fu_7519_p1 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_7667_p2 = ((add_ln220_fu_7661_p2 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_13513_p2 = ((add_ln224_fu_13508_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln234_fu_3616_p2 = ((add_ln233_fu_3610_p2 == 32'd263168) ? 1'b1 : 1'b0);

assign icmp_ln242_fu_7693_p2 = ((add_ln241_fu_7687_p2 == 32'd264192) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_3558_p2 = ((trunc_ln30_1_fu_3554_p1 < 10'd384) ? 1'b1 : 1'b0);

assign icmp_ln39_1_fu_3864_p2 = ((add_ln38_1_reg_14065 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_2_fu_3886_p2 = ((add_ln38_2_fu_3880_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_3_fu_3955_p2 = ((add_ln38_3_fu_3950_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_4_fu_3979_p2 = ((add_ln38_4_fu_3973_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_5_fu_4048_p2 = ((add_ln38_5_fu_4042_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_6_fu_4104_p2 = ((add_ln38_6_reg_14288 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_7_fu_4126_p2 = ((add_ln38_7_fu_4120_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_3731_p2 = ((add_ln38_fu_3725_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_3570_p2 = ((trunc_ln30_1_fu_3554_p1 == 10'd191) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_3564_p2 = ((trunc_ln30_1_fu_3554_p1 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_3645_p2 = ((grp_fu_3466_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_3586_p2 = ((tmp_174_fu_3576_p4 == 21'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_4429_p2 = ((add_ln75_1_fu_4423_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln76_2_fu_4482_p2 = ((add_ln75_2_fu_4476_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_4390_p2 = ((add_ln75_fu_4384_p2 > 8'd5) ? 1'b1 : 1'b0);

assign l2_stripes_0_0_d1 = {{select_ln124_fu_7263_p3[12:5]}};

assign l2_stripes_0_1_d1 = {{select_ln124_fu_7263_p3[12:5]}};

assign l2_stripes_0_2_d1 = {{select_ln124_fu_7263_p3[12:5]}};

assign l2_stripes_0_3_d1 = {{select_ln124_fu_7263_p3[12:5]}};

assign l2_stripes_0_4_d1 = {{select_ln124_fu_7263_p3[12:5]}};

assign l2_stripes_0_5_d1 = {{select_ln124_fu_7263_p3[12:5]}};

assign l2_stripes_1_0_d1 = {{select_ln124_1_fu_7279_p3[12:5]}};

assign l2_stripes_1_1_d1 = {{select_ln124_1_fu_7279_p3[12:5]}};

assign l2_stripes_1_2_d1 = {{select_ln124_1_fu_7279_p3[12:5]}};

assign l2_stripes_1_3_d1 = {{select_ln124_1_fu_7279_p3[12:5]}};

assign l2_stripes_1_4_d1 = {{select_ln124_1_fu_7279_p3[12:5]}};

assign l2_stripes_1_5_d1 = {{select_ln124_1_fu_7279_p3[12:5]}};

assign l2_stripes_2_0_d1 = {{select_ln124_2_fu_7295_p3[12:5]}};

assign l2_stripes_2_1_d1 = {{select_ln124_2_fu_7295_p3[12:5]}};

assign l2_stripes_2_2_d1 = {{select_ln124_2_fu_7295_p3[12:5]}};

assign l2_stripes_2_3_d1 = {{select_ln124_2_fu_7295_p3[12:5]}};

assign l2_stripes_2_4_d1 = {{select_ln124_2_fu_7295_p3[12:5]}};

assign l2_stripes_2_5_d1 = {{select_ln124_2_fu_7295_p3[12:5]}};

assign l2_stripes_3_0_d1 = {{select_ln124_3_fu_7311_p3[12:5]}};

assign l2_stripes_3_1_d1 = {{select_ln124_3_fu_7311_p3[12:5]}};

assign l2_stripes_3_2_d1 = {{select_ln124_3_fu_7311_p3[12:5]}};

assign l2_stripes_3_3_d1 = {{select_ln124_3_fu_7311_p3[12:5]}};

assign l2_stripes_3_4_d1 = {{select_ln124_3_fu_7311_p3[12:5]}};

assign l2_stripes_3_5_d1 = {{select_ln124_3_fu_7311_p3[12:5]}};

assign local_col_index_fu_7569_p2 = (zext_ln165_fu_7565_p1 + l2_read_col_offset);

assign mul_ln181_10_fu_13937_p0 = zext_ln181_46_reg_16689;

assign mul_ln181_10_fu_13937_p1 = mul_ln181_10_fu_13937_p10;

assign mul_ln181_10_fu_13937_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8179 : 13'd14);

assign mul_ln181_11_fu_13867_p0 = mul_ln181_11_fu_13867_p00;

assign mul_ln181_11_fu_13867_p00 = select_ln162_4_reg_16541;

assign mul_ln181_11_fu_13867_p1 = mul_ln181_11_fu_13867_p10;

assign mul_ln181_11_fu_13867_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd13 : 13'd8185);

assign mul_ln181_12_fu_8874_p1 = mul_ln181_12_fu_8874_p10;

assign mul_ln181_12_fu_8874_p10 = select_ln162_5_reg_16701;

assign mul_ln181_12_fu_8874_p2 = (13'd11 * mul_ln181_12_fu_8874_p1);

assign mul_ln181_13_fu_13952_p0 = zext_ln181_55_reg_16792;

assign mul_ln181_13_fu_13952_p1 = mul_ln181_13_fu_13952_p10;

assign mul_ln181_13_fu_13952_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8180 : 13'd13);

assign mul_ln181_14_fu_13957_p0 = zext_ln181_66_reg_17069;

assign mul_ln181_14_fu_13957_p1 = select_ln181_48_fu_13008_p3;

assign mul_ln181_15_fu_13855_p0 = zext_ln181_78_fu_8181_p1;

assign mul_ln181_15_fu_13855_p1 = mul_ln181_15_fu_13855_p10;

assign mul_ln181_15_fu_13855_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd3 : 13'd8181);

assign mul_ln181_16_fu_8196_p1 = zext_ln181_78_fu_8181_p1;

assign mul_ln181_16_fu_8196_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_16_fu_8196_p1}}));

assign mul_ln181_17_fu_13861_p0 = mul_ln181_17_fu_13861_p00;

assign mul_ln181_17_fu_13861_p00 = select_ln162_7_fu_8176_p3;

assign mul_ln181_17_fu_13861_p1 = mul_ln181_17_fu_13861_p10;

assign mul_ln181_17_fu_13861_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 12'd7 : 12'd13);

assign mul_ln181_18_fu_9096_p1 = mul_ln181_18_fu_9096_p10;

assign mul_ln181_18_fu_9096_p10 = select_ln162_8_fu_9085_p3;

assign mul_ln181_18_fu_9096_p2 = (12'd11 * mul_ln181_18_fu_9096_p1);

assign mul_ln181_19_fu_9722_p1 = mul_ln181_19_fu_9722_p10;

assign mul_ln181_19_fu_9722_p10 = select_ln162_8_reg_16823;

assign mul_ln181_19_fu_9722_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln181_19_fu_9722_p1}}));

assign mul_ln181_1_fu_8090_p1 = mul_ln181_1_fu_8090_p10;

assign mul_ln181_1_fu_8090_p10 = select_ln162_fu_8079_p3;

assign mul_ln181_1_fu_8090_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln181_1_fu_8090_p1}}));

assign mul_ln181_20_fu_13873_p0 = zext_ln181_102_fu_8299_p1;

assign mul_ln181_20_fu_13873_p1 = mul_ln181_20_fu_13873_p10;

assign mul_ln181_20_fu_13873_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd13 : 13'd8178);

assign mul_ln181_21_fu_13879_p0 = zext_ln181_102_fu_8299_p1;

assign mul_ln181_21_fu_13879_p1 = mul_ln181_21_fu_13879_p10;

assign mul_ln181_21_fu_13879_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8183 : 13'd8181);

assign mul_ln181_22_fu_13885_p0 = zext_ln181_102_fu_8299_p1;

assign mul_ln181_22_fu_13885_p1 = mul_ln181_22_fu_13885_p10;

assign mul_ln181_22_fu_13885_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8183 : 13'd8179);

assign mul_ln181_23_fu_9764_p1 = zext_ln181_111_fu_9760_p1;

assign mul_ln181_23_fu_9764_p2 = (12'd13 * mul_ln181_23_fu_9764_p1);

assign mul_ln181_24_fu_13962_p0 = mul_ln181_24_fu_13962_p00;

assign mul_ln181_24_fu_13962_p00 = select_ln162_10_reg_16977;

assign mul_ln181_24_fu_13962_p1 = mul_ln181_24_fu_13962_p10;

assign mul_ln181_24_fu_13962_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8179 : 13'd8181);

assign mul_ln181_25_fu_9770_p1 = zext_ln181_111_fu_9760_p1;

assign mul_ln181_25_fu_9770_p2 = (12'd11 * mul_ln181_25_fu_9770_p1);

assign mul_ln181_26_fu_13968_p0 = zext_ln181_111_reg_16987;

assign mul_ln181_26_fu_13968_p1 = mul_ln181_26_fu_13968_p10;

assign mul_ln181_26_fu_13968_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 12'd10 : 12'd11);

assign mul_ln181_27_fu_13891_p0 = mul_ln181_27_fu_13891_p00;

assign mul_ln181_27_fu_13891_p00 = select_ln162_11_reg_16663;

assign mul_ln181_27_fu_13891_p1 = mul_ln181_27_fu_13891_p10;

assign mul_ln181_27_fu_13891_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd7 : 13'd8181);

assign mul_ln181_28_fu_13897_p0 = zext_ln181_124_fu_9271_p1;

assign mul_ln181_28_fu_13897_p1 = mul_ln181_28_fu_13897_p10;

assign mul_ln181_28_fu_13897_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 12'd5 : 12'd13);

assign mul_ln181_29_fu_13903_p0 = zext_ln181_123_reg_16727;

assign mul_ln181_29_fu_13903_p1 = mul_ln181_29_fu_13903_p10;

assign mul_ln181_29_fu_13903_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8179 : 13'd8185);

assign mul_ln181_2_fu_13932_p0 = zext_ln181_1_reg_16415;

assign mul_ln181_2_fu_13932_p1 = mul_ln181_2_fu_13932_p10;

assign mul_ln181_2_fu_13932_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8187 : 13'd8181);

assign mul_ln181_30_fu_11150_p1 = zext_ln181_135_reg_16875;

assign mul_ln181_30_fu_11150_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln181_30_fu_11150_p1}}));

assign mul_ln181_31_fu_13908_p0 = mul_ln181_31_fu_13908_p00;

assign mul_ln181_31_fu_13908_p00 = select_ln162_12_reg_16738;

assign mul_ln181_31_fu_13908_p1 = mul_ln181_31_fu_13908_p10;

assign mul_ln181_31_fu_13908_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8185 : 13'd11);

assign mul_ln181_32_fu_13914_p0 = mul_ln181_32_fu_13914_p00;

assign mul_ln181_32_fu_13914_p00 = select_ln162_13_reg_16750;

assign mul_ln181_32_fu_13914_p1 = mul_ln181_32_fu_13914_p10;

assign mul_ln181_32_fu_13914_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8189 : 13'd11);

assign mul_ln181_33_fu_13920_p0 = mul_ln181_33_fu_13920_p00;

assign mul_ln181_33_fu_13920_p00 = select_ln162_14_reg_16761;

assign mul_ln181_33_fu_13920_p1 = mul_ln181_33_fu_13920_p10;

assign mul_ln181_33_fu_13920_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8182 : 13'd13);

assign mul_ln181_34_fu_13973_p0 = zext_ln181_163_reg_17099;

assign mul_ln181_34_fu_13973_p1 = select_ln181_48_fu_13008_p3;

assign mul_ln181_35_fu_11952_p1 = zext_ln181_175_fu_11904_p1;

assign mul_ln181_35_fu_11952_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_35_fu_11952_p1}}));

assign mul_ln181_36_fu_13926_p0 = zext_ln181_188_fu_12137_p1;

assign mul_ln181_36_fu_13926_p1 = mul_ln181_36_fu_13926_p10;

assign mul_ln181_36_fu_13926_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd10 : 13'd8181);

assign mul_ln181_37_fu_13942_p0 = zext_ln181_188_reg_17104;

assign mul_ln181_37_fu_13942_p1 = mul_ln181_37_fu_13942_p10;

assign mul_ln181_37_fu_13942_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8181 : 13'd8183);

assign mul_ln181_38_fu_12147_p1 = zext_ln181_188_fu_12137_p1;

assign mul_ln181_38_fu_12147_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_38_fu_12147_p1}}));

assign mul_ln181_39_fu_13947_p0 = zext_ln181_188_reg_17104;

assign mul_ln181_39_fu_13947_p1 = mul_ln181_39_fu_13947_p10;

assign mul_ln181_39_fu_13947_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8179 : 13'd11);

assign mul_ln181_3_fu_13837_p0 = mul_ln181_3_fu_13837_p00;

assign mul_ln181_3_fu_13837_p00 = select_ln162_1_reg_16062;

assign mul_ln181_3_fu_13837_p1 = mul_ln181_3_fu_13837_p10;

assign mul_ln181_3_fu_13837_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 12'd11 : 12'd10);

assign mul_ln181_40_fu_12786_p1 = zext_ln181_188_reg_17104;

assign mul_ln181_40_fu_12786_p2 = (13'd11 * mul_ln181_40_fu_12786_p1);

assign mul_ln181_4_fu_8109_p1 = mul_ln181_4_fu_8109_p10;

assign mul_ln181_4_fu_8109_p10 = select_ln162_1_reg_16062;

assign mul_ln181_4_fu_8109_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_4_fu_8109_p1}}));

assign mul_ln181_5_fu_8250_p1 = zext_ln181_10_reg_16426;

assign mul_ln181_5_fu_8250_p2 = (13'd11 * mul_ln181_5_fu_8250_p1);

assign mul_ln181_6_fu_13843_p0 = mul_ln181_6_fu_13843_p00;

assign mul_ln181_6_fu_13843_p00 = select_ln162_2_reg_16145;

assign mul_ln181_6_fu_13843_p1 = mul_ln181_6_fu_13843_p10;

assign mul_ln181_6_fu_13843_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8181 : 13'd8177);

assign mul_ln181_7_fu_8255_p1 = zext_ln181_20_reg_16447;

assign mul_ln181_7_fu_8255_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_7_fu_8255_p1}}));

assign mul_ln181_8_fu_13849_p0 = mul_ln181_8_fu_13849_p00;

assign mul_ln181_8_fu_13849_p00 = select_ln162_3_reg_16229;

assign mul_ln181_8_fu_13849_p1 = mul_ln181_8_fu_13849_p10;

assign mul_ln181_8_fu_13849_p10 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 12'd10 : 12'd13);

assign mul_ln181_9_fu_8793_p1 = zext_ln181_46_reg_16689;

assign mul_ln181_9_fu_8793_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_9_fu_8793_p1}}));

assign mul_ln181_fu_8245_p1 = zext_ln181_1_reg_16415;

assign mul_ln181_fu_8245_p2 = (13'd11 * mul_ln181_fu_8245_p1);

assign or_ln1_fu_7968_p3 = {{1'd1}, {tmp_186_reg_15630}};

assign or_ln234_1_fu_8033_p2 = (icmp_ln234_reg_14011_pp0_iter1_reg | ap_phi_reg_pp0_iter1_l2_write_row_offset_s_reg_3301);

assign or_ln234_fu_8021_p2 = (icmp_ln234_reg_14011_pp0_iter1_reg | ap_phi_reg_pp0_iter1_l1_read_row_offset_f_reg_3277);

assign or_ln242_fu_13738_p2 = (icmp_ln242_reg_15897_pp0_iter2_reg | ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4);

assign or_ln39_1_fu_3989_p2 = (icmp_ln39_3_fu_3955_p2 | icmp_ln39_2_reg_14219);

assign or_ln39_2_fu_3994_p2 = (or_ln39_fu_3985_p2 | or_ln39_1_fu_3989_p2);

assign or_ln39_3_fu_4132_p2 = (icmp_ln39_5_reg_14278 | icmp_ln39_4_reg_14255);

assign or_ln39_4_fu_4136_p2 = (icmp_ln39_7_fu_4126_p2 | icmp_ln39_6_fu_4104_p2);

assign or_ln39_5_fu_4142_p2 = (or_ln39_4_fu_4136_p2 | or_ln39_3_fu_4132_p2);

assign or_ln39_6_fu_4148_p2 = (or_ln39_5_fu_4142_p2 | or_ln39_2_reg_14262);

assign or_ln39_fu_3985_p2 = (icmp_ln39_reg_14033 | icmp_ln39_1_reg_14209);

assign or_ln_fu_4461_p3 = {{1'd1}, {tmp_179_reg_13999_pp0_iter1_reg}};

assign out_r_TDATA = {{{{{{{{select_ln195_15_fu_13663_p3}, {select_ln195_14_fu_13655_p3}}, {select_ln195_13_fu_13647_p3}}, {select_ln195_12_reg_17405}}, {select_ln195_11_fu_13639_p3}}, {select_ln195_10_reg_17375}}, {select_ln195_9_fu_13631_p3}}, {select_ln195_8_fu_13623_p3}};

assign out_r_TKEEP = 16'd255;

assign out_r_TLAST = tmp_last_V_reg_15887_pp0_iter2_reg;

assign out_r_TSTRB = 16'd0;

assign select_ln124_1_fu_7279_p3 = ((icmp_ln124_1_fu_7274_p2[0:0] === 1'b1) ? add_ln117_1_reg_15385 : l1_maxes_1);

assign select_ln124_2_fu_7295_p3 = ((icmp_ln124_2_fu_7290_p2[0:0] === 1'b1) ? add_ln117_2_reg_15391 : l1_maxes_2);

assign select_ln124_3_fu_7311_p3 = ((icmp_ln124_3_fu_7306_p2[0:0] === 1'b1) ? add_ln117_3_reg_15397 : l1_maxes_3);

assign select_ln124_fu_7263_p3 = ((icmp_ln124_fu_7258_p2[0:0] === 1'b1) ? add_ln117_reg_15379 : l1_maxes_0);

assign select_ln136_1_fu_7458_p3 = ((icmp_ln136_fu_7424_p2[0:0] === 1'b1) ? select_ln140_fu_7442_p3 : l2_write_row_offset);

assign select_ln136_fu_7450_p3 = ((icmp_ln136_fu_7424_p2[0:0] === 1'b1) ? 16'd1 : add_ln135_fu_7418_p2);

assign select_ln140_fu_7442_p3 = ((icmp_ln140_fu_7436_p2[0:0] === 1'b1) ? 8'd0 : add_ln139_fu_7430_p2);

assign select_ln147_fu_4356_p3 = ((icmp_ln147_fu_4350_p2[0:0] === 1'b1) ? 16'd0 : add_ln146_fu_4344_p2);

assign select_ln151_fu_7483_p3 = ((icmp_ln151_fu_7477_p2[0:0] === 1'b1) ? 8'd0 : add_ln150_fu_7472_p2);

assign select_ln162_10_fu_9753_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_156_fu_9731_p8 : tmp_157_fu_9742_p8);

assign select_ln162_11_fu_8238_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? grp_fu_3471_p8 : grp_fu_3488_p8);

assign select_ln162_12_fu_8355_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_160_fu_8333_p8 : tmp_161_fu_8344_p8);

assign select_ln162_13_fu_8384_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_162_fu_8362_p8 : tmp_163_fu_8373_p8);

assign select_ln162_14_fu_8413_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_164_fu_8391_p8 : tmp_165_fu_8402_p8);

assign select_ln162_15_fu_9862_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_166_fu_9840_p8 : tmp_167_fu_9851_p8);

assign select_ln162_16_fu_9891_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_168_fu_9869_p8 : tmp_169_fu_9880_p8);

assign select_ln162_17_fu_9920_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_170_fu_9898_p8 : tmp_171_fu_9909_p8);

assign select_ln162_1_fu_7795_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_138_fu_7759_p8 : tmp_139_fu_7777_p8);

assign select_ln162_2_fu_7838_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_140_fu_7802_p8 : tmp_141_fu_7820_p8);

assign select_ln162_3_fu_7881_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_142_fu_7845_p8 : tmp_143_fu_7863_p8);

assign select_ln162_4_fu_8169_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_144_fu_8135_p8 : tmp_145_fu_8152_p8);

assign select_ln162_5_fu_8292_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_146_fu_8270_p8 : tmp_147_fu_8281_p8);

assign select_ln162_6_fu_9699_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_148_fu_9677_p8 : tmp_149_fu_9688_p8);

assign select_ln162_7_fu_8176_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_150_reg_16375 : tmp_151_reg_16380);

assign select_ln162_8_fu_9085_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_152_fu_9063_p8 : tmp_153_fu_9074_p8);

assign select_ln162_9_fu_8231_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_154_fu_8209_p8 : tmp_155_fu_8220_p8);

assign select_ln162_fu_8079_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? tmp_136_fu_8057_p8 : tmp_137_fu_8068_p8);

assign select_ln170_fu_7921_p3 = ((tmp_186_reg_15630[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln171_1_fu_7958_p3 = ((icmp_ln171_1_fu_7934_p2[0:0] === 1'b1) ? add_ln171_1_fu_7952_p2 : add_ln173_1_fu_7946_p2);

assign select_ln171_2_fu_8007_p3 = ((icmp_ln171_2_fu_7989_p2[0:0] === 1'b1) ? add_ln171_2_fu_8001_p2 : add_ln173_2_fu_7995_p2);

assign select_ln171_fu_7751_p3 = ((icmp_ln171_fu_7733_p2[0:0] === 1'b1) ? add_ln171_fu_7745_p2 : add_ln173_fu_7739_p2);

assign select_ln181_100_fu_11324_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_66_fu_11201_p2 : sub_ln181_125_fu_11319_p2);

assign select_ln181_101_fu_11351_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_73_fu_11345_p2 : sext_ln181_118_fu_11341_p1);

assign select_ln181_103_fu_11376_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_145_fu_11362_p1 : shl_ln181_43_fu_11365_p3);

assign select_ln181_104_fu_11405_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_126_fu_11400_p2 : sub_ln181_75_fu_11394_p2);

assign select_ln181_105_fu_13062_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_77_fu_13056_p2 : zext_ln181_144_fu_13032_p1);

assign select_ln181_106_fu_11433_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd0 : sub_ln181_78_fu_11427_p2);

assign select_ln181_107_fu_11450_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_79_fu_11444_p2 : zext_ln181_143_reg_16888);

assign select_ln181_108_fu_9824_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_80_fu_9818_p2 : zext_ln181_152_fu_9814_p1);

assign select_ln181_109_fu_11463_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? shl_ln181_43_fu_11365_p3 : zext_ln181_145_fu_11362_p1);

assign select_ln181_10_fu_8526_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_14_fu_8433_p1 : sext_ln181_12_fu_8522_p1);

assign select_ln181_110_fu_11505_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_159_fu_11495_p1 : sub_ln181_82_fu_11499_p2);

assign select_ln181_111_fu_11553_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_127_fu_11548_p2 : zext_ln181_161_fu_11533_p1);

assign select_ln181_112_fu_11589_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_85_fu_11584_p2 : sext_ln181_130_fu_11570_p1);

assign select_ln181_113_fu_11606_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_86_fu_11600_p2 : zext_ln181_157_fu_11487_p1);

assign select_ln181_114_fu_11627_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_83_fu_11564_p2 : sext_ln181_134_fu_11623_p1);

assign select_ln181_115_fu_11644_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_154_fu_11474_p1 : sub_ln181_88_fu_11638_p2);

assign select_ln181_116_fu_11661_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_85_fu_11584_p2 : sub_ln181_89_fu_11655_p2);

assign select_ln181_118_fu_11740_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_91_fu_11734_p2 : sext_ln181_139_fu_11704_p1);

assign select_ln181_119_fu_11766_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 9'd0 : shl_ln181_52_fu_11751_p3);

assign select_ln181_11_fu_8548_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_18_fu_8544_p1 : mul_ln181_4_reg_16441);

assign select_ln181_120_fu_11797_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_174_fu_11793_p1 : sext_ln181_141_fu_11783_p1);

assign select_ln181_121_fu_11814_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_174_fu_11793_p1 : sub_ln181_128_fu_11808_p2);

assign select_ln181_122_fu_11839_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_128_fu_11808_p2 : sext_ln181_146_fu_11835_p1);

assign select_ln181_123_fu_11866_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_95_fu_11860_p2 : sext_ln181_148_fu_11856_p1);

assign select_ln181_124_fu_11893_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_150_fu_11889_p1 : sub_ln181_96_fu_11877_p2);

assign select_ln181_125_fu_11931_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? st_fu_11913_p3 : zext_ln181_178_fu_11927_p1);

assign select_ln181_126_fu_11972_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_153_fu_11968_p1 : mul_ln181_35_fu_11952_p2);

assign select_ln181_127_fu_12008_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_155_fu_12004_p1 : zext_ln181_181_fu_11990_p1);

assign select_ln181_128_fu_12056_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_103_fu_12050_p2 : sub_ln181_102_fu_12025_p2);

assign select_ln181_129_fu_12067_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_99_fu_11962_p2 : zext_ln181_182_fu_11994_p1);

assign select_ln181_12_fu_8558_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? mul_ln181_5_reg_16679 : sext_ln181_8_fu_8443_p1);

assign select_ln181_130_fu_12074_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_103_fu_12050_p2 : zext_ln181_175_fu_11904_p1);

assign select_ln181_131_fu_12105_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_186_fu_12101_p1 : sext_ln181_159_fu_12091_p1);

assign select_ln181_132_fu_12126_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_187_fu_12122_p1 : sub_ln181_102_fu_12025_p2);

assign select_ln181_135_fu_12178_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_164_fu_12174_p1 : mul_ln181_38_fu_12147_p2);

assign select_ln181_137_fu_12212_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_129_fu_12206_p2 : sub_ln181_106_fu_12200_p2);

assign select_ln181_138_fu_12223_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_189_fu_12160_p1 : sub_ln181_129_fu_12206_p2);

assign select_ln181_139_fu_12812_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_170_fu_12808_p1 : mul_ln181_40_fu_12786_p2);

assign select_ln181_13_fu_8564_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? mul_ln181_4_reg_16441 : zext_ln181_15_fu_8454_p1);

assign select_ln181_14_fu_8574_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? shl_ln181_5_fu_8447_p3 : 9'd0);

assign select_ln181_15_fu_10176_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_18_fu_10172_p1 : sub_ln181_9_fu_10149_p2);

assign select_ln181_16_fu_10200_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 11'd0 : sub_ln181_110_fu_10194_p2);

assign select_ln181_17_fu_10231_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_20_fu_10227_p1 : zext_ln181_29_fu_10217_p1);

assign select_ln181_19_fu_10252_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_30_fu_10248_p1 : sub_ln181_12_fu_10242_p2);

assign select_ln181_1_fu_10016_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_1_fu_10012_p1 : mul_ln181_reg_16674);

assign select_ln181_20_fu_10268_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_18_fu_10172_p1 : sub_ln181_111_fu_10263_p2);

assign select_ln181_21_fu_10289_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_10_fu_10166_p2 : sext_ln181_25_fu_10285_p1);

assign select_ln181_22_fu_13242_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? mul_ln181_7_reg_16684 : 13'd0);

assign select_ln181_24_fu_8676_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_17_fu_8666_p2 : sub_ln181_16_fu_8631_p2);

assign select_ln181_25_fu_8704_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_30_fu_8672_p1 : sub_ln181_18_fu_8698_p2);

assign select_ln181_26_fu_8721_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_19_fu_8715_p2 : zext_ln181_34_fu_8600_p1);

assign select_ln181_27_fu_8738_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_20_fu_8732_p2 : sext_ln181_30_fu_8672_p1);

assign select_ln181_28_fu_8765_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_43_fu_8761_p1 : sub_ln181_112_fu_8749_p2);

assign select_ln181_29_fu_8782_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_113_fu_8776_p2 : zext_ln181_39_fu_8654_p1);

assign select_ln181_2_fu_10043_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_6_fu_10029_p1 : sub_ln181_1_fu_10033_p2);

assign select_ln181_30_fu_9667_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? add_ln181_3_fu_9663_p2 : zext_ln181_38_reg_16781);

assign select_ln181_31_fu_10328_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_48_fu_10324_p1 : mul_ln181_9_reg_16787);

assign select_ln181_32_fu_10363_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_21_fu_10353_p2 : zext_ln181_50_fu_10349_p1);

assign select_ln181_33_fu_10384_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_38_fu_10359_p1 : zext_ln181_51_fu_10380_p1);

assign select_ln181_34_fu_10413_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_52_fu_10402_p1 : tmp_188_fu_10406_p3);

assign select_ln181_37_fu_10448_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_23_fu_10442_p2 : zext_ln181_51_fu_10380_p1);

assign select_ln181_38_fu_10459_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? add_ln181_5_fu_10374_p2 : 12'd0);

assign select_ln181_39_fu_10479_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? shl_ln181_15_reg_16800 : zext_ln181_57_fu_10470_p1);

assign select_ln181_3_fu_10064_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_fu_10006_p2 : zext_ln181_5_fu_10002_p1);

assign select_ln181_40_fu_8853_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_45_fu_8849_p1 : sub_ln181_115_fu_8826_p2);

assign select_ln181_41_fu_10514_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_26_fu_10508_p2 : sub_ln181_25_fu_10503_p2);

assign select_ln181_42_fu_8880_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? mul_ln181_12_fu_8874_p2 : sext_ln181_48_fu_8870_p1);

assign select_ln181_43_fu_10540_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_50_fu_10536_p1 : sub_ln181_28_fu_10525_p2);

assign select_ln181_44_fu_10562_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_116_fu_10557_p2 : sub_ln181_30_fu_10551_p2);

assign select_ln181_45_fu_10593_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_33_fu_10588_p2 : sub_ln181_31_fu_10573_p2);

assign select_ln181_47_fu_10666_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_56_fu_10662_p1 : sub_ln181_34_fu_10639_p2);

assign select_ln181_48_fu_13008_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign select_ln181_49_fu_10683_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_73_fu_10652_p1 : sub_ln181_35_fu_10677_p2);

assign select_ln181_4_fu_10092_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_2_fu_10039_p1 : sub_ln181_3_fu_10086_p2);

assign select_ln181_50_fu_10694_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 9'd0 : sub_ln181_36_reg_16962);

assign select_ln181_51_fu_10720_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_38_fu_10714_p2 : sext_ln181_61_fu_10710_p1);

assign select_ln181_52_fu_10752_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_75_fu_10748_p1 : sub_ln181_34_fu_10639_p2);

assign select_ln181_53_fu_10769_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_71_fu_10631_p1 : sub_ln181_39_fu_10763_p2);

assign select_ln181_54_fu_10784_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? shl_ln181_18_fu_10613_p3 : zext_ln181_76_fu_10780_p1);

assign select_ln181_55_fu_8961_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_119_fu_8956_p2 : sext_ln181_65_fu_8941_p1);

assign select_ln181_56_fu_8974_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_80_fu_8891_p1 : sub_ln181_41_fu_8968_p2);

assign select_ln181_58_fu_9001_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? add_ln181_7_fu_8995_p2 : zext_ln181_85_fu_8923_p1);

assign select_ln181_59_fu_9012_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_82_fu_8904_p1 : mul_ln181_16_reg_16643);

assign select_ln181_5_fu_10103_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_5_fu_10002_p1 : shl_ln181_1_fu_10022_p3);

assign select_ln181_61_fu_9035_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_119_fu_8956_p2 : sext_ln181_69_fu_9031_p1);

assign select_ln181_62_fu_9052_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_69_fu_9031_p1 : sub_ln181_43_fu_9046_p2);

assign select_ln181_63_fu_10834_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_72_fu_10830_p1 : zext_ln181_96_fu_10820_p1);

assign select_ln181_64_fu_10860_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_46_fu_10855_p2 : zext_ln181_96_fu_10820_p1);

assign select_ln181_65_fu_10913_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_76_fu_10909_p1 : sub_ln181_47_fu_10897_p2);

assign select_ln181_66_fu_10924_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_92_reg_16833 : mul_ln181_18_reg_16840);

assign select_ln181_67_fu_10960_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_50_fu_10954_p2 : sext_ln181_78_fu_10950_p1);

assign select_ln181_68_fu_13258_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_47_reg_17079 : sext_ln181_72_reg_17074);

assign select_ln181_69_fu_10976_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_48_fu_10903_p2 : sub_ln181_120_fu_10971_p2);

assign select_ln181_70_fu_9148_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_107_fu_9144_p1 : sub_ln181_51_fu_9127_p2);

assign select_ln181_71_fu_9190_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_52_fu_9184_p2 : sext_ln181_83_fu_9165_p1);

assign select_ln181_72_fu_9211_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_53_fu_9201_p2 : 12'd0);

assign select_ln181_73_fu_9238_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_87_fu_9234_p1 : sub_ln181_54_fu_9222_p2);

assign select_ln181_76_fu_9254_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_56_fu_9248_p2 : sext_ln181_85_fu_9207_p1);

assign select_ln181_78_fu_11042_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_57_fu_11036_p2 : zext_ln181_114_fu_11006_p1);

assign select_ln181_79_fu_11068_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_93_fu_11064_p1 : sub_ln181_58_fu_11053_p2);

assign select_ln181_80_fu_11085_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_123_fu_11079_p2 : zext_ln181_116_fu_11028_p1);

assign select_ln181_81_fu_11101_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_59_fu_11096_p2 : zext_ln181_111_reg_16987);

assign select_ln181_82_fu_11111_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? mul_ln181_23_reg_16997 : zext_ln181_111_reg_16987);

assign select_ln181_84_fu_11131_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_119_fu_11127_p1 : mul_ln181_25_reg_17002);

assign select_ln181_87_fu_9293_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_60_fu_9288_p2 : 13'd0);

assign select_ln181_88_fu_9357_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_62_fu_9351_p2 : sext_ln181_103_fu_9347_p1);

assign select_ln181_89_fu_9385_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_124_fu_9271_p1 : sub_ln181_124_fu_9379_p2);

assign select_ln181_8_fu_8473_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_9_fu_8469_p1 : sub_ln181_5_fu_8458_p2);

assign select_ln181_90_fu_9402_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_129_fu_9398_p1 : sub_ln181_60_fu_9288_p2);

assign select_ln181_92_fu_9443_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_64_fu_9437_p2 : sub_ln181_63_fu_9420_p2);

assign select_ln181_94_fu_11155_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_135_reg_16875 : mul_ln181_30_fu_11150_p2);

assign select_ln181_95_fu_11217_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sext_ln181_110_fu_11213_p1 : sub_ln181_66_fu_11201_p2);

assign select_ln181_96_fu_11260_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_141_fu_11256_p1 : sext_ln181_112_fu_11245_p1);

assign select_ln181_97_fu_11282_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_66_fu_11201_p2 : zext_ln181_142_fu_11278_p1);

assign select_ln181_98_fu_11309_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? sub_ln181_71_fu_11303_p2 : sext_ln181_115_fu_11299_p1);

assign select_ln181_9_fu_8495_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? zext_ln181_14_fu_8433_p1 : shl_ln181_6_fu_8484_p3);

assign select_ln181_fu_9981_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 13'd0 : mul_ln181_1_reg_16421);

assign select_ln195_10_fu_13223_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? select_ln199_2_fu_13202_p3 : l2_maxes_2);

assign select_ln195_11_fu_13639_p3 = ((trunc_ln160_1_reg_15447_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_3_fu_13580_p3 : l2_maxes_3);

assign select_ln195_12_fu_13477_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? select_ln199_4_fu_13442_p3 : l2_maxes_4);

assign select_ln195_13_fu_13647_p3 = ((trunc_ln160_1_reg_15447_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_5_fu_13592_p3 : l2_maxes_5);

assign select_ln195_14_fu_13655_p3 = ((trunc_ln160_1_reg_15447_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_6_fu_13604_p3 : l2_maxes_6);

assign select_ln195_15_fu_13663_p3 = ((trunc_ln160_1_reg_15447_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_7_fu_13616_p3 : l2_maxes_7);

assign select_ln195_1_fu_13449_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 16'd0 : add_ln191_3_fu_13298_p2);

assign select_ln195_2_fu_12969_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 16'd0 : add_ln191_5_fu_12920_p2);

assign select_ln195_3_fu_13456_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 16'd0 : add_ln191_7_fu_13334_p2);

assign select_ln195_4_fu_13216_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 16'd0 : add_ln191_9_fu_13162_p2);

assign select_ln195_5_fu_13463_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 16'd0 : add_ln191_11_fu_13372_p2);

assign select_ln195_6_fu_12976_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 16'd0 : add_ln191_13_fu_12955_p2);

assign select_ln195_7_fu_13470_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 16'd0 : add_ln191_15_fu_13428_p2);

assign select_ln195_8_fu_13623_p3 = ((trunc_ln160_1_reg_15447_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_fu_13556_p3 : l2_maxes_0);

assign select_ln195_9_fu_13631_p3 = ((trunc_ln160_1_reg_15447_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_1_fu_13568_p3 : l2_maxes_1);

assign select_ln195_fu_13209_p3 = ((trunc_ln160_1_reg_15447[0:0] === 1'b1) ? 16'd0 : add_ln191_1_fu_13091_p2);

assign select_ln199_1_fu_13568_p3 = ((icmp_ln199_1_fu_13563_p2[0:0] === 1'b1) ? add_ln191_3_reg_17381 : l2_maxes_1);

assign select_ln199_2_fu_13202_p3 = ((icmp_ln199_2_fu_13197_p2[0:0] === 1'b1) ? add_ln191_5_reg_17296 : l2_maxes_2);

assign select_ln199_3_fu_13580_p3 = ((icmp_ln199_3_fu_13575_p2[0:0] === 1'b1) ? add_ln191_7_reg_17387 : l2_maxes_3);

assign select_ln199_4_fu_13442_p3 = ((icmp_ln199_4_fu_13437_p2[0:0] === 1'b1) ? add_ln191_9_reg_17359 : l2_maxes_4);

assign select_ln199_5_fu_13592_p3 = ((icmp_ln199_5_fu_13587_p2[0:0] === 1'b1) ? add_ln191_11_reg_17393 : l2_maxes_5);

assign select_ln199_6_fu_13604_p3 = ((icmp_ln199_6_fu_13599_p2[0:0] === 1'b1) ? add_ln191_13_reg_17307 : l2_maxes_6);

assign select_ln199_7_fu_13616_p3 = ((icmp_ln199_7_fu_13611_p2[0:0] === 1'b1) ? add_ln191_15_reg_17399 : l2_maxes_7);

assign select_ln199_fu_13556_p3 = ((icmp_ln199_fu_13551_p2[0:0] === 1'b1) ? add_ln191_1_reg_17343 : l2_maxes_0);

assign select_ln221_fu_7673_p3 = ((icmp_ln221_fu_7667_p2[0:0] === 1'b1) ? 16'd0 : add_ln220_fu_7661_p2);

assign select_ln225_fu_13519_p3 = ((icmp_ln225_fu_13513_p2[0:0] === 1'b1) ? 8'd0 : add_ln224_fu_13508_p2);

assign select_ln234_1_fu_8026_p3 = ((icmp_ln234_reg_14011_pp0_iter1_reg[0:0] === 1'b1) ? 8'd2 : ap_phi_reg_pp0_iter1_l1_read_row_offset_n_reg_3289);

assign select_ln234_2_fu_8038_p3 = ((icmp_ln234_reg_14011_pp0_iter1_reg[0:0] === 1'b1) ? add_ln238_fu_8015_p2 : ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313);

assign select_ln234_fu_3622_p3 = ((icmp_ln234_fu_3616_p2[0:0] === 1'b1) ? 32'd1024 : add_ln233_fu_3610_p2);

assign select_ln242_1_fu_13743_p3 = ((icmp_ln242_reg_15897_pp0_iter2_reg[0:0] === 1'b1) ? 8'd2 : ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4);

assign select_ln242_fu_7699_p3 = ((icmp_ln242_fu_7693_p2[0:0] === 1'b1) ? 32'd2048 : add_ln241_fu_7687_p2);

assign select_ln39_10_fu_4193_p3 = ((icmp_ln39_5_reg_14278[0:0] === 1'b1) ? add_ln42_5_fu_4188_p2 : select_ln39_8_reg_14294);

assign select_ln39_11_fu_4054_p3 = ((icmp_ln39_5_fu_4048_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_5_fu_4042_p2);

assign select_ln39_12_fu_4225_p3 = ((icmp_ln39_6_reg_14301[0:0] === 1'b1) ? add_ln42_6_fu_4220_p2 : select_ln39_10_reg_14320);

assign select_ln39_13_fu_4109_p3 = ((icmp_ln39_6_fu_4104_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_6_reg_14288);

assign select_ln39_14_fu_4237_p3 = ((icmp_ln39_7_reg_14310[0:0] === 1'b1) ? add_ln42_7_fu_4231_p2 : select_ln39_12_fu_4225_p3);

assign select_ln39_15_fu_4153_p3 = ((icmp_ln39_7_fu_4126_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_7_fu_4120_p2);

assign select_ln39_1_fu_3737_p3 = ((icmp_ln39_fu_3731_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_fu_3725_p2);

assign select_ln39_2_fu_3909_p3 = ((icmp_ln39_1_reg_14209[0:0] === 1'b1) ? add_ln42_1_fu_3904_p2 : select_ln39_reg_14203);

assign select_ln39_3_fu_3869_p3 = ((icmp_ln39_1_fu_3864_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_1_reg_14065);

assign select_ln39_4_fu_3943_p3 = ((icmp_ln39_2_reg_14219[0:0] === 1'b1) ? add_ln42_2_fu_3937_p2 : select_ln39_2_fu_3909_p3);

assign select_ln39_5_fu_3892_p3 = ((icmp_ln39_2_fu_3886_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_2_fu_3880_p2);

assign select_ln39_6_fu_4026_p3 = ((icmp_ln39_3_reg_14241[0:0] === 1'b1) ? add_ln42_3_fu_4021_p2 : select_ln39_4_reg_14234);

assign select_ln39_7_fu_3961_p3 = ((icmp_ln39_3_fu_3955_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_3_fu_3950_p2);

assign select_ln39_8_fu_4098_p3 = ((icmp_ln39_4_reg_14255[0:0] === 1'b1) ? add_ln42_4_fu_4093_p2 : select_ln39_6_reg_14267);

assign select_ln39_9_fu_4032_p3 = ((icmp_ln39_4_reg_14255[0:0] === 1'b1) ? 8'd0 : add_ln38_4_reg_14250);

assign select_ln39_fu_3836_p3 = ((icmp_ln39_reg_14033[0:0] === 1'b1) ? add_ln42_fu_3831_p2 : l1_write_col_offset_s_reg_14019);

assign select_ln58_fu_3651_p3 = ((icmp_ln58_fu_3645_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_3466_p2);

assign select_ln75_fu_4416_p3 = ((tmp_179_reg_13999_pp0_iter1_reg[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln76_1_fu_4453_p3 = ((icmp_ln76_1_fu_4429_p2[0:0] === 1'b1) ? add_ln76_1_fu_4447_p2 : add_ln78_1_fu_4441_p2);

assign select_ln76_2_fu_4500_p3 = ((icmp_ln76_2_fu_4482_p2[0:0] === 1'b1) ? add_ln76_2_fu_4494_p2 : add_ln78_2_fu_4488_p2);

assign select_ln76_fu_4408_p3 = ((icmp_ln76_fu_4390_p2[0:0] === 1'b1) ? add_ln76_fu_4402_p2 : add_ln78_fu_4396_p2);

assign sext_ln117_10_fu_7059_p1 = $signed(add_ln117_21_reg_15299);

assign sext_ln117_11_fu_7073_p1 = $signed(add_ln117_23_fu_7067_p2);

assign sext_ln117_12_fu_7193_p1 = $signed(add_ln117_24_reg_15349);

assign sext_ln117_13_fu_7202_p1 = $signed(add_ln117_25_reg_15354);

assign sext_ln117_14_fu_7205_p1 = $signed(add_ln117_27_reg_15359);

assign sext_ln117_15_fu_7214_p1 = $signed(add_ln117_28_fu_7208_p2);

assign sext_ln117_16_fu_7218_p1 = $signed(add_ln117_29_reg_15304);

assign sext_ln117_17_fu_7110_p1 = $signed(add_ln117_33_fu_7104_p2);

assign sext_ln117_18_fu_7232_p1 = $signed(add_ln117_34_reg_15369);

assign sext_ln117_19_fu_7235_p1 = $signed(add_ln117_35_reg_15374);

assign sext_ln117_1_fu_7003_p1 = $signed(add_ln117_9_fu_6997_p2);

assign sext_ln117_2_fu_7153_p1 = $signed(add_ln117_10_reg_15329);

assign sext_ln117_3_fu_7161_p1 = $signed(add_ln117_13_fu_7156_p2);

assign sext_ln117_4_fu_7171_p1 = $signed(add_ln117_14_reg_15339);

assign sext_ln117_5_fu_7180_p1 = $signed(add_ln117_15_fu_7174_p2);

assign sext_ln117_6_fu_7030_p1 = $signed(add_ln117_16_fu_7024_p2);

assign sext_ln117_7_fu_7184_p1 = $signed(add_ln117_17_reg_15344);

assign sext_ln117_8_fu_7045_p1 = $signed(add_ln117_19_fu_7040_p2);

assign sext_ln117_9_fu_7055_p1 = $signed(add_ln117_20_fu_7049_p2);

assign sext_ln117_fu_7145_p1 = $signed(add_ln117_7_reg_15324);

assign sext_ln181_100_fu_9776_p1 = $signed(add_ln181_11_reg_16850);

assign sext_ln181_101_fu_9779_p1 = $signed(add_ln181_12_reg_16855);

assign sext_ln181_102_fu_9343_p1 = sub_ln181_61_fu_9337_p2;

assign sext_ln181_103_fu_9347_p1 = sub_ln181_61_fu_9337_p2;

assign sext_ln181_104_fu_9364_p1 = $signed(select_ln181_88_fu_9357_p3);

assign sext_ln181_105_fu_9794_p1 = $signed(select_ln181_89_reg_16860);

assign sext_ln181_106_fu_9409_p1 = $signed(select_ln181_90_fu_9402_p3);

assign sext_ln181_107_fu_9450_p1 = $signed(select_ln181_92_fu_9443_p3);

assign sext_ln181_108_fu_9800_p1 = mul_ln181_29_reg_16870;

assign sext_ln181_109_fu_11178_p1 = $signed(sub_ln181_65_fu_11172_p2);

assign sext_ln181_10_fu_8480_p1 = $signed(select_ln181_8_fu_8473_p3);

assign sext_ln181_110_fu_11213_p1 = $signed(sub_ln181_67_fu_11207_p2);

assign sext_ln181_111_fu_11224_p1 = $signed(select_ln181_95_fu_11217_p3);

assign sext_ln181_112_fu_11245_p1 = $signed(sub_ln181_68_fu_11239_p2);

assign sext_ln181_113_fu_12763_p1 = $signed(sub_ln181_69_reg_17084);

assign sext_ln181_114_fu_11289_p1 = $signed(select_ln181_97_fu_11282_p3);

assign sext_ln181_115_fu_11299_p1 = $signed(sub_ln181_70_fu_11293_p2);

assign sext_ln181_116_fu_11316_p1 = mul_ln181_31_reg_16883;

assign sext_ln181_117_fu_11331_p1 = $signed(select_ln181_100_fu_11324_p3);

assign sext_ln181_118_fu_11341_p1 = $signed(sub_ln181_72_fu_11335_p2);

assign sext_ln181_119_fu_11358_p1 = $signed(select_ln181_101_fu_11351_p3);

assign sext_ln181_11_fu_8512_p1 = $signed(sub_ln181_6_fu_8506_p2);

assign sext_ln181_120_fu_12766_p1 = mul_ln181_32_reg_16895;

assign sext_ln181_121_fu_11412_p1 = $signed(select_ln181_104_fu_11405_p3);

assign sext_ln181_122_fu_13052_p1 = $signed(sub_ln181_76_fu_13046_p2);

assign sext_ln181_123_fu_13069_p1 = $signed(select_ln181_105_fu_13062_p3);

assign sext_ln181_124_fu_11440_p1 = $signed(select_ln181_106_fu_11433_p3);

assign sext_ln181_125_fu_11456_p1 = $signed(select_ln181_107_fu_11450_p3);

assign sext_ln181_126_fu_9831_p1 = $signed(select_ln181_108_fu_9824_p3);

assign sext_ln181_127_fu_11460_p1 = $signed(sub_ln181_81_reg_17012);

assign sext_ln181_128_fu_11512_p1 = $signed(select_ln181_110_fu_11505_p3);

assign sext_ln181_129_fu_11560_p1 = $signed(select_ln181_111_fu_11553_p3);

assign sext_ln181_12_fu_8522_p1 = $signed(sub_ln181_7_fu_8516_p2);

assign sext_ln181_130_fu_11570_p1 = sub_ln181_83_fu_11564_p2;

assign sext_ln181_131_fu_11580_p1 = $signed(sub_ln181_84_fu_11574_p2);

assign sext_ln181_132_fu_11596_p1 = $signed(select_ln181_112_fu_11589_p3);

assign sext_ln181_133_fu_11613_p1 = $signed(select_ln181_113_fu_11606_p3);

assign sext_ln181_134_fu_11623_p1 = $signed(sub_ln181_87_fu_11617_p2);

assign sext_ln181_135_fu_11634_p1 = $signed(select_ln181_114_fu_11627_p3);

assign sext_ln181_136_fu_11651_p1 = $signed(select_ln181_115_fu_11644_p3);

assign sext_ln181_137_fu_11668_p1 = $signed(select_ln181_116_fu_11661_p3);

assign sext_ln181_138_fu_11672_p1 = mul_ln181_33_reg_16906;

assign sext_ln181_139_fu_11704_p1 = $signed(sub_ln181_90_fu_11698_p2);

assign sext_ln181_13_fu_8533_p1 = $signed(select_ln181_10_fu_8526_p3);

assign sext_ln181_140_fu_11747_p1 = $signed(select_ln181_118_fu_11740_p3);

assign sext_ln181_141_fu_11783_p1 = $signed(sub_ln181_92_fu_11777_p2);

assign sext_ln181_142_fu_11804_p1 = $signed(select_ln181_120_fu_11797_p3);

assign sext_ln181_143_fu_13273_p1 = mul_ln181_34_reg_17338;

assign sext_ln181_144_fu_11821_p1 = $signed(select_ln181_121_fu_11814_p3);

assign sext_ln181_145_fu_11831_p1 = sub_ln181_93_fu_11825_p2;

assign sext_ln181_146_fu_11835_p1 = sub_ln181_93_fu_11825_p2;

assign sext_ln181_147_fu_11846_p1 = $signed(select_ln181_122_fu_11839_p3);

assign sext_ln181_148_fu_11856_p1 = $signed(sub_ln181_94_fu_11850_p2);

assign sext_ln181_149_fu_11873_p1 = $signed(select_ln181_123_fu_11866_p3);

assign sext_ln181_14_fu_8554_p1 = $signed(select_ln181_11_fu_8548_p3);

assign sext_ln181_150_fu_11889_p1 = $signed(sub_ln181_97_fu_11883_p2);

assign sext_ln181_151_fu_11900_p1 = $signed(select_ln181_124_fu_11893_p3);

assign sext_ln181_152_fu_11948_p1 = $signed(sub_ln181_98_fu_11942_p2);

assign sext_ln181_153_fu_11968_p1 = sub_ln181_99_fu_11962_p2;

assign sext_ln181_154_fu_11979_p1 = $signed(select_ln181_126_fu_11972_p3);

assign sext_ln181_155_fu_12004_p1 = $signed(sub_ln181_100_fu_11998_p2);

assign sext_ln181_156_fu_12021_p1 = $signed(sub_ln181_101_fu_12015_p2);

assign sext_ln181_157_fu_12063_p1 = $signed(select_ln181_128_fu_12056_p3);

assign sext_ln181_158_fu_12081_p1 = $signed(select_ln181_130_fu_12074_p3);

assign sext_ln181_159_fu_12091_p1 = $signed(sub_ln181_104_fu_12085_p2);

assign sext_ln181_15_fu_9657_p1 = $signed(select_ln181_12_reg_16771);

assign sext_ln181_160_fu_12112_p1 = $signed(select_ln181_131_fu_12105_p3);

assign sext_ln181_161_fu_12133_p1 = $signed(select_ln181_132_fu_12126_p3);

assign sext_ln181_162_fu_12769_p1 = mul_ln181_36_reg_17111;

assign sext_ln181_163_fu_13073_p1 = mul_ln181_37_reg_17276;

assign sext_ln181_164_fu_12174_p1 = $signed(sub_ln181_105_fu_12168_p2);

assign sext_ln181_165_fu_12185_p1 = $signed(select_ln181_135_fu_12178_p3);

assign sext_ln181_166_fu_13076_p1 = mul_ln181_39_reg_17281;

assign sext_ln181_167_fu_12219_p1 = $signed(select_ln181_137_fu_12212_p3);

assign sext_ln181_168_fu_12230_p1 = $signed(select_ln181_138_fu_12223_p3);

assign sext_ln181_169_fu_12251_p1 = $signed(sub_ln181_107_fu_12245_p2);

assign sext_ln181_16_fu_8570_p1 = $signed(select_ln181_13_fu_8564_p3);

assign sext_ln181_170_fu_12808_p1 = $signed(sub_ln181_108_fu_12802_p2);

assign sext_ln181_171_fu_12819_p1 = $signed(select_ln181_139_fu_12812_p3);

assign sext_ln181_17_fu_9660_p1 = $signed(sub_ln181_8_reg_16776);

assign sext_ln181_18_fu_10172_p1 = sub_ln181_10_fu_10166_p2;

assign sext_ln181_19_fu_10207_p1 = $signed(select_ln181_16_fu_10200_p3);

assign sext_ln181_1_fu_10012_p1 = sub_ln181_fu_10006_p2;

assign sext_ln181_20_fu_10227_p1 = $signed(sub_ln181_11_fu_10221_p2);

assign sext_ln181_21_fu_10238_p1 = $signed(select_ln181_17_fu_10231_p3);

assign sext_ln181_22_fu_8591_p1 = mul_ln181_6_reg_16453;

assign sext_ln181_23_fu_10259_p1 = $signed(select_ln181_19_fu_10252_p3);

assign sext_ln181_24_fu_10275_p1 = $signed(select_ln181_20_fu_10268_p3);

assign sext_ln181_25_fu_10285_p1 = $signed(sub_ln181_13_fu_10279_p2);

assign sext_ln181_26_fu_10296_p1 = $signed(select_ln181_21_fu_10289_p3);

assign sext_ln181_27_fu_10306_p1 = $signed(sub_ln181_14_fu_10300_p2);

assign sext_ln181_28_fu_13248_p1 = $signed(select_ln181_22_fu_13242_p3);

assign sext_ln181_29_fu_8627_p1 = $signed(sub_ln181_15_fu_8621_p2);

assign sext_ln181_2_fu_10039_p1 = sub_ln181_1_fu_10033_p2;

assign sext_ln181_30_fu_8672_p1 = sub_ln181_17_fu_8666_p2;

assign sext_ln181_31_fu_8683_p1 = $signed(select_ln181_24_fu_8676_p3);

assign sext_ln181_32_fu_8711_p1 = $signed(select_ln181_25_fu_8704_p3);

assign sext_ln181_33_fu_8728_p1 = $signed(select_ln181_26_fu_8721_p3);

assign sext_ln181_34_fu_8745_p1 = $signed(select_ln181_27_fu_8738_p3);

assign sext_ln181_35_fu_8772_p1 = $signed(select_ln181_28_fu_8765_p3);

assign sext_ln181_36_fu_8789_p1 = $signed(select_ln181_29_fu_8782_p3);

assign sext_ln181_37_fu_10334_p1 = $signed(select_ln181_31_fu_10328_p3);

assign sext_ln181_38_fu_10359_p1 = sub_ln181_21_fu_10353_p2;

assign sext_ln181_39_fu_10370_p1 = $signed(select_ln181_32_fu_10363_p3);

assign sext_ln181_3_fu_10050_p1 = $signed(select_ln181_2_fu_10043_p3);

assign sext_ln181_40_fu_10391_p1 = $signed(select_ln181_33_fu_10384_p3);

assign sext_ln181_41_fu_12998_p1 = mul_ln181_10_reg_17271;

assign sext_ln181_42_fu_10429_p1 = mul_ln181_11_reg_16696;

assign sext_ln181_43_fu_10438_p1 = $signed(sub_ln181_22_fu_10432_p2);

assign sext_ln181_44_fu_10455_p1 = $signed(select_ln181_37_fu_10448_p3);

assign sext_ln181_45_fu_8849_p1 = $signed(sub_ln181_24_fu_8843_p2);

assign sext_ln181_46_fu_8860_p1 = $signed(select_ln181_40_fu_8853_p3);

assign sext_ln181_47_fu_10521_p1 = $signed(select_ln181_41_fu_10514_p3);

assign sext_ln181_48_fu_8870_p1 = $signed(sub_ln181_27_fu_8864_p2);

assign sext_ln181_49_fu_8887_p1 = $signed(select_ln181_42_fu_8880_p3);

assign sext_ln181_4_fu_10060_p1 = $signed(sub_ln181_2_fu_10054_p2);

assign sext_ln181_50_fu_10536_p1 = $signed(sub_ln181_29_fu_10531_p2);

assign sext_ln181_51_fu_10547_p1 = $signed(select_ln181_43_fu_10540_p3);

assign sext_ln181_52_fu_10569_p1 = $signed(select_ln181_44_fu_10562_p3);

assign sext_ln181_53_fu_10584_p1 = $signed(sub_ln181_32_fu_10579_p2);

assign sext_ln181_54_fu_10600_p1 = $signed(select_ln181_45_fu_10593_p3);

assign sext_ln181_55_fu_13252_p1 = mul_ln181_13_reg_17318;

assign sext_ln181_56_fu_10662_p1 = $signed(sub_ln181_117_fu_10656_p2);

assign sext_ln181_57_fu_10673_p1 = $signed(select_ln181_47_fu_10666_p3);

assign sext_ln181_58_fu_13255_p1 = mul_ln181_14_reg_17323;

assign sext_ln181_59_fu_10690_p1 = $signed(select_ln181_49_fu_10683_p3);

assign sext_ln181_5_fu_10071_p1 = $signed(select_ln181_3_fu_10064_p3);

assign sext_ln181_60_fu_10700_p1 = $signed(select_ln181_50_fu_10694_p3);

assign sext_ln181_61_fu_10710_p1 = $signed(sub_ln181_37_fu_10704_p2);

assign sext_ln181_62_fu_10727_p1 = $signed(select_ln181_51_fu_10720_p3);

assign sext_ln181_63_fu_10759_p1 = $signed(select_ln181_52_fu_10752_p3);

assign sext_ln181_64_fu_10776_p1 = $signed(select_ln181_53_fu_10769_p3);

assign sext_ln181_65_fu_8941_p1 = $signed(sub_ln181_40_fu_8935_p2);

assign sext_ln181_66_fu_9716_p1 = $signed(select_ln181_56_reg_16818);

assign sext_ln181_67_fu_8981_p1 = mul_ln181_15_reg_16638;

assign sext_ln181_68_fu_9018_p1 = $signed(select_ln181_59_fu_9012_p3);

assign sext_ln181_69_fu_9031_p1 = $signed(sub_ln181_42_fu_9025_p2);

assign sext_ln181_6_fu_10099_p1 = $signed(select_ln181_4_fu_10092_p3);

assign sext_ln181_70_fu_9042_p1 = $signed(select_ln181_61_fu_9035_p3);

assign sext_ln181_71_fu_9059_p1 = $signed(select_ln181_62_fu_9052_p3);

assign sext_ln181_72_fu_10830_p1 = $signed(sub_ln181_44_fu_10824_p2);

assign sext_ln181_73_fu_10841_p1 = $signed(select_ln181_63_fu_10834_p3);

assign sext_ln181_74_fu_10851_p1 = $signed(sub_ln181_45_fu_10845_p2);

assign sext_ln181_75_fu_10867_p1 = $signed(select_ln181_64_fu_10860_p3);

assign sext_ln181_76_fu_10909_p1 = sub_ln181_48_fu_10903_p2;

assign sext_ln181_77_fu_10920_p1 = $signed(select_ln181_65_fu_10913_p3);

assign sext_ln181_78_fu_10950_p1 = $signed(sub_ln181_49_fu_10944_p2);

assign sext_ln181_79_fu_10967_p1 = $signed(select_ln181_67_fu_10960_p3);

assign sext_ln181_7_fu_12995_p1 = mul_ln181_2_reg_17266;

assign sext_ln181_80_fu_13263_p1 = $signed(select_ln181_68_fu_13258_p3);

assign sext_ln181_81_fu_10983_p1 = $signed(select_ln181_69_fu_10976_p3);

assign sext_ln181_82_fu_9155_p1 = $signed(select_ln181_70_fu_9148_p3);

assign sext_ln181_83_fu_9165_p1 = $signed(sub_ln181_121_fu_9159_p2);

assign sext_ln181_84_fu_9197_p1 = $signed(select_ln181_71_fu_9190_p3);

assign sext_ln181_85_fu_9207_p1 = sub_ln181_53_fu_9201_p2;

assign sext_ln181_86_fu_9218_p1 = $signed(select_ln181_72_fu_9211_p3);

assign sext_ln181_87_fu_9234_p1 = $signed(sub_ln181_55_fu_9228_p2);

assign sext_ln181_88_fu_9728_p1 = $signed(select_ln181_73_reg_16845);

assign sext_ln181_89_fu_9245_p1 = mul_ln181_20_reg_16712;

assign sext_ln181_8_fu_8443_p1 = $signed(sub_ln181_4_fu_8437_p2);

assign sext_ln181_90_fu_9261_p1 = $signed(select_ln181_76_fu_9254_p3);

assign sext_ln181_91_fu_9265_p1 = mul_ln181_22_reg_16722;

assign sext_ln181_92_fu_11049_p1 = $signed(select_ln181_78_fu_11042_p3);

assign sext_ln181_93_fu_11064_p1 = $signed(sub_ln181_122_fu_11059_p2);

assign sext_ln181_94_fu_11075_p1 = $signed(select_ln181_79_fu_11068_p3);

assign sext_ln181_95_fu_11092_p1 = $signed(select_ln181_80_fu_11085_p3);

assign sext_ln181_96_fu_11107_p1 = $signed(select_ln181_81_fu_11101_p3);

assign sext_ln181_97_fu_13267_p1 = mul_ln181_24_reg_17328;

assign sext_ln181_98_fu_9274_p1 = mul_ln181_27_reg_16733;

assign sext_ln181_99_fu_9300_p1 = $signed(select_ln181_87_fu_9293_p3);

assign sext_ln181_9_fu_8469_p1 = $signed(sub_ln181_109_fu_8464_p2);

assign sext_ln181_fu_9987_p1 = $signed(select_ln181_fu_9981_p3);

assign sext_ln191_10_fu_13082_p1 = $signed(add_ln191_23_reg_17291);

assign sext_ln191_11_fu_13106_p1 = $signed(add_ln191_25_fu_13100_p2);

assign sext_ln191_12_fu_13116_p1 = $signed(add_ln191_28_reg_17136);

assign sext_ln191_13_fu_13276_p1 = $signed(add_ln191_30_reg_17141);

assign sext_ln191_14_fu_13285_p1 = $signed(add_ln191_31_fu_13279_p2);

assign sext_ln191_15_fu_12339_p1 = $signed(add_ln191_32_fu_12333_p2);

assign sext_ln191_16_fu_12349_p1 = $signed(add_ln191_33_fu_12343_p2);

assign sext_ln191_17_fu_13289_p1 = $signed(add_ln191_34_reg_17146);

assign sext_ln191_18_fu_12859_p1 = $signed(add_ln191_37_reg_17156);

assign sext_ln191_19_fu_9533_p1 = $signed(add_ln191_39_fu_9527_p2);

assign sext_ln191_1_fu_9497_p1 = $signed(add_ln191_6_fu_9491_p2);

assign sext_ln191_20_fu_9549_p1 = $signed(add_ln191_41_fu_9543_p2);

assign sext_ln191_21_fu_12867_p1 = $signed(add_ln191_42_reg_16916);

assign sext_ln191_22_fu_12876_p1 = $signed(add_ln191_44_reg_17161);

assign sext_ln191_23_fu_12879_p1 = $signed(add_ln191_46_reg_17166);

assign sext_ln191_24_fu_12888_p1 = $signed(add_ln191_47_fu_12882_p2);

assign sext_ln191_25_fu_12892_p1 = $signed(add_ln191_48_reg_17171);

assign sext_ln191_26_fu_12895_p1 = $signed(add_ln191_49_reg_17176);

assign sext_ln191_27_fu_12910_p1 = $signed(add_ln191_51_fu_12904_p2);

assign sext_ln191_28_fu_13313_p1 = $signed(add_ln191_54_reg_17354);

assign sext_ln191_29_fu_9565_p1 = $signed(add_ln191_57_fu_9559_p2);

assign sext_ln191_2_fu_9507_p1 = $signed(add_ln191_8_fu_9501_p2);

assign sext_ln191_30_fu_9933_p1 = $signed(add_ln191_58_reg_16921);

assign sext_ln191_31_fu_13322_p1 = $signed(add_ln191_59_reg_17049);

assign sext_ln191_32_fu_12405_p1 = $signed(add_ln191_61_reg_16926);

assign sext_ln191_33_fu_12414_p1 = $signed(add_ln191_62_fu_12408_p2);

assign sext_ln191_34_fu_12424_p1 = $signed(add_ln191_63_fu_12418_p2);

assign sext_ln191_35_fu_12926_p1 = $signed(add_ln191_65_reg_17186);

assign sext_ln191_36_fu_12929_p1 = $signed(add_ln191_67_reg_17191);

assign sext_ln191_37_fu_13331_p1 = $signed(add_ln191_69_reg_17302);

assign sext_ln191_38_fu_12468_p1 = $signed(add_ln191_71_fu_12462_p2);

assign sext_ln191_39_fu_9587_p1 = $signed(add_ln191_73_fu_9581_p2);

assign sext_ln191_3_fu_9517_p1 = $signed(add_ln191_10_fu_9511_p2);

assign sext_ln191_40_fu_9597_p1 = $signed(add_ln191_74_fu_9591_p2);

assign sext_ln191_41_fu_12478_p1 = $signed(add_ln191_76_reg_16931);

assign sext_ln191_42_fu_13131_p1 = $signed(add_ln191_78_reg_17201);

assign sext_ln191_43_fu_13134_p1 = $signed(add_ln191_79_reg_17206);

assign sext_ln191_44_fu_13149_p1 = $signed(add_ln191_81_fu_13143_p2);

assign sext_ln191_45_fu_12505_p1 = $signed(add_ln191_82_fu_12499_p2);

assign sext_ln191_46_fu_12515_p1 = $signed(add_ln191_83_fu_12509_p2);

assign sext_ln191_47_fu_12525_p1 = $signed(add_ln191_84_fu_12519_p2);

assign sext_ln191_48_fu_13153_p1 = $signed(add_ln191_85_reg_17211);

assign sext_ln191_49_fu_12551_p1 = $signed(add_ln191_88_fu_12545_p2);

assign sext_ln191_4_fu_12838_p1 = $signed(add_ln191_12_reg_16911);

assign sext_ln191_50_fu_9947_p1 = $signed(add_ln191_90_fu_9942_p2);

assign sext_ln191_51_fu_9951_p1 = $signed(add_ln191_91_reg_16936);

assign sext_ln191_52_fu_12561_p1 = $signed(add_ln191_93_reg_17054);

assign sext_ln191_53_fu_12576_p1 = $signed(add_ln191_95_fu_12570_p2);

assign sext_ln191_54_fu_12586_p1 = $signed(add_ln191_96_fu_12580_p2);

assign sext_ln191_55_fu_13340_p1 = $signed(add_ln191_98_reg_17221);

assign sext_ln191_56_fu_13349_p1 = $signed(add_ln191_99_fu_13343_p2);

assign sext_ln191_57_fu_13353_p1 = $signed(add_ln191_101_reg_17226);

assign sext_ln191_58_fu_13362_p1 = $signed(add_ln191_102_fu_13356_p2);

assign sext_ln191_59_fu_12630_p1 = $signed(add_ln191_105_fu_12624_p2);

assign sext_ln191_5_fu_12271_p1 = $signed(add_ln191_16_fu_12265_p2);

assign sext_ln191_60_fu_9625_p1 = $signed(add_ln191_107_fu_9619_p2);

assign sext_ln191_61_fu_9641_p1 = $signed(add_ln191_109_fu_9635_p2);

assign sext_ln191_62_fu_12640_p1 = $signed(add_ln191_110_reg_16941);

assign sext_ln191_63_fu_12655_p1 = $signed(add_ln191_112_fu_12649_p2);

assign sext_ln191_64_fu_12665_p1 = $signed(add_ln191_113_fu_12659_p2);

assign sext_ln191_65_fu_12943_p1 = $signed(add_ln191_114_reg_17236);

assign sext_ln191_66_fu_12681_p1 = $signed(add_ln191_115_fu_12675_p2);

assign sext_ln191_67_fu_12691_p1 = $signed(add_ln191_116_fu_12685_p2);

assign sext_ln191_68_fu_12946_p1 = $signed(add_ln191_118_reg_17241);

assign sext_ln191_69_fu_12960_p1 = $signed(add_ln191_121_reg_16946);

assign sext_ln191_6_fu_12287_p1 = $signed(add_ln191_18_fu_12281_p2);

assign sext_ln191_70_fu_13167_p1 = $signed(add_ln191_122_reg_17313);

assign sext_ln191_71_fu_13175_p1 = $signed(add_ln191_127_reg_17251);

assign sext_ln191_72_fu_13383_p1 = $signed(add_ln191_129_fu_13377_p2);

assign sext_ln191_73_fu_13184_p1 = $signed(add_ln191_130_reg_17256);

assign sext_ln191_74_fu_13387_p1 = $signed(add_ln191_131_reg_17370);

assign sext_ln191_75_fu_13396_p1 = $signed(add_ln191_132_fu_13390_p2);

assign sext_ln191_76_fu_13405_p1 = $signed(add_ln191_133_fu_13400_p2);

assign sext_ln191_77_fu_13409_p1 = $signed(add_ln191_135_reg_17261);

assign sext_ln191_78_fu_13418_p1 = $signed(add_ln191_136_fu_13412_p2);

assign sext_ln191_7_fu_13079_p1 = $signed(add_ln191_19_reg_17121);

assign sext_ln191_8_fu_12847_p1 = $signed(add_ln191_20_reg_17126);

assign sext_ln191_9_fu_12850_p1 = $signed(add_ln191_22_reg_17131);

assign sext_ln191_fu_12829_p1 = $signed(add_ln191_2_fu_12823_p2);

assign sext_ln91_10_fu_4878_p1 = $signed(sub_ln91_11_fu_4872_p2);

assign sext_ln91_11_fu_4915_p1 = $signed(sub_ln91_12_fu_4909_p2);

assign sext_ln91_12_fu_4925_p1 = $signed(sub_ln91_13_fu_4919_p2);

assign sext_ln91_13_fu_4963_p1 = $signed(sub_ln91_14_fu_4957_p2);

assign sext_ln91_14_fu_5237_p1 = $signed(sub_ln91_15_fu_5231_p2);

assign sext_ln91_15_fu_5263_p1 = $signed(sub_ln91_52_fu_5257_p2);

assign sext_ln91_16_fu_5346_p1 = $signed(sub_ln91_16_fu_5340_p2);

assign sext_ln91_17_fu_5396_p1 = $signed(sub_ln91_17_fu_5390_p2);

assign sext_ln91_18_fu_5415_p1 = $signed(sub_ln91_18_fu_5409_p2);

assign sext_ln91_19_fu_5061_p1 = $signed(sub_ln91_19_fu_5055_p2);

assign sext_ln91_1_fu_5188_p1 = $signed(sub_ln91_1_reg_14891);

assign sext_ln91_20_fu_5071_p1 = $signed(sub_ln91_20_fu_5065_p2);

assign sext_ln91_21_fu_5506_p1 = $signed(sub_ln91_53_fu_5500_p2);

assign sext_ln91_22_fu_5590_p1 = $signed(sub_ln91_21_fu_5584_p2);

assign sext_ln91_23_fu_5617_p1 = $signed(sub_ln91_22_fu_5611_p2);

assign sext_ln91_24_fu_5627_p1 = $signed(sub_ln91_23_fu_5621_p2);

assign sext_ln91_25_fu_5652_p1 = $signed(sub_ln91_24_fu_5646_p2);

assign sext_ln91_26_fu_6415_p1 = $signed(sub_ln91_25_reg_15171);

assign sext_ln91_27_fu_5737_p1 = $signed(sub_ln91_54_fu_5731_p2);

assign sext_ln91_28_fu_5747_p1 = $signed(sub_ln91_26_fu_5741_p2);

assign sext_ln91_2_fu_4585_p1 = $signed(sub_ln91_2_fu_4579_p2);

assign sext_ln91_30_fu_5828_p1 = $signed(sub_ln91_28_fu_5822_p2);

assign sext_ln91_31_fu_5862_p1 = $signed(sub_ln91_29_fu_5856_p2);

assign sext_ln91_32_fu_5872_p1 = $signed(sub_ln91_30_fu_5866_p2);

assign sext_ln91_33_fu_5957_p1 = sub_ln91_31_fu_5951_p2;

assign sext_ln91_34_fu_5961_p1 = sub_ln91_31_fu_5951_p2;

assign sext_ln91_35_fu_5983_p1 = $signed(sub_ln91_55_fu_5977_p2);

assign sext_ln91_36_fu_6469_p1 = $signed(sub_ln91_32_fu_6464_p2);

assign sext_ln91_37_fu_6490_p1 = $signed(sub_ln91_33_fu_6484_p2);

assign sext_ln91_38_fu_6500_p1 = $signed(sub_ln91_34_fu_6494_p2);

assign sext_ln91_3_fu_4595_p1 = $signed(sub_ln91_3_fu_4589_p2);

assign sext_ln91_40_fu_6032_p1 = $signed(sub_ln91_35_fu_6026_p2);

assign sext_ln91_41_fu_6068_p1 = $signed(sub_ln91_37_fu_6062_p2);

assign sext_ln91_42_fu_6078_p1 = $signed(sub_ln91_38_fu_6072_p2);

assign sext_ln91_43_fu_6132_p1 = $signed(sub_ln91_39_fu_6126_p2);

assign sext_ln91_44_fu_6160_p1 = $signed(sub_ln91_56_fu_6154_p2);

assign sext_ln91_46_fu_6713_p1 = sub_ln91_42_fu_6707_p2;

assign sext_ln91_47_fu_6717_p1 = sub_ln91_42_fu_6707_p2;

assign sext_ln91_48_fu_6746_p1 = $signed(sub_ln91_43_fu_6740_p2);

assign sext_ln91_49_fu_6307_p1 = $signed(sub_ln91_44_fu_6301_p2);

assign sext_ln91_4_fu_4644_p1 = $signed(sub_ln91_4_fu_4638_p2);

assign sext_ln91_50_fu_6802_p1 = $signed(sub_ln91_59_fu_6796_p2);

assign sext_ln91_51_fu_6846_p1 = $signed(sub_ln91_60_fu_6840_p2);

assign sext_ln91_52_fu_6935_p1 = $signed(sub_ln91_49_fu_6929_p2);

assign sext_ln91_53_fu_6957_p1 = $signed(sub_ln91_61_fu_6951_p2);

assign sext_ln91_5_fu_5191_p1 = $signed(sub_ln91_51_reg_14906);

assign sext_ln91_6_fu_5194_p1 = $signed(sub_ln91_6_reg_14911);

assign sext_ln91_7_fu_4818_p1 = $signed(sub_ln91_8_fu_4812_p2);

assign sext_ln91_9_fu_4868_p1 = $signed(sub_ln91_10_fu_4862_p2);

assign sext_ln91_fu_4557_p1 = $signed(sub_ln91_fu_4551_p2);

assign sext_ln92_10_fu_5909_p1 = $signed(add_ln92_13_fu_5903_p2);

assign sext_ln92_11_fu_6438_p1 = $signed(add_ln92_17_reg_15090);

assign sext_ln92_12_fu_6441_p1 = $signed(add_ln92_19_reg_15186);

assign sext_ln92_13_fu_6013_p1 = $signed(add_ln92_21_fu_6007_p2);

assign sext_ln92_14_fu_6022_p1 = $signed(add_ln92_23_fu_6017_p2);

assign sext_ln92_15_fu_6504_p1 = $signed(add_ln92_24_reg_15196);

assign sext_ln92_16_fu_6513_p1 = $signed(add_ln92_25_fu_6507_p2);

assign sext_ln92_17_fu_6523_p1 = $signed(add_ln92_26_reg_15206);

assign sext_ln92_18_fu_6526_p1 = $signed(add_ln92_28_reg_15211);

assign sext_ln92_19_fu_6535_p1 = $signed(add_ln92_29_fu_6529_p2);

assign sext_ln92_1_fu_5273_p1 = grp_fu_13756_p3;

assign sext_ln92_20_fu_7126_p1 = $signed(sub_ln92_13_reg_15309);

assign sext_ln92_21_fu_6224_p1 = $signed(add_ln92_32_reg_15127);

assign sext_ln92_22_fu_6233_p1 = $signed(add_ln92_33_fu_6227_p2);

assign sext_ln92_23_fu_6660_p1 = $signed(add_ln92_34_reg_15248);

assign sext_ln92_24_fu_6249_p1 = $signed(add_ln92_35_fu_6243_p2);

assign sext_ln92_25_fu_6259_p1 = $signed(add_ln92_36_fu_6253_p2);

assign sext_ln92_26_fu_6269_p1 = $signed(add_ln92_37_fu_6263_p2);

assign sext_ln92_27_fu_6663_p1 = $signed(add_ln92_38_reg_15253);

assign sext_ln92_28_fu_6755_p1 = $signed(add_ln92_41_reg_15270);

assign sext_ln92_2_fu_5295_p1 = grp_fu_13764_p3;

assign sext_ln92_30_fu_6764_p1 = add_ln92_44_reg_15275;

assign sext_ln92_31_fu_6890_p1 = $signed(sub_ln92_19_fu_6884_p2);

assign sext_ln92_3_fu_5355_p1 = $signed(add_ln92_5_fu_5350_p2);

assign sext_ln92_4_fu_5405_p1 = $signed(sub_ln92_3_fu_5400_p2);

assign sext_ln92_5_fu_6389_p1 = $signed(add_ln92_7_reg_15141);

assign sext_ln92_6_fu_6392_p1 = $signed(sub_ln92_5_reg_15146);

assign sext_ln92_7_fu_5544_p1 = $signed(add_ln92_8_reg_15068);

assign sext_ln92_8_fu_5563_p1 = $signed(add_ln92_10_fu_5557_p2);

assign sext_ln92_9_fu_6412_p1 = $signed(add_ln92_12_reg_15166);

assign sext_ln92_fu_5200_p1 = $signed(sub_ln92_reg_14941);

assign shl_ln181_10_fu_8636_p3 = {{select_ln162_3_reg_16229}, {3'd0}};

assign shl_ln181_11_fu_8647_p3 = {{select_ln162_3_reg_16229}, {1'd0}};

assign shl_ln181_12_fu_8687_p3 = {{select_ln162_3_reg_16229}, {4'd0}};

assign shl_ln181_13_fu_10313_p3 = {{select_ln162_4_reg_16541}, {3'd0}};

assign shl_ln181_14_fu_10338_p3 = {{select_ln162_4_reg_16541}, {1'd0}};

assign shl_ln181_15_fu_8804_p3 = {{select_ln162_5_reg_16701}, {1'd0}};

assign shl_ln181_16_fu_8832_p3 = {{select_ln162_5_reg_16701}, {2'd0}};

assign shl_ln181_17_fu_10492_p3 = {{select_ln162_5_reg_16701}, {4'd0}};

assign shl_ln181_18_fu_10613_p3 = {{select_ln162_6_reg_16951}, {4'd0}};

assign shl_ln181_19_fu_10624_p3 = {{select_ln162_6_reg_16951}, {1'd0}};

assign shl_ln181_1_fu_10022_p3 = {{select_ln162_reg_16407}, {2'd0}};

assign shl_ln181_20_fu_10731_p3 = {{select_ln162_6_reg_16951}, {2'd0}};

assign shl_ln181_21_fu_8897_p3 = {{select_ln162_7_reg_16623}, {3'd0}};

assign shl_ln181_22_fu_8912_p3 = {{select_ln162_7_reg_16623}, {1'd0}};

assign shl_ln181_23_fu_8984_p3 = {{select_ln162_7_reg_16623}, {2'd0}};

assign shl_ln181_24_fu_10804_p3 = {{select_ln162_8_reg_16823}, {3'd0}};

assign shl_ln181_25_fu_10871_p3 = {{select_ln162_8_reg_16823}, {4'd0}};

assign shl_ln181_26_fu_10882_p3 = {{select_ln162_8_reg_16823}, {1'd0}};

assign shl_ln181_27_fu_10933_p3 = {{select_ln162_8_reg_16823}, {2'd0}};

assign shl_ln181_28_fu_9105_p3 = {{select_ln162_9_reg_16653}, {4'd0}};

assign shl_ln181_29_fu_9116_p3 = {{select_ln162_9_reg_16653}, {2'd0}};

assign shl_ln181_2_fu_10075_p3 = {{select_ln162_reg_16407}, {4'd0}};

assign shl_ln181_30_fu_9133_p3 = {{select_ln162_9_reg_16653}, {3'd0}};

assign shl_ln181_31_fu_9169_p3 = {{select_ln162_9_reg_16653}, {1'd0}};

assign shl_ln181_32_fu_10990_p3 = {{select_ln162_10_reg_16977}, {3'd0}};

assign shl_ln181_33_fu_11010_p3 = {{select_ln162_10_reg_16977}, {4'd0}};

assign shl_ln181_34_fu_11021_p3 = {{select_ln162_10_reg_16977}, {2'd0}};

assign shl_ln181_35_fu_11120_p3 = {{select_ln162_10_reg_16977}, {1'd0}};

assign shl_ln181_36_fu_9277_p3 = {{select_ln162_11_reg_16663}, {4'd0}};

assign shl_ln181_37_fu_9322_p3 = {{select_ln162_11_reg_16663}, {2'd0}};

assign shl_ln181_38_fu_9426_p3 = {{select_ln162_11_reg_16663}, {1'd0}};

assign shl_ln181_39_fu_11161_p3 = {{select_ln162_12_reg_16738}, {3'd0}};

assign shl_ln181_3_fu_8606_p3 = {{select_ln162_3_reg_16229}, {2'd0}};

assign shl_ln181_40_fu_11182_p3 = {{select_ln162_12_reg_16738}, {1'd0}};

assign shl_ln181_41_fu_11228_p3 = {{select_ln162_12_reg_16738}, {2'd0}};

assign shl_ln181_42_fu_11249_p3 = {{select_ln162_12_reg_16738}, {4'd0}};

assign shl_ln181_43_fu_11365_p3 = {{select_ln162_13_reg_16750}, {1'd0}};

assign shl_ln181_44_fu_11383_p3 = {{select_ln162_13_reg_16750}, {4'd0}};

assign shl_ln181_45_fu_11416_p3 = {{select_ln162_13_reg_16750}, {2'd0}};

assign shl_ln181_46_fu_9803_p3 = {{select_ln162_13_reg_16750}, {3'd0}};

assign shl_ln181_47_fu_11480_p3 = {{select_ln162_14_reg_16761}, {1'd0}};

assign shl_ln181_48_fu_11516_p3 = {{select_ln162_14_reg_16761}, {3'd0}};

assign shl_ln181_49_fu_11687_p3 = {{select_ln162_15_reg_17017}, {3'd0}};

assign shl_ln181_4_fu_8426_p3 = {{select_ln162_1_reg_16062}, {3'd0}};

assign shl_ln181_50_fu_11708_p3 = {{select_ln162_15_reg_17017}, {4'd0}};

assign shl_ln181_51_fu_11719_p3 = {{select_ln162_15_reg_17017}, {2'd0}};

assign shl_ln181_52_fu_11751_p3 = {{select_ln162_15_reg_17017}, {1'd0}};

assign shl_ln181_53_fu_11983_p3 = {{select_ln162_16_reg_17029}, {4'd0}};

assign shl_ln181_54_fu_12031_p3 = {{select_ln162_16_reg_17029}, {1'd0}};

assign shl_ln181_55_fu_12153_p3 = {{select_ln162_17_reg_17040}, {1'd0}};

assign shl_ln181_56_fu_12189_p3 = {{select_ln162_17_reg_17040}, {4'd0}};

assign shl_ln181_57_fu_12234_p3 = {{select_ln162_17_reg_17040}, {2'd0}};

assign shl_ln181_58_fu_12791_p3 = {{select_ln162_17_reg_17040}, {3'd0}};

assign shl_ln181_5_fu_8447_p3 = {{select_ln162_1_reg_16062}, {1'd0}};

assign shl_ln181_6_fu_8484_p3 = {{select_ln162_1_reg_16062}, {4'd0}};

assign shl_ln181_7_fu_8537_p3 = {{select_ln162_1_reg_16062}, {2'd0}};

assign shl_ln181_8_fu_10123_p3 = {{select_ln162_2_reg_16145}, {4'd0}};

assign shl_ln181_9_fu_10134_p3 = {{select_ln162_2_reg_16145}, {1'd0}};

assign shl_ln181_s_fu_10155_p3 = {{select_ln162_2_reg_16145}, {3'd0}};

assign shl_ln1_fu_9991_p3 = {{select_ln162_reg_16407}, {1'd0}};

assign shl_ln91_10_fu_4796_p3 = {{tmp_15_fu_4769_p8}, {1'd0}};

assign shl_ln91_11_fu_4828_p3 = {{tmp_15_fu_4769_p8}, {2'd0}};

assign shl_ln91_12_fu_4850_p3 = {{tmp_15_fu_4769_p8}, {3'd0}};

assign shl_ln91_13_fu_4897_p3 = {{tmp_20_fu_4882_p8}, {3'd0}};

assign shl_ln91_14_fu_4929_p3 = {{tmp_20_fu_4882_p8}, {4'd0}};

assign shl_ln91_15_fu_4941_p3 = {{tmp_20_fu_4882_p8}, {2'd0}};

assign shl_ln91_16_fu_5209_p3 = {{tmp_25_reg_14946}, {4'd0}};

assign shl_ln91_17_fu_5220_p3 = {{tmp_25_reg_14946}, {2'd0}};

assign shl_ln91_18_fu_6378_p3 = {{tmp_25_reg_14946}, {1'd0}};

assign shl_ln91_19_fu_5279_p3 = {{tmp_30_reg_14992}, {4'd0}};

assign shl_ln91_1_fu_4535_p3 = {{tmp_1_fu_4508_p8}, {1'd0}};

assign shl_ln91_20_fu_5304_p3 = {{tmp_30_reg_14992}, {3'd0}};

assign shl_ln91_21_fu_5318_p3 = {{tmp_35_reg_15029}, {3'd0}};

assign shl_ln91_22_fu_5329_p3 = {{tmp_35_reg_15029}, {1'd0}};

assign shl_ln91_23_fu_5364_p3 = {{tmp_35_reg_15029}, {4'd0}};

assign shl_ln91_24_fu_5375_p3 = {{tmp_35_reg_15029}, {2'd0}};

assign shl_ln91_25_fu_5039_p3 = {{tmp_40_fu_5024_p8}, {3'd0}};

assign shl_ln91_26_fu_5430_p3 = {{tmp_40_reg_15038}, {4'd0}};

assign shl_ln91_27_fu_5466_p3 = {{tmp_45_fu_5447_p8}, {1'd0}};

assign shl_ln91_28_fu_5478_p3 = {{tmp_45_fu_5447_p8}, {2'd0}};

assign shl_ln91_29_fu_5522_p3 = {{tmp_50_reg_15058}, {3'd0}};

assign shl_ln91_2_fu_4561_p3 = {{tmp_1_fu_4508_p8}, {4'd0}};

assign shl_ln91_30_fu_5533_p3 = {{tmp_50_reg_15058}, {1'd0}};

assign shl_ln91_31_fu_5573_p3 = {{tmp_50_reg_15058}, {2'd0}};

assign shl_ln91_32_fu_6395_p3 = {{tmp_50_reg_15058}, {4'd0}};

assign shl_ln91_33_fu_5600_p3 = {{tmp_55_reg_15073}, {3'd0}};

assign shl_ln91_34_fu_5631_p3 = {{tmp_55_reg_15073}, {2'd0}};

assign shl_ln91_35_fu_5681_p3 = {{tmp_60_fu_5662_p8}, {3'd0}};

assign shl_ln91_36_fu_5697_p3 = {{tmp_60_fu_5662_p8}, {1'd0}};

assign shl_ln91_37_fu_5751_p3 = {{tmp_65_reg_15081}, {4'd0}};

assign shl_ln91_38_fu_5762_p3 = {{tmp_65_reg_15081}, {2'd0}};

assign shl_ln91_39_fu_5783_p3 = {{tmp_65_reg_15081}, {3'd0}};

assign shl_ln91_3_fu_4614_p3 = {{tmp_6_fu_4599_p8}, {4'd0}};

assign shl_ln91_40_fu_5794_p3 = {{grp_fu_3529_p8}, {3'd0}};

assign shl_ln91_41_fu_5806_p3 = {{grp_fu_3529_p8}, {1'd0}};

assign shl_ln91_42_fu_5832_p3 = {{grp_fu_3529_p8}, {2'd0}};

assign shl_ln91_43_fu_5844_p3 = {{grp_fu_3529_p8}, {4'd0}};

assign shl_ln91_44_fu_5891_p3 = {{tmp_75_fu_5876_p8}, {3'd0}};

assign shl_ln91_45_fu_5939_p3 = {{tmp_75_fu_5876_p8}, {1'd0}};

assign shl_ln91_46_fu_5996_p3 = {{tmp_80_reg_15095}, {3'd0}};

assign shl_ln91_47_fu_6453_p3 = {{tmp_80_reg_15095}, {1'd0}};

assign shl_ln91_48_fu_6473_p3 = {{tmp_80_reg_15095}, {2'd0}};

assign shl_ln91_49_fu_6051_p3 = {{tmp_85_reg_15104}, {3'd0}};

assign shl_ln91_4_fu_4626_p3 = {{tmp_6_fu_4599_p8}, {2'd0}};

assign shl_ln91_50_fu_6554_p3 = {{tmp_90_reg_15216}, {1'd0}};

assign shl_ln91_51_fu_6114_p3 = {{tmp_90_fu_6099_p8}, {3'd0}};

assign shl_ln91_52_fu_6590_p3 = {{tmp_95_reg_15226}, {3'd0}};

assign shl_ln91_53_fu_6610_p3 = {{tmp_100_reg_15112}, {4'd0}};

assign shl_ln91_54_fu_6627_p3 = {{tmp_100_reg_15112}, {1'd0}};

assign shl_ln91_55_fu_6185_p3 = {{tmp_100_reg_15112}, {3'd0}};

assign shl_ln91_56_fu_6196_p3 = {{tmp_105_reg_15120}, {1'd0}};

assign shl_ln91_57_fu_6207_p3 = {{tmp_105_reg_15120}, {4'd0}};

assign shl_ln91_58_fu_6681_p3 = {{tmp_110_reg_15258}, {3'd0}};

assign shl_ln91_59_fu_6692_p3 = {{tmp_110_reg_15258}, {1'd0}};

assign shl_ln91_5_fu_4648_p3 = {{tmp_6_fu_4599_p8}, {1'd0}};

assign shl_ln91_60_fu_6729_p3 = {{tmp_115_reg_15132}, {4'd0}};

assign shl_ln91_61_fu_7129_p3 = {{tmp_115_reg_15132}, {2'd0}};

assign shl_ln91_62_fu_6290_p3 = {{tmp_115_reg_15132}, {3'd0}};

assign shl_ln91_63_fu_6311_p3 = {{tmp_115_reg_15132}, {1'd0}};

assign shl_ln91_64_fu_6806_p3 = {{tmp_120_reg_15280}, {4'd0}};

assign shl_ln91_65_fu_6856_p3 = {{tmp_125_reg_15291}, {3'd0}};

assign shl_ln91_66_fu_6873_p3 = {{tmp_125_reg_15291}, {2'd0}};

assign shl_ln91_67_fu_6913_p3 = {{tmp_130_fu_6894_p8}, {2'd0}};

assign shl_ln91_68_fu_6961_p3 = {{tmp_130_fu_6894_p8}, {1'd0}};

assign shl_ln91_6_fu_4660_p3 = {{tmp_6_fu_4599_p8}, {3'd0}};

assign shl_ln91_7_fu_4699_p3 = {{tmp_10_fu_4678_p8}, {1'd0}};

assign shl_ln91_8_fu_4733_p3 = {{tmp_10_fu_4678_p8}, {3'd0}};

assign shl_ln91_9_fu_4784_p3 = {{tmp_15_fu_4769_p8}, {4'd0}};

assign shl_ln91_s_fu_4751_p3 = {{tmp_10_fu_4678_p8}, {2'd0}};

assign shl_ln_fu_4523_p3 = {{tmp_1_fu_4508_p8}, {3'd0}};

assign st_fu_11913_p3 = {{select_ln162_16_reg_17029}, {3'd0}};

assign sub_ln181_100_fu_11998_p2 = (11'd0 - zext_ln181_178_fu_11927_p1);

assign sub_ln181_101_fu_12015_p2 = (select_ln181_127_fu_12008_p3 - zext_ln181_175_fu_11904_p1);

assign sub_ln181_102_fu_12025_p2 = (13'd0 - zext_ln181_181_fu_11990_p1);

assign sub_ln181_103_fu_12050_p2 = (zext_ln181_185_fu_12046_p1 - zext_ln181_181_fu_11990_p1);

assign sub_ln181_104_fu_12085_p2 = (10'd0 - zext_ln181_184_fu_12042_p1);

assign sub_ln181_105_fu_12168_p2 = (10'd0 - zext_ln181_190_fu_12164_p1);

assign sub_ln181_106_fu_12200_p2 = (zext_ln181_191_fu_12196_p1 - zext_ln181_189_fu_12160_p1);

assign sub_ln181_107_fu_12245_p2 = (zext_ln181_191_fu_12196_p1 - zext_ln181_192_fu_12241_p1);

assign sub_ln181_108_fu_12802_p2 = (12'd0 - zext_ln181_193_fu_12798_p1);

assign sub_ln181_109_fu_8464_p2 = (zext_ln181_11_reg_16431 - zext_ln181_14_fu_8433_p1);

assign sub_ln181_10_fu_10166_p2 = (zext_ln181_25_fu_10141_p1 - zext_ln181_27_fu_10162_p1);

assign sub_ln181_110_fu_10194_p2 = (zext_ln181_21_fu_10114_p1 - zext_ln181_28_fu_10190_p1);

assign sub_ln181_111_fu_10263_p2 = (zext_ln181_20_reg_16447 - zext_ln181_24_fu_10130_p1);

assign sub_ln181_112_fu_8749_p2 = (zext_ln181_31_fu_8594_p1 - zext_ln181_42_fu_8694_p1);

assign sub_ln181_113_fu_8776_p2 = (zext_ln181_33_fu_8597_p1 - zext_ln181_37_fu_8617_p1);

assign sub_ln181_114_fu_10424_p2 = (zext_ln181_46_reg_16689 - zext_ln181_53_fu_10420_p1);

assign sub_ln181_115_fu_8826_p2 = (zext_ln181_56_fu_8801_p1 - zext_ln181_62_fu_8822_p1);

assign sub_ln181_116_fu_10557_p2 = (zext_ln181_55_reg_16792 - zext_ln181_65_fu_10499_p1);

assign sub_ln181_117_fu_10656_p2 = (zext_ln181_69_fu_10610_p1 - zext_ln181_73_fu_10652_p1);

assign sub_ln181_118_fu_10795_p2 = (zext_ln181_66_fu_10604_p1 - zext_ln181_77_fu_10791_p1);

assign sub_ln181_119_fu_8956_p2 = (zext_ln181_78_reg_16633 - zext_ln181_88_fu_8952_p1);

assign sub_ln181_11_fu_10221_p2 = (zext_ln181_27_fu_10162_p1 - zext_ln181_23_fu_10120_p1);

assign sub_ln181_120_fu_10971_p2 = (zext_ln181_92_reg_16833 - zext_ln181_95_fu_10811_p1);

assign sub_ln181_121_fu_9159_p2 = (zext_ln181_103_fu_9102_p1 - zext_ln181_106_fu_9140_p1);

assign sub_ln181_122_fu_11059_p2 = (zext_ln181_111_reg_16987 - zext_ln181_113_fu_10997_p1);

assign sub_ln181_123_fu_11079_p2 = (zext_ln181_112_fu_10987_p1 - zext_ln181_116_fu_11028_p1);

assign sub_ln181_124_fu_9379_p2 = (zext_ln181_124_fu_9271_p1 - zext_ln181_128_fu_9375_p1);

assign sub_ln181_125_fu_11319_p2 = (zext_ln181_135_reg_16875 - zext_ln181_141_fu_11256_p1);

assign sub_ln181_126_fu_11400_p2 = (zext_ln181_143_reg_16888 - zext_ln181_148_fu_11390_p1);

assign sub_ln181_127_fu_11548_p2 = (zext_ln181_155_reg_16900 - zext_ln181_162_fu_11544_p1);

assign sub_ln181_128_fu_11808_p2 = (zext_ln181_163_fu_11675_p1 - zext_ln181_168_fu_11715_p1);

assign sub_ln181_129_fu_12206_p2 = (zext_ln181_188_fu_12137_p1 - zext_ln181_191_fu_12196_p1);

assign sub_ln181_12_fu_10242_p2 = (zext_ln181_24_fu_10130_p1 - zext_ln181_26_fu_10145_p1);

assign sub_ln181_13_fu_10279_p2 = (9'd0 - zext_ln181_22_fu_10117_p1);

assign sub_ln181_14_fu_10300_p2 = ($signed(sext_ln181_26_fu_10296_p1) - $signed(zext_ln181_9_fu_10110_p1));

assign sub_ln181_15_fu_8621_p2 = (11'd0 - zext_ln181_37_fu_8617_p1);

assign sub_ln181_16_fu_8631_p2 = ($signed(sext_ln181_29_fu_8627_p1) - $signed(zext_ln181_32_reg_16458));

assign sub_ln181_17_fu_8666_p2 = (zext_ln181_38_fu_8643_p1 - zext_ln181_41_fu_8662_p1);

assign sub_ln181_18_fu_8698_p2 = (13'd0 - zext_ln181_42_fu_8694_p1);

assign sub_ln181_19_fu_8715_p2 = (10'd0 - zext_ln181_40_fu_8658_p1);

assign sub_ln181_1_fu_10033_p2 = (11'd0 - zext_ln181_6_fu_10029_p1);

assign sub_ln181_20_fu_8732_p2 = (zext_ln181_36_fu_8613_p1 - zext_ln181_42_fu_8694_p1);

assign sub_ln181_21_fu_10353_p2 = (zext_ln181_47_fu_10320_p1 - zext_ln181_50_fu_10349_p1);

assign sub_ln181_22_fu_10432_p2 = (12'd0 - zext_ln181_47_fu_10320_p1);

assign sub_ln181_23_fu_10442_p2 = ($signed(sext_ln181_43_fu_10438_p1) - $signed(zext_ln181_49_fu_10345_p1));

assign sub_ln181_24_fu_8843_p2 = (11'd0 - zext_ln181_64_fu_8839_p1);

assign sub_ln181_25_fu_10503_p2 = (zext_ln181_65_fu_10499_p1 - zext_ln181_55_reg_16792);

assign sub_ln181_26_fu_10508_p2 = (zext_ln181_60_fu_10476_p1 - zext_ln181_65_fu_10499_p1);

assign sub_ln181_27_fu_8864_p2 = (10'd0 - zext_ln181_59_fu_8811_p1);

assign sub_ln181_28_fu_10525_p2 = (zext_ln181_63_fu_10489_p1 - zext_ln181_65_fu_10499_p1);

assign sub_ln181_29_fu_10531_p2 = (zext_ln181_58_fu_10473_p1 - zext_ln181_62_reg_16807);

assign sub_ln181_2_fu_10054_p2 = ($signed(sext_ln181_3_fu_10050_p1) - $signed(zext_ln181_2_fu_9978_p1));

assign sub_ln181_30_fu_10551_p2 = (zext_ln181_65_fu_10499_p1 - zext_ln181_63_fu_10489_p1);

assign sub_ln181_31_fu_10573_p2 = (zext_ln181_65_fu_10499_p1 - zext_ln181_60_fu_10476_p1);

assign sub_ln181_32_fu_10579_p2 = (12'd0 - zext_ln181_62_reg_16807);

assign sub_ln181_33_fu_10588_p2 = ($signed(sext_ln181_53_fu_10584_p1) - $signed(zext_ln181_55_reg_16792));

assign sub_ln181_34_fu_10639_p2 = (zext_ln181_70_fu_10620_p1 - zext_ln181_72_fu_10635_p1);

assign sub_ln181_35_fu_10677_p2 = (zext_ln181_71_fu_10631_p1 - zext_ln181_73_fu_10652_p1);

assign sub_ln181_36_fu_9710_p2 = (9'd0 - zext_ln181_68_fu_9706_p1);

assign sub_ln181_37_fu_10704_p2 = (12'd0 - zext_ln181_73_fu_10652_p1);

assign sub_ln181_38_fu_10714_p2 = (zext_ln181_70_fu_10620_p1 - zext_ln181_66_fu_10604_p1);

assign sub_ln181_39_fu_10763_p2 = (zext_ln181_73_fu_10652_p1 - zext_ln181_71_fu_10631_p1);

assign sub_ln181_3_fu_10086_p2 = (zext_ln181_8_fu_10082_p1 - zext_ln181_3_fu_9998_p1);

assign sub_ln181_40_fu_8935_p2 = (zext_ln181_87_fu_8931_p1 - zext_ln181_83_fu_8908_p1);

assign sub_ln181_41_fu_8968_p2 = (10'd0 - zext_ln181_86_fu_8927_p1);

assign sub_ln181_42_fu_9025_p2 = (zext_ln181_89_fu_8991_p1 - zext_ln181_81_fu_8894_p1);

assign sub_ln181_43_fu_9046_p2 = (zext_ln181_84_fu_8919_p1 - zext_ln181_88_fu_8952_p1);

assign sub_ln181_44_fu_10824_p2 = (9'd0 - zext_ln181_94_fu_10801_p1);

assign sub_ln181_45_fu_10845_p2 = (12'd0 - zext_ln181_95_fu_10811_p1);

assign sub_ln181_46_fu_10855_p2 = ($signed(sext_ln181_74_fu_10851_p1) - $signed(zext_ln181_93_reg_16967));

assign sub_ln181_47_fu_10897_p2 = (zext_ln181_99_fu_10893_p1 - zext_ln181_97_fu_10878_p1);

assign sub_ln181_48_fu_10903_p2 = (zext_ln181_98_fu_10889_p1 - zext_ln181_95_fu_10811_p1);

assign sub_ln181_49_fu_10944_p2 = (11'd0 - zext_ln181_101_fu_10940_p1);

assign sub_ln181_4_fu_8437_p2 = (12'd0 - zext_ln181_14_fu_8433_p1);

assign sub_ln181_50_fu_10954_p2 = (zext_ln181_95_fu_10811_p1 - zext_ln181_98_fu_10889_p1);

assign sub_ln181_51_fu_9127_p2 = (zext_ln181_105_fu_9123_p1 - zext_ln181_104_fu_9112_p1);

assign sub_ln181_52_fu_9184_p2 = (zext_ln181_104_fu_9112_p1 - zext_ln181_109_fu_9180_p1);

assign sub_ln181_53_fu_9201_p2 = (zext_ln181_106_fu_9140_p1 - zext_ln181_103_fu_9102_p1);

assign sub_ln181_54_fu_9222_p2 = (zext_ln181_104_fu_9112_p1 - zext_ln181_105_fu_9123_p1);

assign sub_ln181_55_fu_9228_p2 = (zext_ln181_108_fu_9176_p1 - zext_ln181_106_fu_9140_p1);

assign sub_ln181_56_fu_9248_p2 = (13'd0 - zext_ln181_104_fu_9112_p1);

assign sub_ln181_57_fu_11036_p2 = (zext_ln181_117_fu_11032_p1 - zext_ln181_115_fu_11017_p1);

assign sub_ln181_58_fu_11053_p2 = (13'd0 - zext_ln181_115_fu_11017_p1);

assign sub_ln181_59_fu_11096_p2 = (zext_ln181_113_fu_10997_p1 - zext_ln181_111_reg_16987);

assign sub_ln181_5_fu_8458_p2 = ($signed(sext_ln181_8_fu_8443_p1) - $signed(zext_ln181_15_fu_8454_p1));

assign sub_ln181_60_fu_9288_p2 = (zext_ln181_125_fu_9284_p1 - zext_ln181_123_reg_16727);

assign sub_ln181_61_fu_9337_p2 = (11'd0 - zext_ln181_127_fu_9333_p1);

assign sub_ln181_62_fu_9351_p2 = (zext_ln181_126_fu_9329_p1 - zext_ln181_125_fu_9284_p1);

assign sub_ln181_63_fu_9420_p2 = ($signed(sext_ln181_102_fu_9343_p1) - $signed(zext_ln181_124_fu_9271_p1));

assign sub_ln181_64_fu_9437_p2 = (zext_ln181_128_fu_9375_p1 - zext_ln181_131_fu_9433_p1);

assign sub_ln181_65_fu_11172_p2 = (12'd0 - zext_ln181_136_fu_11168_p1);

assign sub_ln181_66_fu_11201_p2 = ($signed(sext_ln181_109_fu_11178_p1) - $signed(zext_ln181_139_fu_11197_p1));

assign sub_ln181_67_fu_11207_p2 = (9'd0 - zext_ln181_133_fu_11144_p1);

assign sub_ln181_68_fu_11239_p2 = (11'd0 - zext_ln181_140_fu_11235_p1);

assign sub_ln181_69_fu_11267_p2 = (select_ln181_96_fu_11260_p3 - zext_ln181_135_reg_16875);

assign sub_ln181_6_fu_8506_p2 = (zext_ln181_17_fu_8502_p1 - zext_ln181_15_fu_8454_p1);

assign sub_ln181_70_fu_11293_p2 = (zext_ln181_138_fu_11193_p1 - zext_ln181_136_fu_11168_p1);

assign sub_ln181_71_fu_11303_p2 = (13'd0 - zext_ln181_141_fu_11256_p1);

assign sub_ln181_72_fu_11335_p2 = (10'd0 - zext_ln181_137_fu_11189_p1);

assign sub_ln181_73_fu_11345_p2 = (zext_ln181_140_fu_11235_p1 - zext_ln181_134_fu_11147_p1);

assign sub_ln181_74_fu_13038_p2 = (add_ln181_14_reg_17007 - zext_ln181_147_fu_13035_p1);

assign sub_ln181_75_fu_11394_p2 = (zext_ln181_148_fu_11390_p1 - zext_ln181_146_fu_11372_p1);

assign sub_ln181_76_fu_13046_p2 = (11'd0 - zext_ln181_150_fu_13043_p1);

assign sub_ln181_77_fu_13056_p2 = ($signed(sext_ln181_122_fu_13052_p1) - $signed(zext_ln181_144_fu_13032_p1));

assign sub_ln181_78_fu_11427_p2 = (zext_ln181_146_fu_11372_p1 - zext_ln181_148_fu_11390_p1);

assign sub_ln181_79_fu_11444_p2 = (zext_ln181_149_fu_11423_p1 - zext_ln181_148_fu_11390_p1);

assign sub_ln181_7_fu_8516_p2 = (9'd0 - zext_ln181_12_fu_8420_p1);

assign sub_ln181_80_fu_9818_p2 = (12'd0 - zext_ln181_152_fu_9814_p1);

assign sub_ln181_81_fu_9835_p2 = ($signed(sext_ln181_126_fu_9831_p1) - $signed(zext_ln181_143_reg_16888));

assign sub_ln181_82_fu_11499_p2 = (10'd0 - zext_ln181_159_fu_11495_p1);

assign sub_ln181_83_fu_11564_p2 = (zext_ln181_158_fu_11491_p1 - zext_ln181_160_fu_11523_p1);

assign sub_ln181_84_fu_11574_p2 = (12'd0 - zext_ln181_160_fu_11523_p1);

assign sub_ln181_85_fu_11584_p2 = ($signed(sext_ln181_131_fu_11580_p1) - $signed(zext_ln181_155_reg_16900));

assign sub_ln181_86_fu_11600_p2 = (zext_ln181_162_fu_11544_p1 - zext_ln181_157_fu_11487_p1);

assign sub_ln181_87_fu_11617_p2 = (9'd0 - zext_ln181_156_fu_11477_p1);

assign sub_ln181_88_fu_11638_p2 = (zext_ln181_160_fu_11523_p1 - zext_ln181_158_fu_11491_p1);

assign sub_ln181_89_fu_11655_p2 = (13'd0 - zext_ln181_162_fu_11544_p1);

assign sub_ln181_8_fu_8585_p2 = (zext_ln181_19_fu_8581_p1 - zext_ln181_16_fu_8491_p1);

assign sub_ln181_90_fu_11698_p2 = (zext_ln181_167_fu_11694_p1 - zext_ln181_165_fu_11681_p1);

assign sub_ln181_91_fu_11734_p2 = (zext_ln181_170_fu_11730_p1 - zext_ln181_168_fu_11715_p1);

assign sub_ln181_92_fu_11777_p2 = (zext_ln181_169_fu_11726_p1 - zext_ln181_166_fu_11684_p1);

assign sub_ln181_93_fu_11825_p2 = (11'd0 - zext_ln181_169_fu_11726_p1);

assign sub_ln181_94_fu_11850_p2 = (9'd0 - zext_ln181_164_fu_11678_p1);

assign sub_ln181_95_fu_11860_p2 = (zext_ln181_168_fu_11715_p1 - zext_ln181_170_fu_11730_p1);

assign sub_ln181_96_fu_11877_p2 = ($signed(sext_ln181_145_fu_11831_p1) - $signed(zext_ln181_165_fu_11681_p1));

assign sub_ln181_97_fu_11883_p2 = (10'd0 - zext_ln181_172_fu_11762_p1);

assign sub_ln181_98_fu_11942_p2 = (zext_ln181_179_fu_11938_p1 - zext_ln181_177_fu_11910_p1);

assign sub_ln181_99_fu_11962_p2 = (12'd0 - zext_ln181_180_fu_11958_p1);

assign sub_ln181_9_fu_10149_p2 = (zext_ln181_26_fu_10145_p1 - zext_ln181_24_fu_10130_p1);

assign sub_ln181_fu_10006_p2 = (10'd0 - zext_ln181_5_fu_10002_p1);

assign sub_ln91_10_fu_4862_p2 = (zext_ln91_21_fu_4804_p1 - zext_ln91_25_fu_4858_p1);

assign sub_ln91_11_fu_4872_p2 = (zext_ln91_23_fu_4836_p1 - zext_ln91_20_fu_4792_p1);

assign sub_ln91_12_fu_4909_p2 = (12'd0 - zext_ln91_28_fu_4905_p1);

assign sub_ln91_13_fu_4919_p2 = ($signed(sext_ln91_11_fu_4915_p1) - $signed(zext_ln91_26_fu_4893_p1));

assign sub_ln91_14_fu_4957_p2 = (zext_ln91_29_fu_4937_p1 - zext_ln91_31_fu_4953_p1);

assign sub_ln91_15_fu_5231_p2 = (zext_ln91_35_fu_5227_p1 - zext_ln91_34_fu_5216_p1);

assign sub_ln91_16_fu_5340_p2 = (zext_ln91_43_fu_5336_p1 - zext_ln91_42_fu_5325_p1);

assign sub_ln91_17_fu_5390_p2 = (zext_ln91_44_fu_5371_p1 - zext_ln91_46_fu_5386_p1);

assign sub_ln91_18_fu_5409_p2 = (zext_ln91_42_fu_5325_p1 - zext_ln91_41_fu_5315_p1);

assign sub_ln91_19_fu_5055_p2 = (12'd0 - zext_ln91_49_fu_5051_p1);

assign sub_ln91_1_fu_4573_p2 = (zext_ln91_6_fu_4569_p1 - zext_ln91_3_fu_4543_p1);

assign sub_ln91_20_fu_5065_p2 = ($signed(sext_ln91_19_fu_5061_p1) - $signed(zext_ln91_47_fu_5035_p1));

assign sub_ln91_21_fu_5584_p2 = (zext_ln91_60_fu_5580_p1 - zext_ln92_fu_5510_p1);

assign sub_ln91_22_fu_5611_p2 = (12'd0 - zext_ln91_64_fu_5607_p1);

assign sub_ln91_23_fu_5621_p2 = ($signed(sext_ln91_23_fu_5617_p1) - $signed(zext_ln91_62_fu_5594_p1));

assign sub_ln91_24_fu_5646_p2 = (zext_ln91_66_fu_5642_p1 - zext_ln91_63_fu_5597_p1);

assign sub_ln91_25_fu_5713_p2 = (zext_ln91_72_fu_5709_p1 - zext_ln91_70_fu_5693_p1);

assign sub_ln91_26_fu_5741_p2 = (zext_ln91_73_fu_5727_p1 - zext_ln91_71_fu_5705_p1);

assign sub_ln91_27_fu_5773_p2 = (zext_ln91_78_fu_5769_p1 - zext_ln91_77_fu_5758_p1);

assign sub_ln91_28_fu_5822_p2 = (zext_ln91_82_fu_5818_p1 - zext_ln91_80_fu_5802_p1);

assign sub_ln91_29_fu_5856_p2 = (zext_ln91_81_fu_5814_p1 - zext_ln91_85_fu_5852_p1);

assign sub_ln91_2_fu_4579_p2 = (zext_ln91_5_fu_4547_p1 - zext_ln91_2_fu_4531_p1);

assign sub_ln91_30_fu_5866_p2 = (zext_ln91_85_fu_5852_p1 - zext_ln91_83_fu_5840_p1);

assign sub_ln91_31_fu_5951_p2 = (zext_ln91_87_fu_5899_p1 - zext_ln91_88_fu_5947_p1);

assign sub_ln91_32_fu_6464_p2 = (zext_ln91_93_fu_6460_p1 - zext_ln91_92_reg_15191);

assign sub_ln91_33_fu_6484_p2 = (11'd0 - zext_ln91_94_fu_6480_p1);

assign sub_ln91_34_fu_6494_p2 = ($signed(sext_ln91_37_fu_6490_p1) - $signed(zext_ln91_91_fu_6450_p1));

assign sub_ln91_35_fu_6026_p2 = (12'd0 - zext_ln91_92_fu_6003_p1);

assign sub_ln91_36_fu_6036_p2 = ($signed(sext_ln91_40_fu_6032_p1) - $signed(zext_ln91_90_fu_5993_p1));

assign sub_ln91_37_fu_6062_p2 = (12'd0 - zext_ln91_98_fu_6058_p1);

assign sub_ln91_38_fu_6072_p2 = ($signed(sext_ln91_41_fu_6068_p1) - $signed(zext_ln91_96_fu_6048_p1));

assign sub_ln91_39_fu_6126_p2 = (12'd0 - zext_ln91_103_fu_6122_p1);

assign sub_ln91_3_fu_4589_p2 = (zext_ln91_2_fu_4531_p1 - zext_ln91_1_fu_4519_p1);

assign sub_ln91_40_fu_6136_p2 = ($signed(sext_ln91_43_fu_6132_p1) - $signed(zext_ln91_101_fu_6110_p1));

assign sub_ln91_41_fu_6218_p2 = (zext_ln91_113_fu_6203_p1 - zext_ln91_115_fu_6214_p1);

assign sub_ln91_42_fu_6707_p2 = (zext_ln91_118_fu_6688_p1 - zext_ln91_120_fu_6703_p1);

assign sub_ln91_43_fu_6740_p2 = (zext_ln91_122_fu_6736_p1 - zext_ln91_121_fu_6726_p1);

assign sub_ln91_44_fu_6301_p2 = (12'd0 - zext_ln91_124_fu_6297_p1);

assign sub_ln91_45_fu_6750_p2 = ($signed(sext_ln91_49_reg_15265) - $signed(zext_ln91_121_fu_6726_p1));

assign sub_ln91_46_fu_6322_p2 = ($signed(sext_ln91_49_fu_6307_p1) - $signed(zext_ln91_125_fu_6318_p1));

assign sub_ln91_47_fu_6817_p2 = (zext_ln91_130_fu_6813_p1 - zext_ln91_127_fu_6779_p1);

assign sub_ln91_48_fu_6867_p2 = (zext_ln91_134_fu_6863_p1 - zext_ln91_133_fu_6853_p1);

assign sub_ln91_49_fu_6929_p2 = (zext_ln91_139_fu_6925_p1 - zext_ln91_137_fu_6909_p1);

assign sub_ln91_4_fu_4638_p2 = (zext_ln91_10_fu_4634_p1 - zext_ln91_9_fu_4622_p1);

assign sub_ln91_50_fu_6973_p2 = (zext_ln91_140_fu_6947_p1 - zext_ln91_141_fu_6969_p1);

assign sub_ln91_51_fu_4727_p2 = (zext_ln91_13_fu_4695_p1 - zext_ln91_16_fu_4723_p1);

assign sub_ln91_52_fu_5257_p2 = (zext_ln91_33_fu_5206_p1 - zext_ln91_36_fu_5253_p1);

assign sub_ln91_53_fu_5500_p2 = (zext_ln91_53_fu_5462_p1 - zext_ln91_56_fu_5496_p1);

assign sub_ln91_54_fu_5731_p2 = (zext_ln91_67_fu_5673_p1 - zext_ln91_73_fu_5727_p1);

assign sub_ln91_55_fu_5977_p2 = (zext_ln91_86_fu_5887_p1 - zext_ln91_89_fu_5973_p1);

assign sub_ln91_56_fu_6154_p2 = (zext_ln91_101_fu_6110_p1 - zext_ln91_104_fu_6150_p1);

assign sub_ln91_57_fu_6584_p2 = (zext_ln93_fu_6570_p1 - zext_ln91_105_fu_6580_p1);

assign sub_ln91_58_fu_6648_p2 = (zext_ln91_107_fu_6607_p1 - zext_ln91_110_fu_6644_p1);

assign sub_ln91_59_fu_6796_p2 = (zext_ln91_126_fu_6776_p1 - zext_ln91_129_fu_6792_p1);

assign sub_ln91_5_fu_4672_p2 = (zext_ln91_12_fu_4668_p1 - zext_ln91_7_fu_4610_p1);

assign sub_ln91_60_fu_6840_p2 = (zext_ln91_128_fu_6782_p1 - zext_ln91_131_fu_6836_p1);

assign sub_ln91_61_fu_6951_p2 = (zext_ln91_136_fu_6905_p1 - zext_ln91_140_fu_6947_p1);

assign sub_ln91_6_fu_4745_p2 = (zext_ln91_15_fu_4711_p1 - zext_ln91_17_fu_4741_p1);

assign sub_ln91_7_fu_4763_p2 = (zext_ln91_16_fu_4723_p1 - zext_ln91_18_fu_4759_p1);

assign sub_ln91_8_fu_4812_p2 = (zext_ln91_20_fu_4792_p1 - zext_ln91_22_fu_4808_p1);

assign sub_ln91_9_fu_4844_p2 = (zext_ln91_24_fu_4840_p1 - zext_ln91_19_fu_4780_p1);

assign sub_ln91_fu_4551_p2 = (zext_ln91_2_fu_4531_p1 - zext_ln91_5_fu_4547_p1);

assign sub_ln92_10_fu_6432_p2 = ($signed(sext_ln92_9_fu_6412_p1) - $signed(zext_ln91_84_fu_6429_p1));

assign sub_ln92_11_fu_6565_p2 = (add_ln92_16_reg_15181 - zext_ln91_102_fu_6561_p1);

assign sub_ln92_12_fu_6179_p2 = ($signed(sext_ln92_14_fu_6022_p1) - $signed(zext_ln93_1_fu_6175_p1));

assign sub_ln92_13_fu_6601_p2 = ($signed(sext_ln92_16_fu_6513_p1) - $signed(zext_ln91_106_fu_6597_p1));

assign sub_ln92_14_fu_6621_p2 = ($signed(sext_ln92_19_fu_6535_p1) - $signed(zext_ln91_108_fu_6617_p1));

assign sub_ln92_15_fu_6638_p2 = (add_ln92_31_fu_6545_p2 - zext_ln91_109_fu_6634_p1);

assign sub_ln92_16_fu_6672_p2 = (add_ln92_20_fu_6444_p2 - zext_ln91_114_fu_6657_p1);

assign sub_ln92_17_fu_7140_p2 = (sub_ln92_15_reg_15314 - zext_ln91_123_fu_7136_p1);

assign sub_ln92_18_fu_6823_p2 = (add_ln92_39_fu_6666_p2 - zext_ln91_27_fu_6773_p1);

assign sub_ln92_19_fu_6884_p2 = (add_ln92_40_fu_6721_p2 - zext_ln91_132_fu_6850_p1);

assign sub_ln92_1_fu_5241_p2 = ($signed(sext_ln91_14_fu_5237_p1) - $signed(zext_ln91_14_reg_14901));

assign sub_ln92_20_fu_6979_p2 = (add_ln92_45_fu_6767_p2 - zext_ln91_138_fu_6921_p1);

assign sub_ln92_2_fu_5290_p2 = (add_ln92_reg_14921 - zext_ln91_39_fu_5286_p1);

assign sub_ln92_3_fu_5400_p2 = (zext_ln91_28_reg_14931 - zext_ln91_45_fu_5382_p1);

assign sub_ln92_4_fu_5425_p2 = (add_ln92_1_fu_5267_p2 - zext_ln91_48_reg_15048);

assign sub_ln92_5_fu_5441_p2 = ($signed(sext_ln92_1_fu_5273_p1) - $signed(zext_ln91_51_fu_5437_p1));

assign sub_ln92_6_fu_5490_p2 = (add_ln92_4_fu_5298_p2 - zext_ln91_55_fu_5486_p1);

assign sub_ln92_7_fu_5516_p2 = (add_ln92_6_fu_5359_p2 - zext_ln92_1_fu_5513_p1);

assign sub_ln92_8_fu_6406_p2 = ($signed(sext_ln92_5_fu_6389_p1) - $signed(zext_ln91_61_fu_6402_p1));

assign sub_ln92_9_fu_6424_p2 = (add_ln92_11_reg_15161 - zext_ln91_75_fu_6421_p1);

assign sub_ln92_fu_4967_p2 = (sub_ln91_5_fu_4672_p2 - zext_ln91_30_fu_4949_p1);

assign tmp_172_fu_4715_p3 = {{tmp_10_fu_4678_p8}, {4'd0}};

assign tmp_173_fu_5246_p3 = {{tmp_25_reg_14946}, {3'd0}};

assign tmp_174_fu_3576_p4 = {{l1_iteration[31:11]}};

assign tmp_175_fu_5719_p3 = {{tmp_60_fu_5662_p8}, {4'd0}};

assign tmp_176_fu_5965_p3 = {{tmp_75_fu_5876_p8}, {4'd0}};

assign tmp_177_fu_6142_p3 = {{tmp_90_fu_6099_p8}, {4'd0}};

assign tmp_178_fu_6573_p3 = {{tmp_95_reg_15226}, {2'd0}};

assign tmp_180_fu_6785_p3 = {{tmp_120_reg_15280}, {2'd0}};

assign tmp_181_fu_6829_p3 = {{tmp_120_reg_15280}, {3'd0}};

assign tmp_182_fu_6939_p3 = {{tmp_130_fu_6894_p8}, {4'd0}};

assign tmp_183_fu_7533_p3 = l2_iteration[32'd10];

assign tmp_184_fu_7557_p3 = l2_iteration[32'd1];

assign tmp_185_fu_10183_p3 = {{select_ln162_2_reg_16145}, {2'd0}};

assign tmp_187_fu_10395_p3 = {{select_ln162_4_reg_16541}, {2'd0}};

assign tmp_188_fu_10406_p3 = {{select_ln162_4_reg_16541}, {4'd0}};

assign tmp_189_fu_8815_p3 = {{select_ln162_5_reg_16701}, {3'd0}};

assign tmp_190_fu_10645_p3 = {{select_ln162_6_reg_16951}, {3'd0}};

assign tmp_191_fu_8945_p3 = {{select_ln162_7_reg_16623}, {4'd0}};

assign tmp_192_fu_9368_p3 = {{select_ln162_11_reg_16663}, {3'd0}};

assign tmp_193_fu_11537_p3 = {{select_ln162_14_reg_16761}, {4'd0}};

assign tmp_194_fu_11920_p3 = {{select_ln162_16_reg_17029}, {2'd0}};

assign tmp_last_V_fu_7655_p2 = ((l2_iteration > 32'd263160) ? 1'b1 : 1'b0);

assign trunc_ln131_fu_7366_p1 = l2_write_row_offset[2:0];

assign trunc_ln160_1_fu_7523_p1 = l2_iteration[0:0];

assign trunc_ln160_fu_7519_p1 = l2_iteration[2:0];

assign trunc_ln170_fu_7723_p1 = ap_sig_allocacmp_l2_read_row_offset_l[2:0];

assign trunc_ln30_1_fu_3554_p1 = l1_iteration[9:0];

assign trunc_ln30_fu_3550_p1 = l1_iteration[1:0];

assign trunc_ln37_1_fu_3721_p1 = l1_write_row_offset[2:0];

assign trunc_ln37_2_fu_3755_p1 = select_ln39_1_fu_3737_p3[1:0];

assign trunc_ln37_3_fu_3876_p1 = select_ln39_3_fu_3869_p3[1:0];

assign trunc_ln37_4_fu_3900_p1 = select_ln39_5_fu_3892_p3[1:0];

assign trunc_ln37_5_fu_3969_p1 = select_ln39_7_fu_3961_p3[1:0];

assign trunc_ln37_6_fu_4038_p1 = select_ln39_9_fu_4032_p3[1:0];

assign trunc_ln37_7_fu_4062_p1 = select_ln39_11_fu_4054_p3[1:0];

assign trunc_ln37_8_fu_4116_p1 = select_ln39_13_fu_4109_p3[1:0];

assign trunc_ln37_fu_3717_p1 = l1_channel_idx[1:0];

assign trunc_ln681_fu_3669_p1 = in_r_TDATA[7:0];

assign trunc_ln68_fu_3592_p1 = l1_iteration[0:0];

assign trunc_ln75_fu_4377_p1 = l1_read_row_offset[2:0];

assign xor_ln160_fu_7541_p2 = (tmp_183_fu_7533_p3 ^ 1'd1);

assign zext_ln117_fu_7089_p1 = grp_fu_13805_p3;

assign zext_ln131_fu_7338_p1 = l2_write_col_offset;

assign zext_ln165_fu_7565_p1 = tmp_184_fu_7557_p3;

assign zext_ln170_1_fu_7717_p1 = tmp_186_reg_15630;

assign zext_ln170_2_fu_7720_p1 = tmp_186_reg_15630;

assign zext_ln170_3_fu_7975_p1 = or_ln1_fu_7968_p3;

assign zext_ln170_4_fu_7979_p1 = or_ln1_fu_7968_p3;

assign zext_ln170_fu_7583_p1 = local_col_index_fu_7569_p2;

assign zext_ln181_100_fu_10929_p1 = select_ln181_66_fu_10924_p3;

assign zext_ln181_101_fu_10940_p1 = shl_ln181_27_fu_10933_p3;

assign zext_ln181_102_fu_8299_p1 = select_ln162_9_reg_16653;

assign zext_ln181_103_fu_9102_p1 = select_ln162_9_reg_16653;

assign zext_ln181_104_fu_9112_p1 = shl_ln181_28_fu_9105_p3;

assign zext_ln181_105_fu_9123_p1 = shl_ln181_29_fu_9116_p3;

assign zext_ln181_106_fu_9140_p1 = shl_ln181_30_fu_9133_p3;

assign zext_ln181_107_fu_9144_p1 = shl_ln181_30_fu_9133_p3;

assign zext_ln181_108_fu_9176_p1 = shl_ln181_31_fu_9169_p3;

assign zext_ln181_109_fu_9180_p1 = shl_ln181_31_fu_9169_p3;

assign zext_ln181_10_fu_8096_p1 = select_ln162_1_reg_16062;

assign zext_ln181_111_fu_9760_p1 = select_ln162_10_fu_9753_p3;

assign zext_ln181_112_fu_10987_p1 = select_ln162_10_reg_16977;

assign zext_ln181_113_fu_10997_p1 = shl_ln181_32_fu_10990_p3;

assign zext_ln181_114_fu_11006_p1 = add_ln181_9_fu_11001_p2;

assign zext_ln181_115_fu_11017_p1 = shl_ln181_33_fu_11010_p3;

assign zext_ln181_116_fu_11028_p1 = shl_ln181_34_fu_11021_p3;

assign zext_ln181_117_fu_11032_p1 = shl_ln181_34_fu_11021_p3;

assign zext_ln181_118_fu_11116_p1 = select_ln181_82_fu_11111_p3;

assign zext_ln181_119_fu_11127_p1 = shl_ln181_35_fu_11120_p3;

assign zext_ln181_11_fu_8099_p1 = select_ln162_1_reg_16062;

assign zext_ln181_120_fu_11137_p1 = select_ln181_84_fu_11131_p3;

assign zext_ln181_121_fu_13270_p1 = $unsigned(mul_ln181_26_reg_17333);

assign zext_ln181_122_fu_9268_p1 = select_ln162_11_reg_16663;

assign zext_ln181_123_fu_8323_p1 = select_ln162_11_reg_16663;

assign zext_ln181_124_fu_9271_p1 = select_ln162_11_reg_16663;

assign zext_ln181_125_fu_9284_p1 = shl_ln181_36_fu_9277_p3;

assign zext_ln181_126_fu_9329_p1 = shl_ln181_37_fu_9322_p3;

assign zext_ln181_127_fu_9333_p1 = shl_ln181_37_fu_9322_p3;

assign zext_ln181_128_fu_9375_p1 = tmp_192_fu_9368_p3;

assign zext_ln181_129_fu_9398_p1 = add_ln181_15_fu_9392_p2;

assign zext_ln181_12_fu_8420_p1 = select_ln162_1_reg_16062;

assign zext_ln181_130_fu_9797_p1 = $unsigned(mul_ln181_28_reg_16865);

assign zext_ln181_131_fu_9433_p1 = shl_ln181_38_fu_9426_p3;

assign zext_ln181_132_fu_11141_p1 = select_ln162_12_reg_16738;

assign zext_ln181_133_fu_11144_p1 = select_ln162_12_reg_16738;

assign zext_ln181_134_fu_11147_p1 = select_ln162_12_reg_16738;

assign zext_ln181_135_fu_9461_p1 = select_ln162_12_reg_16738;

assign zext_ln181_136_fu_11168_p1 = shl_ln181_39_fu_11161_p3;

assign zext_ln181_137_fu_11189_p1 = shl_ln181_40_fu_11182_p3;

assign zext_ln181_138_fu_11193_p1 = shl_ln181_40_fu_11182_p3;

assign zext_ln181_139_fu_11197_p1 = shl_ln181_40_fu_11182_p3;

assign zext_ln181_13_fu_8423_p1 = $unsigned(mul_ln181_3_reg_16436);

assign zext_ln181_140_fu_11235_p1 = shl_ln181_41_fu_11228_p3;

assign zext_ln181_141_fu_11256_p1 = shl_ln181_42_fu_11249_p3;

assign zext_ln181_142_fu_11278_p1 = add_ln181_16_fu_11272_p2;

assign zext_ln181_143_fu_9471_p1 = select_ln162_13_reg_16750;

assign zext_ln181_144_fu_13032_p1 = select_ln162_13_reg_16750;

assign zext_ln181_145_fu_11362_p1 = select_ln162_13_reg_16750;

assign zext_ln181_146_fu_11372_p1 = shl_ln181_43_fu_11365_p3;

assign zext_ln181_147_fu_13035_p1 = select_ln181_103_reg_17089;

assign zext_ln181_148_fu_11390_p1 = shl_ln181_44_fu_11383_p3;

assign zext_ln181_149_fu_11423_p1 = shl_ln181_45_fu_11416_p3;

assign zext_ln181_14_fu_8433_p1 = shl_ln181_4_fu_8426_p3;

assign zext_ln181_150_fu_13043_p1 = shl_ln181_45_reg_17094;

assign zext_ln181_151_fu_9810_p1 = shl_ln181_46_fu_9803_p3;

assign zext_ln181_152_fu_9814_p1 = shl_ln181_46_fu_9803_p3;

assign zext_ln181_153_fu_11470_p1 = select_ln181_109_fu_11463_p3;

assign zext_ln181_154_fu_11474_p1 = select_ln162_14_reg_16761;

assign zext_ln181_155_fu_9481_p1 = select_ln162_14_reg_16761;

assign zext_ln181_156_fu_11477_p1 = select_ln162_14_reg_16761;

assign zext_ln181_157_fu_11487_p1 = shl_ln181_47_fu_11480_p3;

assign zext_ln181_158_fu_11491_p1 = shl_ln181_47_fu_11480_p3;

assign zext_ln181_159_fu_11495_p1 = shl_ln181_47_fu_11480_p3;

assign zext_ln181_15_fu_8454_p1 = shl_ln181_5_fu_8447_p3;

assign zext_ln181_160_fu_11523_p1 = shl_ln181_48_fu_11516_p3;

assign zext_ln181_161_fu_11533_p1 = add_ln181_17_fu_11527_p2;

assign zext_ln181_162_fu_11544_p1 = tmp_193_fu_11537_p3;

assign zext_ln181_163_fu_11675_p1 = select_ln162_15_reg_17017;

assign zext_ln181_164_fu_11678_p1 = select_ln162_15_reg_17017;

assign zext_ln181_165_fu_11681_p1 = select_ln162_15_reg_17017;

assign zext_ln181_166_fu_11684_p1 = select_ln162_15_reg_17017;

assign zext_ln181_167_fu_11694_p1 = shl_ln181_49_fu_11687_p3;

assign zext_ln181_168_fu_11715_p1 = shl_ln181_50_fu_11708_p3;

assign zext_ln181_169_fu_11726_p1 = shl_ln181_51_fu_11719_p3;

assign zext_ln181_16_fu_8491_p1 = shl_ln181_6_fu_8484_p3;

assign zext_ln181_170_fu_11730_p1 = shl_ln181_51_fu_11719_p3;

assign zext_ln181_171_fu_11758_p1 = shl_ln181_52_fu_11751_p3;

assign zext_ln181_172_fu_11762_p1 = shl_ln181_52_fu_11751_p3;

assign zext_ln181_173_fu_11773_p1 = select_ln181_119_fu_11766_p3;

assign zext_ln181_174_fu_11793_p1 = add_ln181_18_fu_11787_p2;

assign zext_ln181_175_fu_11904_p1 = select_ln162_16_reg_17029;

assign zext_ln181_176_fu_11907_p1 = select_ln162_16_reg_17029;

assign zext_ln181_177_fu_11910_p1 = select_ln162_16_reg_17029;

assign zext_ln181_178_fu_11927_p1 = tmp_194_fu_11920_p3;

assign zext_ln181_179_fu_11938_p1 = select_ln181_125_fu_11931_p3;

assign zext_ln181_17_fu_8502_p1 = select_ln181_9_fu_8495_p3;

assign zext_ln181_180_fu_11958_p1 = st_fu_11913_p3;

assign zext_ln181_181_fu_11990_p1 = shl_ln181_53_fu_11983_p3;

assign zext_ln181_182_fu_11994_p1 = tmp_194_fu_11920_p3;

assign zext_ln181_183_fu_12038_p1 = shl_ln181_54_fu_12031_p3;

assign zext_ln181_184_fu_12042_p1 = shl_ln181_54_fu_12031_p3;

assign zext_ln181_185_fu_12046_p1 = shl_ln181_54_fu_12031_p3;

assign zext_ln181_186_fu_12101_p1 = add_ln181_19_fu_12095_p2;

assign zext_ln181_187_fu_12122_p1 = add_ln181_20_fu_12116_p2;

assign zext_ln181_188_fu_12137_p1 = select_ln162_17_reg_17040;

assign zext_ln181_189_fu_12160_p1 = shl_ln181_55_fu_12153_p3;

assign zext_ln181_18_fu_8544_p1 = shl_ln181_7_fu_8537_p3;

assign zext_ln181_190_fu_12164_p1 = shl_ln181_55_fu_12153_p3;

assign zext_ln181_191_fu_12196_p1 = shl_ln181_56_fu_12189_p3;

assign zext_ln181_192_fu_12241_p1 = shl_ln181_57_fu_12234_p3;

assign zext_ln181_193_fu_12798_p1 = shl_ln181_58_fu_12791_p3;

assign zext_ln181_19_fu_8581_p1 = select_ln181_14_fu_8574_p3;

assign zext_ln181_1_fu_8086_p1 = select_ln162_fu_8079_p3;

assign zext_ln181_20_fu_8115_p1 = select_ln162_2_reg_16145;

assign zext_ln181_21_fu_10114_p1 = select_ln162_2_reg_16145;

assign zext_ln181_22_fu_10117_p1 = select_ln162_2_reg_16145;

assign zext_ln181_23_fu_10120_p1 = select_ln162_2_reg_16145;

assign zext_ln181_24_fu_10130_p1 = shl_ln181_8_fu_10123_p3;

assign zext_ln181_25_fu_10141_p1 = shl_ln181_9_fu_10134_p3;

assign zext_ln181_26_fu_10145_p1 = shl_ln181_9_fu_10134_p3;

assign zext_ln181_27_fu_10162_p1 = shl_ln181_s_fu_10155_p3;

assign zext_ln181_28_fu_10190_p1 = tmp_185_fu_10183_p3;

assign zext_ln181_29_fu_10217_p1 = add_ln181_1_fu_10211_p2;

assign zext_ln181_2_fu_9978_p1 = select_ln162_reg_16407;

assign zext_ln181_30_fu_10248_p1 = tmp_185_fu_10183_p3;

assign zext_ln181_31_fu_8594_p1 = select_ln162_3_reg_16229;

assign zext_ln181_32_fu_8125_p1 = select_ln162_3_reg_16229;

assign zext_ln181_33_fu_8597_p1 = select_ln162_3_reg_16229;

assign zext_ln181_34_fu_8600_p1 = select_ln162_3_reg_16229;

assign zext_ln181_35_fu_8603_p1 = $unsigned(mul_ln181_8_reg_16464);

assign zext_ln181_36_fu_8613_p1 = shl_ln181_3_fu_8606_p3;

assign zext_ln181_37_fu_8617_p1 = shl_ln181_3_fu_8606_p3;

assign zext_ln181_38_fu_8643_p1 = shl_ln181_10_fu_8636_p3;

assign zext_ln181_39_fu_8654_p1 = shl_ln181_11_fu_8647_p3;

assign zext_ln181_3_fu_9998_p1 = shl_ln1_fu_9991_p3;

assign zext_ln181_40_fu_8658_p1 = shl_ln181_11_fu_8647_p3;

assign zext_ln181_41_fu_8662_p1 = shl_ln181_11_fu_8647_p3;

assign zext_ln181_42_fu_8694_p1 = shl_ln181_12_fu_8687_p3;

assign zext_ln181_43_fu_8761_p1 = add_ln181_2_fu_8755_p2;

assign zext_ln181_44_fu_9673_p1 = select_ln181_30_fu_9667_p3;

assign zext_ln181_45_fu_10310_p1 = select_ln162_4_reg_16541;

assign zext_ln181_46_fu_8260_p1 = select_ln162_4_reg_16541;

assign zext_ln181_47_fu_10320_p1 = shl_ln181_13_fu_10313_p3;

assign zext_ln181_48_fu_10324_p1 = shl_ln181_13_fu_10313_p3;

assign zext_ln181_49_fu_10345_p1 = shl_ln181_14_fu_10338_p3;

assign zext_ln181_4_fu_7621_p1 = add_ln181_fu_7615_p2;

assign zext_ln181_50_fu_10349_p1 = shl_ln181_14_fu_10338_p3;

assign zext_ln181_51_fu_10380_p1 = add_ln181_5_fu_10374_p2;

assign zext_ln181_52_fu_10402_p1 = tmp_187_fu_10395_p3;

assign zext_ln181_53_fu_10420_p1 = select_ln181_34_fu_10413_p3;

assign zext_ln181_54_fu_10466_p1 = select_ln181_38_fu_10459_p3;

assign zext_ln181_55_fu_8798_p1 = select_ln162_5_reg_16701;

assign zext_ln181_56_fu_8801_p1 = select_ln162_5_reg_16701;

assign zext_ln181_57_fu_10470_p1 = select_ln162_5_reg_16701;

assign zext_ln181_58_fu_10473_p1 = shl_ln181_15_reg_16800;

assign zext_ln181_59_fu_8811_p1 = shl_ln181_15_fu_8804_p3;

assign zext_ln181_5_fu_10002_p1 = shl_ln1_fu_9991_p3;

assign zext_ln181_60_fu_10476_p1 = shl_ln181_15_reg_16800;

assign zext_ln181_61_fu_10485_p1 = select_ln181_39_fu_10479_p3;

assign zext_ln181_62_fu_8822_p1 = tmp_189_fu_8815_p3;

assign zext_ln181_63_fu_10489_p1 = shl_ln181_16_reg_16813;

assign zext_ln181_64_fu_8839_p1 = shl_ln181_16_fu_8832_p3;

assign zext_ln181_65_fu_10499_p1 = shl_ln181_17_fu_10492_p3;

assign zext_ln181_66_fu_10604_p1 = select_ln162_6_reg_16951;

assign zext_ln181_67_fu_10607_p1 = select_ln162_6_reg_16951;

assign zext_ln181_68_fu_9706_p1 = select_ln162_6_fu_9699_p3;

assign zext_ln181_69_fu_10610_p1 = select_ln162_6_reg_16951;

assign zext_ln181_6_fu_10029_p1 = shl_ln181_1_fu_10022_p3;

assign zext_ln181_70_fu_10620_p1 = shl_ln181_18_fu_10613_p3;

assign zext_ln181_71_fu_10631_p1 = shl_ln181_19_fu_10624_p3;

assign zext_ln181_72_fu_10635_p1 = shl_ln181_19_fu_10624_p3;

assign zext_ln181_73_fu_10652_p1 = tmp_190_fu_10645_p3;

assign zext_ln181_74_fu_10738_p1 = shl_ln181_20_fu_10731_p3;

assign zext_ln181_75_fu_10748_p1 = add_ln181_6_fu_10742_p2;

assign zext_ln181_76_fu_10780_p1 = shl_ln181_20_fu_10731_p3;

assign zext_ln181_77_fu_10791_p1 = select_ln181_54_fu_10784_p3;

assign zext_ln181_78_fu_8181_p1 = select_ln162_7_fu_8176_p3;

assign zext_ln181_7_fu_7893_p1 = add_ln181_4_fu_7888_p2;

assign zext_ln181_80_fu_8891_p1 = select_ln162_7_reg_16623;

assign zext_ln181_81_fu_8894_p1 = select_ln162_7_reg_16623;

assign zext_ln181_82_fu_8904_p1 = shl_ln181_21_fu_8897_p3;

assign zext_ln181_83_fu_8908_p1 = shl_ln181_21_fu_8897_p3;

assign zext_ln181_84_fu_8919_p1 = shl_ln181_22_fu_8912_p3;

assign zext_ln181_85_fu_8923_p1 = shl_ln181_22_fu_8912_p3;

assign zext_ln181_86_fu_8927_p1 = shl_ln181_22_fu_8912_p3;

assign zext_ln181_87_fu_8931_p1 = shl_ln181_22_fu_8912_p3;

assign zext_ln181_88_fu_8952_p1 = tmp_191_fu_8945_p3;

assign zext_ln181_89_fu_8991_p1 = shl_ln181_23_fu_8984_p3;

assign zext_ln181_8_fu_10082_p1 = shl_ln181_2_fu_10075_p3;

assign zext_ln181_90_fu_9008_p1 = select_ln181_58_fu_9001_p3;

assign zext_ln181_91_fu_9022_p1 = $unsigned(mul_ln181_17_reg_16648);

assign zext_ln181_92_fu_9092_p1 = select_ln162_8_fu_9085_p3;

assign zext_ln181_93_fu_9719_p1 = select_ln162_8_reg_16823;

assign zext_ln181_94_fu_10801_p1 = select_ln162_8_reg_16823;

assign zext_ln181_95_fu_10811_p1 = shl_ln181_24_fu_10804_p3;

assign zext_ln181_96_fu_10820_p1 = add_ln181_8_fu_10815_p2;

assign zext_ln181_97_fu_10878_p1 = shl_ln181_25_fu_10871_p3;

assign zext_ln181_98_fu_10889_p1 = shl_ln181_26_fu_10882_p3;

assign zext_ln181_99_fu_10893_p1 = shl_ln181_26_fu_10882_p3;

assign zext_ln181_9_fu_10110_p1 = select_ln181_5_fu_10103_p3;

assign zext_ln181_fu_7587_p1 = local_col_index_fu_7569_p2;

assign zext_ln191_fu_12717_p1 = add_ln191_124_reg_17059;

assign zext_ln37_1_fu_3842_p1 = select_ln39_fu_3836_p3;

assign zext_ln37_2_fu_3915_p1 = select_ln39_2_fu_3909_p3;

assign zext_ln37_3_fu_4000_p1 = select_ln39_4_reg_14234;

assign zext_ln37_4_fu_4072_p1 = select_ln39_6_reg_14267;

assign zext_ln37_5_fu_4167_p1 = select_ln39_8_reg_14294;

assign zext_ln37_6_fu_4199_p1 = select_ln39_10_reg_14320;

assign zext_ln37_7_fu_4244_p1 = select_ln39_12_reg_14327;

assign zext_ln37_fu_3691_p1 = l1_write_col_offset;

assign zext_ln68_fu_4275_p1 = trunc_ln68_reg_13994;

assign zext_ln75_1_fu_4381_p1 = tmp_179_reg_13999_pp0_iter1_reg;

assign zext_ln75_2_fu_4468_p1 = or_ln_fu_4461_p3;

assign zext_ln75_3_fu_4472_p1 = or_ln_fu_4461_p3;

assign zext_ln75_fu_4374_p1 = tmp_179_reg_13999_pp0_iter1_reg;

assign zext_ln91_101_fu_6110_p1 = tmp_90_fu_6099_p8;

assign zext_ln91_102_fu_6561_p1 = shl_ln91_50_fu_6554_p3;

assign zext_ln91_103_fu_6122_p1 = shl_ln91_51_fu_6114_p3;

assign zext_ln91_104_fu_6150_p1 = tmp_177_fu_6142_p3;

assign zext_ln91_105_fu_6580_p1 = tmp_178_fu_6573_p3;

assign zext_ln91_106_fu_6597_p1 = shl_ln91_52_fu_6590_p3;

assign zext_ln91_107_fu_6607_p1 = tmp_100_reg_15112;

assign zext_ln91_108_fu_6617_p1 = shl_ln91_53_fu_6610_p3;

assign zext_ln91_109_fu_6634_p1 = shl_ln91_54_fu_6627_p3;

assign zext_ln91_10_fu_4634_p1 = shl_ln91_4_fu_4626_p3;

assign zext_ln91_110_fu_6644_p1 = shl_ln91_53_fu_6610_p3;

assign zext_ln91_111_fu_6192_p1 = shl_ln91_55_fu_6185_p3;

assign zext_ln91_113_fu_6203_p1 = shl_ln91_56_fu_6196_p3;

assign zext_ln91_114_fu_6657_p1 = shl_ln91_57_reg_15243;

assign zext_ln91_115_fu_6214_p1 = shl_ln91_57_fu_6207_p3;

assign zext_ln91_118_fu_6688_p1 = shl_ln91_58_fu_6681_p3;

assign zext_ln91_119_fu_6699_p1 = shl_ln91_59_fu_6692_p3;

assign zext_ln91_11_fu_4656_p1 = shl_ln91_5_fu_4648_p3;

assign zext_ln91_120_fu_6703_p1 = shl_ln91_59_fu_6692_p3;

assign zext_ln91_121_fu_6726_p1 = tmp_115_reg_15132;

assign zext_ln91_122_fu_6736_p1 = shl_ln91_60_fu_6729_p3;

assign zext_ln91_123_fu_7136_p1 = shl_ln91_61_fu_7129_p3;

assign zext_ln91_124_fu_6297_p1 = shl_ln91_62_fu_6290_p3;

assign zext_ln91_125_fu_6318_p1 = shl_ln91_63_fu_6311_p3;

assign zext_ln91_126_fu_6776_p1 = tmp_120_reg_15280;

assign zext_ln91_127_fu_6779_p1 = tmp_120_reg_15280;

assign zext_ln91_128_fu_6782_p1 = tmp_120_reg_15280;

assign zext_ln91_129_fu_6792_p1 = tmp_180_fu_6785_p3;

assign zext_ln91_12_fu_4668_p1 = shl_ln91_6_fu_4660_p3;

assign zext_ln91_130_fu_6813_p1 = shl_ln91_64_fu_6806_p3;

assign zext_ln91_131_fu_6836_p1 = tmp_181_fu_6829_p3;

assign zext_ln91_132_fu_6850_p1 = tmp_125_reg_15291;

assign zext_ln91_133_fu_6853_p1 = tmp_125_reg_15291;

assign zext_ln91_134_fu_6863_p1 = shl_ln91_65_fu_6856_p3;

assign zext_ln91_135_fu_6880_p1 = shl_ln91_66_fu_6873_p3;

assign zext_ln91_136_fu_6905_p1 = tmp_130_fu_6894_p8;

assign zext_ln91_137_fu_6909_p1 = tmp_130_fu_6894_p8;

assign zext_ln91_138_fu_6921_p1 = shl_ln91_67_fu_6913_p3;

assign zext_ln91_139_fu_6925_p1 = shl_ln91_67_fu_6913_p3;

assign zext_ln91_13_fu_4695_p1 = tmp_10_fu_4678_p8;

assign zext_ln91_140_fu_6947_p1 = tmp_182_fu_6939_p3;

assign zext_ln91_141_fu_6969_p1 = shl_ln91_68_fu_6961_p3;

assign zext_ln91_14_fu_4707_p1 = shl_ln91_7_fu_4699_p3;

assign zext_ln91_15_fu_4711_p1 = shl_ln91_7_fu_4699_p3;

assign zext_ln91_16_fu_4723_p1 = tmp_172_fu_4715_p3;

assign zext_ln91_17_fu_4741_p1 = shl_ln91_8_fu_4733_p3;

assign zext_ln91_18_fu_4759_p1 = shl_ln91_s_fu_4751_p3;

assign zext_ln91_19_fu_4780_p1 = tmp_15_fu_4769_p8;

assign zext_ln91_1_fu_4519_p1 = tmp_1_fu_4508_p8;

assign zext_ln91_20_fu_4792_p1 = shl_ln91_9_fu_4784_p3;

assign zext_ln91_21_fu_4804_p1 = shl_ln91_10_fu_4796_p3;

assign zext_ln91_22_fu_4808_p1 = shl_ln91_10_fu_4796_p3;

assign zext_ln91_23_fu_4836_p1 = shl_ln91_11_fu_4828_p3;

assign zext_ln91_24_fu_4840_p1 = shl_ln91_11_fu_4828_p3;

assign zext_ln91_25_fu_4858_p1 = shl_ln91_12_fu_4850_p3;

assign zext_ln91_26_fu_4893_p1 = tmp_20_fu_4882_p8;

assign zext_ln91_27_fu_6773_p1 = tmp_120_reg_15280;

assign zext_ln91_28_fu_4905_p1 = shl_ln91_13_fu_4897_p3;

assign zext_ln91_29_fu_4937_p1 = shl_ln91_14_fu_4929_p3;

assign zext_ln91_2_fu_4531_p1 = shl_ln_fu_4523_p3;

assign zext_ln91_30_fu_4949_p1 = shl_ln91_15_fu_4941_p3;

assign zext_ln91_31_fu_4953_p1 = shl_ln91_15_fu_4941_p3;

assign zext_ln91_33_fu_5206_p1 = tmp_25_reg_14946;

assign zext_ln91_34_fu_5216_p1 = shl_ln91_16_fu_5209_p3;

assign zext_ln91_35_fu_5227_p1 = shl_ln91_17_fu_5220_p3;

assign zext_ln91_36_fu_5253_p1 = tmp_173_fu_5246_p3;

assign zext_ln91_38_fu_5276_p1 = tmp_30_reg_14992;

assign zext_ln91_39_fu_5286_p1 = shl_ln91_19_fu_5279_p3;

assign zext_ln91_3_fu_4543_p1 = shl_ln91_1_fu_4535_p3;

assign zext_ln91_40_fu_5311_p1 = shl_ln91_20_fu_5304_p3;

assign zext_ln91_41_fu_5315_p1 = tmp_35_reg_15029;

assign zext_ln91_42_fu_5325_p1 = shl_ln91_21_fu_5318_p3;

assign zext_ln91_43_fu_5336_p1 = shl_ln91_22_fu_5329_p3;

assign zext_ln91_44_fu_5371_p1 = shl_ln91_23_fu_5364_p3;

assign zext_ln91_45_fu_5382_p1 = shl_ln91_24_fu_5375_p3;

assign zext_ln91_46_fu_5386_p1 = shl_ln91_24_fu_5375_p3;

assign zext_ln91_47_fu_5035_p1 = tmp_40_fu_5024_p8;

assign zext_ln91_48_fu_5047_p1 = shl_ln91_25_fu_5039_p3;

assign zext_ln91_49_fu_5051_p1 = shl_ln91_25_fu_5039_p3;

assign zext_ln91_4_fu_4312_p1 = add_ln82_1_fu_4306_p2;

assign zext_ln91_51_fu_5437_p1 = shl_ln91_26_fu_5430_p3;

assign zext_ln91_53_fu_5462_p1 = tmp_45_fu_5447_p8;

assign zext_ln91_54_fu_5474_p1 = shl_ln91_27_fu_5466_p3;

assign zext_ln91_55_fu_5486_p1 = shl_ln91_28_fu_5478_p3;

assign zext_ln91_56_fu_5496_p1 = shl_ln91_28_fu_5478_p3;

assign zext_ln91_58_fu_5529_p1 = shl_ln91_29_fu_5522_p3;

assign zext_ln91_59_fu_5540_p1 = shl_ln91_30_fu_5533_p3;

assign zext_ln91_5_fu_4547_p1 = shl_ln91_1_fu_4535_p3;

assign zext_ln91_60_fu_5580_p1 = shl_ln91_31_fu_5573_p3;

assign zext_ln91_61_fu_6402_p1 = shl_ln91_32_fu_6395_p3;

assign zext_ln91_62_fu_5594_p1 = tmp_55_reg_15073;

assign zext_ln91_63_fu_5597_p1 = tmp_55_reg_15073;

assign zext_ln91_64_fu_5607_p1 = shl_ln91_33_fu_5600_p3;

assign zext_ln91_65_fu_5638_p1 = shl_ln91_34_fu_5631_p3;

assign zext_ln91_66_fu_5642_p1 = shl_ln91_34_fu_5631_p3;

assign zext_ln91_67_fu_5673_p1 = tmp_60_fu_5662_p8;

assign zext_ln91_68_fu_5677_p1 = tmp_60_fu_5662_p8;

assign zext_ln91_69_fu_5689_p1 = shl_ln91_35_fu_5681_p3;

assign zext_ln91_6_fu_4569_p1 = shl_ln91_2_fu_4561_p3;

assign zext_ln91_70_fu_5693_p1 = shl_ln91_35_fu_5681_p3;

assign zext_ln91_71_fu_5705_p1 = shl_ln91_36_fu_5697_p3;

assign zext_ln91_72_fu_5709_p1 = shl_ln91_36_fu_5697_p3;

assign zext_ln91_73_fu_5727_p1 = tmp_175_fu_5719_p3;

assign zext_ln91_75_fu_6421_p1 = tmp_65_reg_15081;

assign zext_ln91_77_fu_5758_p1 = shl_ln91_37_fu_5751_p3;

assign zext_ln91_78_fu_5769_p1 = shl_ln91_38_fu_5762_p3;

assign zext_ln91_79_fu_5790_p1 = shl_ln91_39_fu_5783_p3;

assign zext_ln91_7_fu_4610_p1 = tmp_6_fu_4599_p8;

assign zext_ln91_80_fu_5802_p1 = shl_ln91_40_fu_5794_p3;

assign zext_ln91_81_fu_5814_p1 = shl_ln91_41_fu_5806_p3;

assign zext_ln91_82_fu_5818_p1 = shl_ln91_41_fu_5806_p3;

assign zext_ln91_83_fu_5840_p1 = shl_ln91_42_fu_5832_p3;

assign zext_ln91_84_fu_6429_p1 = shl_ln91_42_reg_15176;

assign zext_ln91_85_fu_5852_p1 = shl_ln91_43_fu_5844_p3;

assign zext_ln91_86_fu_5887_p1 = tmp_75_fu_5876_p8;

assign zext_ln91_87_fu_5899_p1 = shl_ln91_44_fu_5891_p3;

assign zext_ln91_88_fu_5947_p1 = shl_ln91_45_fu_5939_p3;

assign zext_ln91_89_fu_5973_p1 = tmp_176_fu_5965_p3;

assign zext_ln91_8_fu_4334_p1 = add_ln82_2_fu_4328_p2;

assign zext_ln91_90_fu_5993_p1 = tmp_80_reg_15095;

assign zext_ln91_91_fu_6450_p1 = tmp_80_reg_15095;

assign zext_ln91_92_fu_6003_p1 = shl_ln91_46_fu_5996_p3;

assign zext_ln91_93_fu_6460_p1 = shl_ln91_47_fu_6453_p3;

assign zext_ln91_94_fu_6480_p1 = shl_ln91_48_fu_6473_p3;

assign zext_ln91_95_fu_6517_p1 = tmp_85_reg_15104;

assign zext_ln91_96_fu_6048_p1 = tmp_85_reg_15104;

assign zext_ln91_97_fu_6520_p1 = shl_ln91_49_reg_15201;

assign zext_ln91_98_fu_6058_p1 = shl_ln91_49_fu_6051_p3;

assign zext_ln91_9_fu_4622_p1 = shl_ln91_3_fu_4614_p3;

assign zext_ln91_fu_4284_p1 = add_ln82_fu_4278_p2;

assign zext_ln92_1_fu_5513_p1 = tmp_50_reg_15058;

assign zext_ln92_2_fu_5553_p1 = add_ln92_9_fu_5547_p2;

assign zext_ln92_3_fu_5919_p1 = add_ln92_14_fu_5913_p2;

assign zext_ln92_4_fu_5929_p1 = add_ln92_15_fu_5923_p2;

assign zext_ln92_fu_5510_p1 = tmp_50_reg_15058;

assign zext_ln93_1_fu_6175_p1 = tmp_95_fu_6164_p8;

assign zext_ln93_fu_6570_p1 = tmp_95_reg_15226;

always @ (posedge ap_clk) begin
    zext_ln91_4_reg_14427[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln91_8_reg_14497[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    sub_ln91_1_reg_14891[0] <= 1'b0;
    sext_ln91_4_reg_14896[1:0] <= 2'b00;
    zext_ln91_14_reg_14901[0] <= 1'b0;
    zext_ln91_14_reg_14901[13:9] <= 5'b00000;
    sub_ln91_6_reg_14911[0] <= 1'b0;
    sub_ln91_7_reg_14916[1:0] <= 2'b00;
    add_ln92_reg_14921[0] <= 1'b0;
    zext_ln91_28_reg_14931[2:0] <= 3'b000;
    zext_ln91_28_reg_14931[11] <= 1'b0;
    zext_ln91_47_reg_15043[12:8] <= 5'b00000;
    zext_ln91_48_reg_15048[2:0] <= 3'b000;
    zext_ln91_48_reg_15048[13:11] <= 3'b000;
    add_ln92_8_reg_15068[0] <= 1'b0;
    add_ln92_32_reg_15127[0] <= 1'b0;
    add_ln92_11_reg_15161[0] <= 1'b0;
    sub_ln91_25_reg_15171[0] <= 1'b0;
    shl_ln91_42_reg_15176[1:0] <= 2'b00;
    zext_ln91_92_reg_15191[2:0] <= 3'b000;
    zext_ln91_92_reg_15191[11] <= 1'b0;
    shl_ln91_49_reg_15201[2:0] <= 3'b000;
    zext_ln93_1_reg_15233[14:8] <= 7'b0000000;
    shl_ln91_57_reg_15243[3:0] <= 4'b0000;
    sext_ln91_49_reg_15265[2:0] <= 3'b000;
    add_ln92_41_reg_15270[1:0] <= 2'b00;
    add_ln117_21_reg_15299[0] <= 1'b0;
    add_ln117_29_reg_15304[0] <= 1'b0;
    zext_ln170_reg_15638[16] <= 1'b0;
    zext_ln181_1_reg_16415[12:8] <= 5'b00000;
    zext_ln181_10_reg_16426[12:8] <= 5'b00000;
    zext_ln181_11_reg_16431[11:8] <= 4'b0000;
    zext_ln181_20_reg_16447[12:8] <= 5'b00000;
    zext_ln181_32_reg_16458[11:8] <= 4'b0000;
    zext_ln181_78_reg_16633[12:8] <= 5'b00000;
    zext_ln181_46_reg_16689[12:8] <= 5'b00000;
    zext_ln181_123_reg_16727[12:8] <= 5'b00000;
    sub_ln181_8_reg_16776[0] <= 1'b0;
    zext_ln181_38_reg_16781[2:0] <= 3'b000;
    zext_ln181_38_reg_16781[11] <= 1'b0;
    zext_ln181_55_reg_16792[12:8] <= 5'b00000;
    shl_ln181_15_reg_16800[0] <= 1'b0;
    zext_ln181_62_reg_16807[2:0] <= 3'b000;
    zext_ln181_62_reg_16807[11] <= 1'b0;
    shl_ln181_16_reg_16813[1:0] <= 2'b00;
    zext_ln181_92_reg_16833[11:8] <= 4'b0000;
    select_ln181_73_reg_16845[0] <= 1'b0;
    zext_ln181_135_reg_16875[12:8] <= 5'b00000;
    zext_ln181_143_reg_16888[12:8] <= 5'b00000;
    zext_ln181_155_reg_16900[12:8] <= 5'b00000;
    zext_ln181_93_reg_16967[12:8] <= 5'b00000;
    zext_ln181_111_reg_16987[11:8] <= 4'b0000;
    zext_ln181_66_reg_17069[12:8] <= 5'b00000;
    sub_ln181_47_reg_17079[0] <= 1'b0;
    shl_ln181_45_reg_17094[1:0] <= 2'b00;
    zext_ln181_163_reg_17099[12:8] <= 5'b00000;
    zext_ln181_188_reg_17104[12:8] <= 5'b00000;
    add_ln191_78_reg_17201[0] <= 1'b0;
end

endmodule //kernel
