Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date             : Fri Jul 22 11:02:25 2022
| Host             : erc528-OptiPlex-7050 running 64-bit Ubuntu 20.04.4 LTS
| Command          : report_power -file serial_int_power_routed.rpt -pb serial_int_power_summary_routed.pb -rpx serial_int_power_routed.rpx
| Design           : serial_int
| Device           : xc7a35tftg256-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 302.571 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 302.062                           |
| Device Static (W)        | 0.509                             |
| Effective TJA (C/W)      | 4.9                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   153.363 |    20570 |       --- |             --- |
|   LUT as Logic |   137.391 |     8529 |     20800 |           41.00 |
|   F7/F8 Muxes  |    10.365 |     4351 |     32600 |           13.35 |
|   Register     |     5.579 |     6066 |     41600 |           14.58 |
|   CARRY4       |     0.022 |        4 |      8150 |            0.05 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      632 |       --- |             --- |
| Signals        |   142.090 |     8198 |       --- |             --- |
| Block RAM      |     6.387 |       25 |        50 |           50.00 |
| I/O            |     0.222 |        5 |       170 |            2.94 |
| Static Power   |     0.509 |          |           |                 |
| Total          |   302.571 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   301.727 |     301.372 |      0.356 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.061 |       0.008 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.060 |       0.059 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.499 |       0.481 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------+-----------+
| Name       | Power (W) |
+------------+-----------+
| serial_int |   302.062 |
|   enc_inst |   297.616 |
|     a1     |     6.044 |
|       S4_0 |     3.448 |
|     a10    |     3.062 |
|       S4_0 |     2.400 |
|     a2     |    11.273 |
|       S4_0 |     6.801 |
|     a3     |    12.304 |
|       S4_0 |     7.759 |
|     a4     |    12.686 |
|       S4_0 |     7.899 |
|     a5     |    12.411 |
|       S4_0 |     7.539 |
|     a6     |    12.227 |
|       S4_0 |     7.522 |
|     a7     |    11.468 |
|       S4_0 |     6.859 |
|     a8     |    11.240 |
|       S4_0 |     6.658 |
|     a9     |    11.277 |
|       S4_0 |     6.750 |
|     r1     |    27.970 |
|       t0   |     4.770 |
|       t1   |     4.718 |
|       t2   |     4.775 |
|       t3   |     4.738 |
|     r2     |    28.778 |
|       t0   |     4.714 |
|       t1   |     4.861 |
|       t2   |     4.800 |
|       t3   |     4.920 |
|     r3     |    28.294 |
|       t0   |     4.664 |
|       t1   |     4.699 |
|       t2   |     4.641 |
|       t3   |     4.767 |
|     r4     |    28.197 |
|       t0   |     4.704 |
|       t1   |     4.613 |
|       t2   |     4.749 |
|       t3   |     4.781 |
|     r5     |    27.895 |
|       t0   |     4.649 |
|       t1   |     4.751 |
|       t2   |     4.639 |
|       t3   |     4.632 |
|     r6     |    15.717 |
|       t0   |     4.668 |
|       t1   |     3.036 |
|       t2   |     1.544 |
|       t3   |     1.572 |
|     r7     |     9.846 |
|       t0   |     1.560 |
|       t1   |     1.839 |
|       t2   |     2.433 |
|       t3   |     2.058 |
|     r8     |    11.766 |
|       t0   |     2.380 |
|       t1   |     1.914 |
|       t2   |     2.432 |
|       t3   |     2.183 |
|     r9     |     9.774 |
|       t0   |     1.959 |
|       t1   |     2.140 |
|       t2   |     2.072 |
|       t3   |     2.358 |
|     rf     |     2.967 |
|       S4_1 |     0.565 |
|       S4_2 |     0.460 |
|       S4_3 |     0.552 |
|       S4_4 |     0.483 |
+------------+-----------+


