Source Block: hdl/library/axi_dmac/axi_dmac.v@361:371@HdlIdDef

wire up_req_eot;
wire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;
wire up_response_partial;
wire up_response_valid;
wire up_response_ready;

wire ctrl_enable;
wire ctrl_pause;

wire up_dma_req_valid;

Diff Content:
- 366 wire up_response_ready;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac.v@363:373
wire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;
wire up_response_partial;
wire up_response_valid;
wire up_response_ready;

wire ctrl_enable;
wire ctrl_pause;

wire up_dma_req_valid;
wire up_dma_req_ready;
wire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;

Clone Blocks 2:
hdl/library/axi_dmac/axi_dmac.v@358:368
assign m_src_axi_wid = 'h0;
assign m_src_axi_arid = 'h0;
assign m_src_axi_arlock = 'h0;

wire up_req_eot;
wire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;
wire up_response_partial;
wire up_response_valid;
wire up_response_ready;

wire ctrl_enable;

Clone Blocks 3:
hdl/library/axi_dmac/axi_dmac.v@360:370
assign m_src_axi_arlock = 'h0;

wire up_req_eot;
wire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;
wire up_response_partial;
wire up_response_valid;
wire up_response_ready;

wire ctrl_enable;
wire ctrl_pause;


Clone Blocks 4:
hdl/library/axi_dmac/axi_dmac.v@359:369
assign m_src_axi_arid = 'h0;
assign m_src_axi_arlock = 'h0;

wire up_req_eot;
wire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;
wire up_response_partial;
wire up_response_valid;
wire up_response_ready;

wire ctrl_enable;
wire ctrl_pause;

