$date
	Mon Sep  4 20:21:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_reg_tb $end
$var wire 1 ! E $end
$var reg 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$var reg 1 ! E $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
1$
0#
0"
x!
$end
#5
1#
#10
1%
0#
1"
0$
#15
1&
1#
#20
0#
0"
#25
0%
1'
1#
#30
0#
1"
#35
1%
0&
1!
1#
#40
0#
0"
#45
0%
1&
0'
1#
#50
0#
1"
#55
1%
0&
1'
0!
1#
#60
0#
#65
1&
0'
1!
1#
#70
0#
