// This model is the property of Cypress Semiconductor Corp and is protected 
// by the US copyright laws, any unauthorized copying and distribution is prohibited.
// Cypress reserves the right to change any of the functional specifications without
// any prior notice.
// Cypress is not liable for any damages which may result from the use of this 
// functional model.
//
//  
//	Model:	CY7C1515JV18 2M X 36 QDR(tm)-II Burst-of-4 SRAM
// 	Date:		March 9, 2007
//
//	Revision:	1.0
//
//	Description: 	This is the verilog functional model of the QDR(tm)-II SRAM. This information
//			is confidential. 
//
//	Contact:	MID Applications
//			www.cypress.com/support
//			Cypress Semiconductor, San Jose, CA 
//
//	Revision Hisory
// Rev 1.0 New Model
//	NOTE :	Any setup/hold errors will force input signal to x state
//		or if results indeterninant (write addr) core is reset x
//

`timescale  1ns / 1ps

`define wordsize (36 -1) 	//Size of the data bus to be defined
`define no_words (524288 -1)	//512K x 36 RAM (uses 4)


// Timings for 300 MHz 

`define tcyc	#3.3
`define tkh	#1.32
`define tkl	#1.32
`define tkhkh	#1.49				////  CHECK
`define tkhch	#(0.0:0.9:1.8)			////  CHECK
`define tco	#0.25
`define tdoh	#0.25
`define tccqo   #0.45
`define tcqoh   #0.45	
`define tsa	0.4
`define tsc	0.4
`define tsd	0.3
`define tscddr  0.3
`define tha	0.4
`define thc	0.4
`define thd	0.3
`define thcddr  0.3
`define tclz	0.45
`define tchz	#0.45   

`define tccqo_no_ip_jtr   #0.25      
`define tcqoh_no_ip_jtr   #0.25      
`define tclz_no_ip_jtr   0.25        
`define tchz_no_ip_jtr    #0.25         


/*
//Timings for 250 MHz

`define tcyc    #4
`define tkh     #1.6
`define tkl     #1.6
`define tkhkh   #(2.2:2.5:2.75)        //////   CHECK
`define tkhch   #(0.0:1.2:2.3)
`define tco     #0.25      
`define tdoh    #0.25     
`define tccqo   #0.45
`define tcqoh   #0.45
`define tccqo_no_ip_jtr  #0.25
`define tcqoh_no_ip_jtr  #0.25
`define tsa     0.5
`define tsc     0.5
`define tsd     0.35
`define tha     0.5
`define thc     0.5
`define thd     0.35
`define tclz    0.45
`define tchz    #0.45
`define tclz_no_ip_jtr  0.25       
`define tchz_no_ip_jtr  #0.25      


//Timings for 200 MHz

`define tcyc    #5
`define tkh     #2
`define tkl     #2
`define tkhkh   #(2.2:2.5:2.75)          /////       CHECK
`define tkhch   #(0.0:1.2:2.3)
`define tco     #0.45
`define tdoh    #0.45
`define tccqo   #0.45
`define tcqoh   #0.45
`define tccqo_no_ip_jtr  #0.25
`define tcqoh_no_ip_jtr  #0.25
`define tsa     0.6
`define tsc     0.6
`define tsd     0.4
`define tha     0.6
`define thc     0.6
`define thd     0.4
`define tclz    0.45
`define tchz    #0.45
`define tclz_no_ip_jtr  0.25
`define tchz_no_ip_jtr  #0.25 


*/
// JTAG Definitions
					// State definitions	 Binary	  Hex
					// ------------------------------------
`define reset		4'b1111		// Test-Logic-Reset 	= 1111	  0xF
`define idle		4'b1100		// Run-Test-Idle	= 1100	  0xC
`define select_DR_scan	4'b0111		// Select-DR-scan	= 0111	  0x7
`define select_IR_scan	4'b0100		// Select-IR-scan	= 0100	  0x4
`define capture_DR	4'b0110		// Capture-DR		= 0110	  0x6
`define capture_IR	4'b1110		// Capture-IR		= 1110	  0xE
`define shift_DR	4'b0010		// Shift-DR		= 0010	  0x2
`define shift_IR	4'b1010		// Shift-IR		= 1010	  0xA
`define exit1_DR	4'b0001		// Exit1-DR		= 0001	  0x1
`define exit1_IR	4'b1001		// Exit1-IR		= 1001	  0x9
`define pause_DR	4'b0011		// Pause-DR		= 0011	  0x3
`define pause_IR	4'b1011		// Pause-IR		= 1011	  0xB
`define exit2_DR	4'b0000		// Exit2-DR		= 0000	  0x0
`define exit2_IR	4'b1000		// Exit2-IR		= 1000	  0x8
`define update_DR	4'b0101		// Update-DR		= 0101	  0x5
`define update_IR	4'b1101		// Update-IR		= 1101	  0xD
					// ------------------------------------

					// Command Definitions	 Binary	  Hex
					// ------------------------------------
`define extest		3'b000		// EXTEST		= 000	  0x0
`define idcode		3'b001		// IDCODE		= 001	  0x1
`define samplz		3'b010		// SAMPLE-Z		= 010	  0x2
`define resrv1		3'b011		// reserved		= 011	  0x3
`define sampld		3'b100		// SAMPLE/PRELOAD	= 100	  0x4
`define resrv2		3'b101		// reserved		= 101	  0x5
`define resrv3		3'b110		// reserved		= 110	  0x6
`define bypass		3'b111		// BYPASS		= 111	  0x7
					// ------------------------------------
					// Commands are determined by status of ir_p register.
// JTAG AC Timings					////  CHECK

`define tclkcyc	#100			// TCK cycle time (min)
`define th	#40			// TCK clock high (min)
`define tl	#40			// TCK clock low (min)	
`define ttmss	10			// TMS set-up to TCK clock rise (min)
`define ttdis	10			// TDI set-up to TCK clock rise (min)
`define tcs	10			// Capture set-up to TCK clock rise (min)
`define ttmsh	10			// TMS hold after TCK clock rise (min)
`define ttdih	10			// TDI hold after TCK clock rise (min)
`define tch	10			// Capture hold after TCK clock rise (min)
`define ttdov	#20			// TCK clock LOW to TDO valid (max)
`define ttdox	0			// TCK clock LOW to TDO invalid (min)

`define tdly	#0.05

module cyqdr2_b4(TCK,TMS,TDI,TDO,D, Q, A, K, Kb, C, Cb, RPSb, WPSb, BWS0b, BWS1b,BWS2b,BWS3b,CQ, CQb,ZQ,DOFF);

input 			TCK, TMS, TDI;
output			TDO;

input	[`wordsize:0] 	D;

input 			K, Kb, C, Cb,	// clock inputs
			RPSb, 		// Read Port Select
			WPSb,		// Write Port Select
			BWS0b, BWS1b,BWS2b,BWS3b,	// Byte Write Select
			ZQ,		// Programmable Impedance Pin
			DOFF;		// Internal DLL Off Pin


input [18:0] 		A;		// address busses for a 1024K RAM

inout			CQ, CQb;	// Echo Clock Out
inout [`wordsize:0]	Q;
wire BWS0b_o, BWS1b_o;	//Previous Copy of BWS0 and and BWS1

wire [18:0] A;       	// address input bus

reg [18:0] Read_Address, Read_Address_o,Read_Address_o_o,Read_Address_o_o_o, Write_Address, Write_Address_o, Write_Address_o_o, Write_Address_o_o_o;
reg [18:0] Read_Address_o_o_o_o;

reg 		notifier;	// error support regs

reg 		noti1_0;
reg		noti1_1;
reg 		noti2_0;
reg 		noti2_1;
reg 		noti2_2;
reg 		noti2_3;
reg 		noti2_4;
reg 		noti2_5;
reg 		noti2_6;
reg 		noti2_7;

reg 		noti3_0;
reg 		noti3_1;
reg 		noti4_0;
reg 		noti4_1;

reg  [35:0] temp_reg,temp_reg1,temp1,temp2;
reg  [35:0] mem1 [0:`no_words];	// First Array
reg  [35:0] mem2 [0:`no_words]; // Second Array
reg  [35:0] mem3 [0:`no_words]; // thrid Array
reg  [35:0] mem4 [0:`no_words]; // fourth Array

reg [`wordsize :0] Data_in1, Data_in2; //Temporary location to hold data before being written into array

reg tristate;		// Signal to tristate the output, when no read is being done

reg Byte_write_din1_0,Byte_write_din1_1,Byte_write_din1_2,Byte_write_din1_3,Byte_write_din2_0,Byte_write_din2_1,Byte_write_din2_2,Byte_write_din2_3;
reg rpen_o_o_o_o_o, rpen_o_o_o_o, rpen_o_o_o, rpen_o_o, rpen_o, rpen;
reg rpen_o_tmp;
reg wpen, wpen_o,wpen_o_o,wpen_o_o_o;

reg [35:0] Data_out;

reg Set_CQ_Rise_Flag1, Set_CQb_Rise_Flag1, Set_CQ_Rise_Flag2, Set_CQb_Rise_Flag2, Set_CQ_Fall_Flag1, Set_CQb_Fall_Flag1, Set_CQ_Fall_Flag2, Set_CQb_Fall_Flag2, Modified_Setter, Setter, Single_Dual_Flag, Count_2_10_Flag;

reg echo_clk, echo_clkb, echo_on ,echoclk_hold_clk;
real tcqh,tk1,tk2,text_cyc, tcqh_tmp;        

real test = 1.55;

integer Count2, Count10, Count1000;

integer clockstable_count = 0;

parameter DLL_SwitchingCycles = 3;
parameter Wait_Cycles = (DLL_SwitchingCycles - 1);
parameter Sampling_Time = 5;

reg update_clk, setter_clk, datahold_clk, Clocks_in_Sync;

wire IoutClk = Modified_Setter ? C: K;
wire IoutClkb = Modified_Setter ? Cb: Kb;

// ********** JTAG signals..... ************

reg[3:0] state, prev_state;
reg[2:0] reg_flag;
reg[2:0] instr;
reg	 extest_en;		// Signal designed to indicate when an EXTEST instruction is entered -- active high
reg	 samplz_en;		// Singal designed to indicate when an SAMPLZ instruction is entered -- active high
reg	 extest_oe;		// Controls the output pins during EXTEST. low: high-z, high: enable
reg[31:0] vendor_code;
reg[37:0] preload;

reg chip_oe;			// chip data out tristate control -- low: high-z high: output enable
reg tdo_tristate;		// tdo disable pin -- Controls the state of the tdo pin -- low enable
reg tdo;			// Internal tdo pin
reg shift_out;
integer i;

wire [`wordsize:0]  chip_out =  chip_oe ?  Data_out : 36'bz ;	// data bus coming out from the SRAM
wire cq_out = echo_on ? echo_clk : 1'bz;			// echo clock coming out from the SRAM
wire cqb_out = echo_on ? echo_clkb : 1'bz;			// echo clock coming out from the SRAM

wire TDO =  !tdo_tristate ?  tdo : 1'bz;	// Output TDO pin

// When EXTEST-enable is 0, the data output should use the chip data, when 1, the EXTEST data.
wire [35:0]pre_out = !extest_en ? chip_out[35:0] : preload[35:0];
wire CQ =  !extest_en ? cq_out : preload[36];
wire CQb = !extest_en ? cqb_out : preload[37];

// oe is the output enable for the entire chip. Controlled by extest_oe during EXTEST. Active HIGH.
wire oe = (!extest_en ? chip_oe : extest_oe) && !samplz_en;

// Output buffer logic  
wire[35:0] Q = !oe ? 36'bz : pre_out[35:0];

reg[2:0] ir_p, ir_s;	// Dual Instruction Registers (p=parallel-load, s=shift-load)
reg	 byp;		// Bypass Register
reg[31:0] dir;		// Device Identification Register -- parallel-loaded with Vendor_code during IDCODE instruction
reg[106:0] bsr;		// 109-bit boundary scan register.

// ****************************** End signal definitions *************************************************

initial
	begin

// error signals 
	  notifier 	= 0;
	  noti1_0	= 0;
	  noti1_1	= 0;
	  noti2_0	= 0;
	  noti2_1	= 0;
	  noti2_2	= 0;
	  noti2_3	= 0;
	  noti2_4	= 0;
	  noti2_5	= 0;
	  noti2_6	= 0;
	  noti2_7	= 0;
          noti3_0	= 0;
	  noti3_1	= 0;
	  noti4_0	= 0;
	  noti4_1	= 0;
	  Count2                = -1;
          Count10               = 1;
          Count1000             = 0;
          Single_Dual_Flag      = 0;       ///  Single_Dual_Flag => This flag indicates when switching occurs
          Set_CQ_Rise_Flag1 = 0;
          Set_CQb_Rise_Flag1 = 0;
          Set_CQ_Rise_Flag2 = 0;
          Set_CQb_Rise_Flag2 = 0;
          Set_CQ_Fall_Flag1 = 0;
          Set_CQb_Fall_Flag1 = 0;
          Set_CQ_Fall_Flag2 = 0;
          Set_CQb_Fall_Flag1 = 0;
          Count_2_10_Flag = 0;            /// Count_2_10_Flag = 0  => Count2 is running; Count_2_10_Flag = 1 => Count10 is running;

	  echo_on = 1;
	
	  rpen_o = 1;
	  rpen_o_o = 1;
	  rpen_o_o_o = 1;
	  rpen_o_o_o_o = 1;

	  wpen_o = 1;
	  wpen_o_o = 1;
	  wpen_o_o_o = 1;
end

// We create another internal clock, offset off Kb which can be used to do all updations
always @(IoutClk)
begin
	tk2=tk1;
        tk1=$realtime;
        text_cyc=tk1-tk2;
        tcqh = tcqh_tmp;
        tcqh_tmp = text_cyc - `tclz_no_ip_jtr;  
end


always @(K)        
begin
  //tcqh = tcqh_tmp;
end

initial
begin
        tk1= -`tclz_no_ip_jtr;   
	chip_oe = 0;
	tristate = 1;
	update_clk = 0;
	setter_clk = 0;
end

always @(Kb)
 `tdly update_clk = Kb;

always @(K)
 `tdly setter_clk = K;
always @(IoutClk)
begin
	`tccqo_no_ip_jtr echo_clk = IoutClk;
end

always @(IoutClkb)
begin
	`tccqo_no_ip_jtr echo_clkb = IoutClkb;
end

always @(IoutClk)
begin
    clockstable_count = clockstable_count + 1;
end

always @(IoutClkb)
begin
    //if (clockstable_count > 7)
    if (clockstable_count > 10)
	#tcqh echoclk_hold_clk = IoutClkb;
end

always @(IoutClk)
begin
    //if (clockstable_count > 7)
    if (clockstable_count > 10)
	#tcqh datahold_clk = IoutClkb;
end

always @(echoclk_hold_clk)
begin
	if (echo_clk == 1) echo_clk = 1'b0;
	if (echo_clkb == 1) echo_clkb = 1'b0;
end


//	***	SETUP / HOLD VIOLATIONS		***

always @(noti1_0)
begin
	if ($realtime > 0) 
	   $display("NOTICE      : 020 : Address bus corruption on CLK");
end

always @(noti1_1)
begin
  	if ($realtime > 0) 
      $display("NOTICE      : 020 : Address bus corruption on Clkb");
end

always @(noti2_0)
begin
  	if ($realtime > 0) 
	   $display("NOTICE      : 020 : BWS0 problem on CLK");
end

always @(noti2_1)
begin
  	if ($realtime > 0) 
	   $display("NOTICE      : 020 : BWS1 problem on CLK_n");
end

always @(noti2_2)
begin
  	if ($realtime > 0) 
	   $display("NOTICE      : 020 : BWS0 problem on CLK");
end

always @(noti2_3)
begin
  	if ($realtime > 0) 
   	  $display("NOTICE      : 020 : BWS1 problem on CLK_n");
end

always @(noti2_4)
begin
  	if ($realtime > 0) 
	   $display("NOTICE      : 020 : BWS2 problem on CLK");
end

always @(noti2_5)
begin
  	if ($realtime > 0) 
	   $display("NOTICE      : 020 : BWS2 problem on CLK_n");
end

always @(noti2_6)
begin
  	if ($realtime > 0) 
	   $display("NOTICE      : 020 : BWS3 problem on CLK");
end

always @(noti2_7)
begin
  	if ($realtime > 0) 
   	  $display("NOTICE      : 020 : BWS3 problem on CLK_n");
end

always @(noti3_1)
begin
  	if ($realtime > 0) 
      $display("NOTICE      : 011 : RPS problem on Clk");
end

always @(noti3_1)
begin
  	if ($realtime > 0) 
   	  $display("NOTICE      : 012 : WPS problem on Clk");
end

always @(noti4_0)
begin
  	if ($realtime > 0) 
	   $display("NOTICE      : 013 : D problem on Clk");
end

always @(noti4_1)
begin
  	if ($realtime > 0) 
	   $display("NOTICE      : 014 : D problem on Clkb");
end

// The next process is to check if the clocks are in single clock mode or multi clock mode

always @(posedge K)
begin
        if(Count2 < 2)
                begin
                        Count2 = Count2 +1;
                        Count_2_10_Flag = 0;
                end
end    

always @(negedge K)
	begin
        	if(Count10 == Sampling_Time & Count2 == 2 & Single_Dual_Flag == 0 & Count_2_10_Flag == 1) Count2 = -1;
	end

always @(posedge K)
begin
        if(Count10 < Sampling_Time & Count2 == 2 & Single_Dual_Flag == 0)
                begin
                        Count10 = Count10 +1;
                        Count_2_10_Flag = 1;
                end
end

always @(posedge K)
begin
        if(Count1000 < Wait_Cycles & Count2 == 2 & Single_Dual_Flag == 1) Count1000 <= Count1000 +1;		 /// Count1000 running as toggling occured "Single_Dual_Flag == 1"

        else if(Count1000 == Wait_Cycles & Count2 == 2 & Single_Dual_Flag == 1) //// Count10 has to reset if Count1000 reaches its MAX value
                begin
			Modified_Setter = Setter;
			Count1000 <= 0;
			Single_Dual_Flag = 0;
			Count10 <= 0;
                end
	if(Count10 < Sampling_Time & Count2 == 2 & Single_Dual_Flag == 0)
                begin
                        Count10 <= Count10 +1;
                        Count_2_10_Flag = 1;
                end

	else if (Count10 == Sampling_Time & Count2 == 2 & Single_Dual_Flag == 0 & Count_2_10_Flag == 0) Count10 <= 1;    //// if "Count2" completes 2 cycles Count10 has to reset.

end


always @(posedge K & Count2 < 2)
begin
	if (Count2 == 0)
	begin
		if (C == 1)
			Set_CQ_Rise_Flag1 = 1;
		else
			Set_CQ_Rise_Flag1 = 0;

		if (Cb == 0)
			Set_CQb_Rise_Flag1 = 1;
		else
			Set_CQb_Rise_Flag1 = 0;
	
	end

	if(Count2 == 1)
	begin
		if (C == 1)
			Set_CQ_Rise_Flag2 = 1;
		else
			Set_CQ_Rise_Flag2 = 0;

		if (Cb == 0) 
			Set_CQb_Rise_Flag2 = 1;
		else
			Set_CQb_Rise_Flag2 = 0;
	end
end

always @(negedge K & Count2 < 2)
begin

	if (Count2 == 0)
	begin
		if (C == 1)
			Set_CQ_Fall_Flag1 = 1;
		else
			Set_CQ_Fall_Flag1 = 0;

		if (Cb == 0)
			Set_CQb_Fall_Flag1 = 1;
		else
			Set_CQb_Fall_Flag1 = 0;
	end

	if(Count2 == 1)
	begin
		if (C == 1)
			Set_CQ_Fall_Flag2 = 1;
		else
			Set_CQ_Fall_Flag2 = 0;
		if (Cb == 0)
			Set_CQb_Fall_Flag2 = 1;
		else
			Set_CQb_Fall_Flag2 = 0;

	end

end

// Now use the information provided above and change the CQ clock

always @(negedge setter_clk)
begin

if ((Set_CQ_Rise_Flag1 == 1) & (Set_CQ_Rise_Flag2 == 1) & (Set_CQ_Fall_Flag1 == 0) & (Set_CQ_Fall_Flag2 == 0)  & Count2 == 1)
        begin
                if (Setter == 0)
                        begin
                                Setter = 1;
                                Single_Dual_Flag = 1;
                        end
                else if (Setter == 1 || Setter === 1'bx)
                        begin
                                Setter = 1;
                                Modified_Setter = 1;
                                Single_Dual_Flag = 0;
                        end
        end
else if ((Set_CQ_Rise_Flag1 == 0) & (Set_CQ_Rise_Flag2 == 0) & (Set_CQ_Fall_Flag1 == 1) & (Set_CQ_Fall_Flag2 == 1) & Count2 == 1)
        begin
                if (Setter == 0)
                        begin
                                Setter = 1;
                                Single_Dual_Flag = 1;
                        end
                else if (Setter == 1 || Setter === 1'bx)
                        begin
                                Setter = 1;
                                Modified_Setter = 1;
                                Single_Dual_Flag = 0;
                        end
        end
else if ((Set_CQ_Rise_Flag1 == 0) & (Set_CQb_Rise_Flag1 == 1) & (Set_CQ_Fall_Flag1 == 0) & (Set_CQb_Fall_Flag1 == 1) & (Set_CQ_Rise_Flag2 == 1) & (Set_CQb_Rise_Flag2 == 1) & (Set_CQ_Fall_Flag2 == 0) & (Set_CQb_Fall_Flag2 == 0) & Count2 == 1)  /// This condition and the next one satisfy if the toggling starts just after a half cycle of the first sampling cycle.
        begin
                if (Setter == 0)
                        begin
                                Setter = 1;
                                Single_Dual_Flag = 1;
                        end
                else if (Setter == 1 || Setter === 1'bx)
                        begin
                                Setter = 1;
                                Modified_Setter = 1;
                                Single_Dual_Flag = 0;
                        end
        end

else if ((Set_CQ_Rise_Flag1 == 1) & (Set_CQb_Rise_Flag1 == 0) & (Set_CQ_Fall_Flag1 == 1) & (Set_CQb_Fall_Flag1 == 0) & (Set_CQ_Rise_Flag2 == 0) & (Set_CQb_Rise_Flag2 == 0) & (Set_CQ_Fall_Flag2 == 1) & (Set_CQb_Fall_Flag2 == 1) & Count2 == 1)
        begin
                if (Setter == 0)
                        begin
                                Setter = 1;
                                Single_Dual_Flag = 1;
                        end
                else if (Setter == 1 || Setter === 1'bx)
                        begin
                                Setter = 1;
                                Modified_Setter = 1;
                                Single_Dual_Flag = 0;
                        end
        end

else if (Count2 == 1)
        begin
                if (Setter == 1)
                        begin
                                Setter = 0;
                                Single_Dual_Flag = 1;
                        end
                else if (Setter == 0 || Setter === 1'bx)
                        begin
                                Setter = 0;
                                Modified_Setter = 0;
                                Single_Dual_Flag = 0;
                        end
        end


end

// Now for checking if the input clock and the Iout clock are skewed

always @(posedge K)
begin
	if (Count2 == 3 & Setter == 1)
		Clocks_in_Sync = 1;
	else if (IoutClk == 1) 
		Clocks_in_Sync = 1;
	else if (IoutClk == 0)
		Clocks_in_Sync = 0;
end


// This assignment should allow us to look at RP on the next rising edge, without any changes. 
//Modified by Wipro  
always @(negedge IoutClk)
begin
	if (Clocks_in_Sync == 1)
	begin
	  if (rpen_o_o == 0 || rpen_o_o_o == 0 || rpen_o_o_o_o == 0)
		chip_oe = `tchz_no_ip_jtr 1;

	  else
		chip_oe = `tchz_no_ip_jtr 0;

	end

	if (Clocks_in_Sync == 0)
	begin
	  if (rpen_o_o == 0 || rpen_o_o_o == 0 || rpen_o_o_o_o == 0)
		chip_oe = `tchz_no_ip_jtr 1;

	  else
		chip_oe = `tchz_no_ip_jtr 0;

	end
	
end

always @(datahold_clk)
begin
	if(chip_oe == 1) Data_out = 36'bz;
end

// We also need to look at the past and present conditions of read/write port selct to complete read/write blocking

always @(posedge K)
begin

	rpen_o_o_o_o = rpen_o_o_o;
//	rpen_o_o_o = rpen_o_o;
	rpen_o_o = rpen_o;

	if (rpen_o == 0)
		rpen_o = 1;
	else
		rpen_o = RPSb;

	wpen_o_o_o = wpen_o_o;
	wpen_o_o = wpen_o;
 
	if (wpen_o == 0) 
		wpen_o = 1;
	else if((RPSb == 0 && rpen_o_o == 0) || RPSb != 0 )
		wpen_o = WPSb;
	else
		wpen_o = 1;

end

/*
//intermediate stage
always @(posedge IoutClkb)
begin
    rpen_o_tmp = rpen_o;
end
*/


always @(posedge Kb)
begin
   
   rpen_o_o_o_o_o = rpen_o_o_o_o;
	rpen_o_o_o = rpen_o_o;

end

always @(posedge K)
begin

	Read_Address_o_o_o = Read_Address_o_o;
	//Read_Address_o_o = Read_Address_o;
	Read_Address_o = Read_Address;

	Read_Address = A;
end 

always @(posedge Kb)
begin

   Read_Address_o_o_o_o = Read_Address_o_o_o;
	//Read_Address_o_o_o = Read_Address_o_o;
	Read_Address_o_o = Read_Address_o;
	//Read_Address_o = Read_Address;
	//Read_Address = A;

end
/*
always @(posedge IoutClkb)
begin
   Read_Address_o_o_o_o = Read_Address_o_o_o;
	//Read_Address_o_o_o = Read_Address_o_o;
	Read_Address_o_o = Read_Address_o;
	//Read_Address_o = Read_Address;
	//Read_Address = A;
end
*/
always @(posedge K)
begin
	Write_Address_o_o_o = Write_Address_o_o;
	Write_Address_o_o = Write_Address_o;
	Write_Address_o = Write_Address;
	Write_Address = A;
end

always @(posedge IoutClk)
begin
	if(Clocks_in_Sync == 1)
	begin
		if (rpen_o_o_o == 0)
		begin
			Data_out = `tco  mem2[Read_Address_o_o];
			temp1 = mem2[Read_Address];
						//$display("burst 2", $time);
		end

		else if (rpen_o_o_o_o_o == 0)
		   begin
			Data_out = `tco mem4[Read_Address_o_o_o_o];
						//$display("burst 4", $time);
			end
	end
	else
	begin
		if(rpen_o_o_o == 0)
		   begin
			Data_out = `tco  mem2[Read_Address_o_o];
						//$display("burst 2", $time);
			end
		else if (rpen_o_o_o_o_o == 0)
		   begin
			Data_out = `tco mem4[Read_Address_o_o_o_o];
						//$display("burst 4", $time);
			end
	end
end

// This process is to pump out the data on the rising edge of CQb

always @(posedge IoutClkb)
begin
	if(Clocks_in_Sync == 1)
	begin
		if (rpen_o_o == 0)
		   begin
			Data_out =  `tco mem1[Read_Address_o];
   		   //$display("burst 1", $time);
   		   end
		else if (rpen_o_o_o_o == 0)
			begin
			Data_out = `tco mem3[Read_Address_o_o_o];
		//	$display("burst 3", $time);
			end 
	end
	else
	begin
//		if (rpen_o_o_o == 0)		/// takes into account if there  is skew b/w K & C
		if (rpen_o_o == 0)
		   begin
			Data_out =  `tco mem1[Read_Address_o];
		//				$display("burst 1", $time);
			end
		else if (rpen_o_o_o_o == 0)
//		if (rpen_o_o_o == 0)
         begin
			Data_out = `tco mem3[Read_Address_o_o_o];
		//				$display("burst 3", $time);
			end
	end
end

//Edited nsl -- Added tristate control hardware to cut off the data after the minimum hold time...

always @(posedge update_clk)
begin
//	if (rpen_o_o == 0 || rpen_o_o_o == 0) // commented july 21
	if (rpen_o_o == 0 || rpen_o_o_o == 0 || rpen_o_o_o_o == 0)
		tristate = `tchz 0;
	else
		tristate = `tchz 1;
end

always @(datahold_clk)
begin
	if(tristate == 0) Data_out = 36'bz; 
	if(echo_clk == 1) echo_clk = 1'b0;
	if(echo_clkb == 0) echo_clkb = 1'b1;
end

// Write control

always @(posedge update_clk)
begin
	if (wpen_o_o == 0)
	begin
		if (Byte_write_din1_0 == 0)
		begin
			temp_reg = mem1[Write_Address_o];
			temp_reg[8:0] = Data_in1[8:0];
			mem1[Write_Address_o] = temp_reg;
		end
		if (Byte_write_din1_1 == 0)
		begin
			temp_reg = mem1[Write_Address_o];
			temp_reg[17:9] = Data_in1[17:9];
			mem1[Write_Address_o] = temp_reg;
		end
		if (Byte_write_din1_2 == 0)
		begin
			temp_reg = mem1[Write_Address_o];
			temp_reg[26:18] = Data_in1[26:18];
			mem1[Write_Address_o] = temp_reg;
		end
		if (Byte_write_din1_3 == 0)
		begin
			temp_reg = mem1[Write_Address_o];
			temp_reg[35:27] = Data_in1[35:27];
			mem1[Write_Address_o] = temp_reg;
		end

		if (Byte_write_din2_0 == 0)
		begin
			temp_reg = mem2[Write_Address_o];
			temp_reg[8:0] = Data_in2[8:0];
			mem2[Write_Address_o] = temp_reg;
		end
		if (Byte_write_din2_1 == 0)
		begin
			temp_reg = mem2[Write_Address_o];
			temp_reg[17:9] = Data_in2[17:9];
			mem2[Write_Address_o] = temp_reg;
		end
		if (Byte_write_din2_2 == 0)
		begin
			temp_reg = mem2[Write_Address_o];
			temp_reg[26:18] = Data_in2[26:18];
			mem2[Write_Address_o] = temp_reg;
		end
		if (Byte_write_din2_3 == 0)
		begin
			temp_reg = mem2[Write_Address_o];
			temp_reg[35:27] = Data_in2[35:27];
			mem2[Write_Address_o] = temp_reg;
		end
		
	end

      if(wpen_o_o_o == 0)
	begin
		if (Byte_write_din1_0 == 0)
		begin
			temp_reg = mem3[Write_Address_o_o];
			temp_reg[8:0] = Data_in1[8:0];
			mem3[Write_Address_o_o] = temp_reg;
		end
		if (Byte_write_din1_1 == 0)
		begin
			temp_reg = mem3[Write_Address_o_o];
			temp_reg[17:9] = Data_in1[17:9];
			mem3[Write_Address_o_o] = temp_reg;
		end
		if (Byte_write_din1_2 == 0)
		begin
			temp_reg = mem3[Write_Address_o_o];
			temp_reg[26:18] = Data_in1[26:18];
			mem3[Write_Address_o_o] = temp_reg;
		end
		if (Byte_write_din1_3 == 0)
		begin
			temp_reg = mem3[Write_Address_o_o];
			temp_reg[35:27] = Data_in1[35:27];
			mem3[Write_Address_o_o] = temp_reg;
		end

		if (Byte_write_din2_0 == 0)
		begin
			temp_reg = mem4[Write_Address_o_o];
			temp_reg[8:0] = Data_in2[8:0];
			mem4[Write_Address_o_o] = temp_reg;
		end
		if (Byte_write_din2_1 == 0)
		begin
			temp_reg = mem4[Write_Address_o_o];
			temp_reg[17:9] = Data_in2[17:9];
			mem4[Write_Address_o_o] = temp_reg;
		end
		if (Byte_write_din2_2 == 0)
		begin
			temp_reg = mem4[Write_Address_o_o];
			temp_reg[26:18] = Data_in2[26:18];
			mem4[Write_Address_o_o] = temp_reg;
		end
		if (Byte_write_din2_3 == 0)
		begin
			temp_reg = mem4[Write_Address_o_o];
			temp_reg[35:27] = Data_in2[35:27];
			mem4[Write_Address_o_o] = temp_reg;
		end
	end
end

always @(posedge K)
begin

	Byte_write_din1_0  <= BWS0b;
	Byte_write_din1_1  <= BWS1b;
	Byte_write_din1_2  <= BWS2b;
	Byte_write_din1_3  <= BWS3b;


	Data_in1 <= D;  
end

always @(posedge Kb)
begin

	Byte_write_din2_0  <= BWS0b;
	Byte_write_din2_1  <= BWS1b;
	Byte_write_din2_2  <= BWS2b;
	Byte_write_din2_3  <= BWS3b;
	Data_in2 <= D;
end
// **********************************************************
// ******************** JTAG Section ************************ 
// **********************************************************

//---------- Initial statements --------------//

initial
begin 
	state = `reset;
	prev_state = `reset;
	vendor_code = 32'b00111010011011100100000001101001;	// IDCODE for QDR2 CY7C1315BV18 device. This may not be changed.
	tdo_tristate = 1;
	extest_en = 0;
	samplz_en = 0;
	extest_oe = 0;
#0.1;
	ir_p = `idcode;
end

//------ State Control - TAP controller ------//   

always @(posedge TCK)	
begin
	prev_state = state;
	if (TMS == 0)
		begin
			if (state == `reset)			`tdly state = `idle;
			else if (state == `idle)		`tdly state = `idle;
			else if (state == `select_DR_scan)	`tdly state = `capture_DR;
		 	else if (state == `select_IR_scan)	`tdly state = `capture_IR;
			else if (state == `capture_DR)		`tdly state = `shift_DR;
			else if (state == `capture_IR)		`tdly state = `shift_IR;
			else if (state == `shift_DR)		`tdly state = `shift_DR;
			else if (state == `shift_IR)		`tdly state = `shift_IR;
			else if (state == `exit1_DR)		`tdly state = `pause_DR;
			else if (state == `exit1_IR)		`tdly state = `pause_IR;
			else if (state == `pause_DR)		`tdly state = `pause_DR;
			else if (state == `pause_IR)		`tdly state = `pause_IR;
			else if (state == `exit2_DR)		`tdly state = `shift_DR;
			else if (state == `exit2_IR)		`tdly state = `shift_IR;
			else if (state == `update_DR)		`tdly state = `idle;
			else if (state == `update_IR)		`tdly state = `idle;
		end
	else if (TMS == 1)
		begin
			if (state == `reset)			`tdly state = `reset;
			else if (state == `idle)		`tdly state = `select_DR_scan;
			else if (state == `select_DR_scan)	`tdly state = `select_IR_scan;
			else if (state == `select_IR_scan)	`tdly state = `reset;
			else if (state == `capture_DR)		`tdly state = `exit1_DR;
			else if (state == `capture_IR)		`tdly state = `exit1_IR;
			else if (state == `shift_DR)		`tdly state = `exit1_DR;
			else if (state == `shift_IR)		`tdly state = `exit1_IR;
			else if (state == `exit1_DR)		`tdly state = `update_DR;
			else if (state == `exit1_IR)		`tdly state = `update_IR;
			else if (state == `pause_DR)		`tdly state = `exit2_DR;
			else if (state == `pause_IR)		`tdly state = `exit2_IR;
			else if (state == `exit2_DR)		`tdly state = `update_DR;
			else if (state == `exit2_IR)		`tdly state = `update_IR;
			else if (state == `update_DR)		`tdly state = `select_DR_scan;
			else if (state == `update_IR)		`tdly state = `select_DR_scan;
		end
	else state = prev_state;
end

// -- When in reset mode, the selected instruction should be IDCODE -- //

always @(state)
begin
	if (state == `reset)
		begin
			ir_p = `idcode;
			extest_oe = 1'b0;
		end
	else if (state == `shift_IR)
		shift_out = ir_s[0];
	else if (state == `shift_DR)
	begin
		case (ir_p)
			`extest:	shift_out = bsr[0];
			`samplz:	shift_out = bsr[0];
			`sampld:	shift_out = bsr[0];
			`idcode:	shift_out = dir[0];
			`bypass:	shift_out = byp;
			default:	shift_out = 1'bx;
		endcase
	end		
	else	shift_out = 1'bx;
end

always @(ir_p)
begin
	case(ir_p)
		`extest:	instr = `extest;
		`idcode:	instr = `idcode;
		`samplz:	instr = `samplz;
		`sampld:	instr = `sampld;
		`bypass:	instr = `bypass;
		`resrv1:	instr = `resrv1;
		`resrv2:	instr = `resrv2;
		`resrv3:	instr = `resrv3;
		default:	instr = `resrv3;
	endcase
end

always @(instr)
begin
	if (instr == `extest)
		begin
			extest_en = 1;
			samplz_en = 0;
		end
	else if (instr == `samplz)
		begin
			extest_en = 0;
			samplz_en = 1;
		end
	else
		begin
			extest_en = 0;
			samplz_en = 0;
		end
end

always @(tdo_tristate)
begin
	if (tdo_tristate == 1)
		tdo = 1'bx;
end

always @(negedge TCK)
begin

	case (state)
		`shift_DR:
			begin	
				tdo_tristate = `ttdov 0;
				tdo = shift_out;
			end
		`shift_IR:
			begin
				tdo_tristate = `ttdov 0;
				tdo = shift_out;
			end
		`update_IR:
			begin
				tdo_tristate = 1;
				ir_p = ir_s;
			end
		`update_DR:
			begin
				tdo_tristate = 1;
				if (ir_p == `sampld || ir_p == `extest)
					begin

						preload[0] = bsr[9];
						preload[1] = bsr[13];
						preload[2] = bsr[17];
						preload[3] = bsr[21];
						preload[4] = bsr[25];
						preload[5] = bsr[30];
						preload[6] = bsr[34];
						preload[7] = bsr[38];
						preload[8] = bsr[42];
						preload[9] = bsr[12];
						preload[10] = bsr[16];
						preload[11] = bsr[20];
						preload[12] = bsr[24];
						preload[13] = bsr[29];
						preload[14] = bsr[33];
						preload[15] = bsr[37];
						preload[16] = bsr[41];
						preload[17] = bsr[45];
						preload[18] = bsr[65];
						preload[19] = bsr[69];
						preload[20] = bsr[73];
						preload[21] = bsr[77];
						preload[22] = bsr[81];
						preload[23] = bsr[86];
						preload[24] = bsr[90];
						preload[25] = bsr[94];
						preload[26] = bsr[98];
						preload[27] = bsr[68];
						preload[28] = bsr[72];
						preload[29] = bsr[76];
						preload[30] = bsr[80];
						preload[31] = bsr[85];
						preload[32] = bsr[89];
						preload[33] = bsr[93];
						preload[34] = bsr[97];
						preload[35] = bsr[101];
						preload[36] = bsr[46];		//CQ
						preload[37] = bsr[64];		//CQ_n
						extest_oe = bsr[108];		//Extest Output enable;

					end
			end
		default:	tdo_tristate = 1;
	endcase
end

always @(posedge TCK)
begin

	case (state)
		`capture_IR:
			ir_s = 3'b001;

		`capture_DR:
			begin
				if (instr == `bypass)
						byp = 1'b0;
				else if(instr == `idcode)
						dir = vendor_code;
				else if(instr == `sampld || instr == `samplz || instr == `extest)
					begin
		bsr[108:0] = 108'bx;
		bsr[0]	= Cb;
		bsr[1]	= C;
		bsr[2]	= A[0];
		bsr[3]	= A[1];
		bsr[4]	= A[2];
		bsr[5]	= A[3];
		bsr[6]	= A[4];
		bsr[7]	= A[5];
		bsr[8]	= A[6];
		bsr[9]	= Q[0];
		bsr[10]	= D[0];
		bsr[11]	= D[9];
		bsr[12]	= Q[9];
		bsr[13]	= Q[1];
		bsr[14]	= D[1];
		bsr[15]	= D[10];
		bsr[16]	= Q[10];
		bsr[17]	= Q[2];
		bsr[18]	= D[2];
		bsr[19]	= D[11];
		bsr[20]	= Q[11];
		bsr[21]	= Q[3];
		bsr[22]	= D[3];
		bsr[23]	= D[12];
		bsr[24]	= Q[12];
		bsr[25]	= Q[4];
		bsr[26]	= D[4];
		bsr[27]	= ZQ;
		bsr[28]	= D[13];
		bsr[29]	= Q[13];
		bsr[30]	= Q[5];
		bsr[31]	= D[5];
		bsr[32]	= D[14];
		bsr[33]	= Q[14];
		bsr[34]	= Q[6];
		bsr[35]	= D[6];
		bsr[36]	= D[15];
		bsr[37]	= Q[15];
		bsr[38]	= Q[7];
		bsr[39]	= D[7];
		bsr[40]	= D[16];
		bsr[41]	= Q[16];
		bsr[42]	= Q[8];
		bsr[43]	= D[8];
		bsr[44]	= D[17];
		bsr[45]	= Q[17];
		bsr[46]	= CQ;
            	bsr[47]	= 1'b0;
		bsr[48]	= A[7];
		bsr[49]	= A[8];
		bsr[50]	= A[9];
		bsr[51]	= 1'b0;
		bsr[52]	= RPSb;
		bsr[53]	= BWS1b;
		bsr[54]	= BWS0b;
		bsr[55]	= K;
		bsr[56]	= Kb;
		bsr[57]	= BWS3b;
		bsr[58]	= BWS2b;
		bsr[59]	= WPSb;
		bsr[60]	= A[10];
		bsr[61]	= A[11];
		bsr[62]	= A[12];
		bsr[63]	= 1'b0;
		bsr[64]	= CQb;
		bsr[65]	= Q[18];
		bsr[66]	= D[18];
		bsr[67]	= D[27];
		bsr[68]	= Q[27];
		bsr[69]	= Q[19];
		bsr[70]	= D[19];
		bsr[71]	= D[28];
		bsr[72]	= Q[28];
		bsr[73]	= Q[20];
		bsr[74]	= D[20];
		bsr[75]	= D[29];
		bsr[76]	= Q[29];
		bsr[77]	= Q[21];
		bsr[78]	= D[21];
		bsr[79]	= D[30];
		bsr[80]	= Q[30];
		bsr[81]	= Q[22];
		bsr[82]	= D[22];
		bsr[83]	= DOFF;
		bsr[84]	= D[31];
		bsr[85]	= Q[31];
		bsr[86]	= Q[23];
		bsr[87]	= D[23];
		bsr[88]	= D[32];
		bsr[89]	= Q[32];
		bsr[90]	= Q[24];
		bsr[91]	= D[24];
		bsr[92]	= D[33];
		bsr[93]	= Q[33];
		bsr[94]	= Q[25];
		bsr[95]	= D[25];
		bsr[96]	= D[34];
		bsr[97]	= Q[34];
		bsr[98]	= Q[26];
		bsr[99]	= D[26];
		bsr[100]= D[35];
		bsr[101]= Q[35];
		bsr[102]= A[13];
		bsr[103]= A[14];
		bsr[104]= A[15];
		bsr[105]= A[16];
		bsr[106]= A[17];
		bsr[107]= A[18];
		bsr[108]= extest_oe;
					end
			end

		`shift_IR:
			begin
				ir_s[0] = ir_s[1];
				ir_s[1] = ir_s[2];
				ir_s[2] = TDI;
				shift_out = ir_s[0];			 			 		
			end		

		`shift_DR:
			begin
				byp = TDI;
				for(i=0; i<=30; i=i+1)
					dir[i] = dir[i+1];
				dir[31] = TDI;

				case (instr)
					`bypass:	shift_out = byp;

					`idcode:	shift_out = dir[0];

					`sampld:
						begin
							for(i=0; i<=107; i=i+1)
								bsr[i] = bsr[i+1];
							bsr[108] = TDI;
							shift_out = bsr[0];
						end
					`samplz:
						begin
							shift_out = bsr[0];
							for(i=0; i<=107; i=i+1)
								bsr[i] = bsr[i+1];
							bsr[108] = TDI;
							shift_out = bsr[0];
						end
					`extest:
						begin
							shift_out = bsr[0];
							for(i=0; i<=107; i=i+1)
								bsr[i] = bsr[i+1];
							bsr[108] = TDI;
							shift_out = bsr[0];
						end	
					default:	shift_out = TDI;
				endcase
			end
	endcase

end
specify
// specify the setup and hold checks

$setuphold(posedge K, BWS0b,  `tsc, `thc, noti2_0);
$setuphold(posedge Kb, BWS0b, `tsc, `thc, noti2_1);
$setuphold(posedge K, BWS1b,  `tsc, `thc, noti2_2);
$setuphold(posedge Kb, BWS1b, `tsc, `thc, noti2_3);

$setuphold(posedge K, BWS2b,  `tsc, `thc, noti2_4);
$setuphold(posedge Kb, BWS2b, `tsc, `thc, noti2_5);
$setuphold(posedge K, BWS3b,  `tsc, `thc, noti2_6);
$setuphold(posedge Kb, BWS3b, `tsc, `thc, noti2_7);

$setuphold(posedge K, RPSb,  `tsc, `thc, noti3_0);
$setuphold(posedge K, WPSb, `tsc, `thc, noti3_1);

$setuphold(negedge K, D,  `tsd, `thd, noti4_0);
$setuphold(posedge Kb, D, `tsd, `thd, noti4_1);

$setuphold(posedge K, A, `tsa, `tha, noti1_0);

endspecify

endmodule



