#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a03ebccd90 .scope module, "reg_file_tb" "reg_file_tb" 2 3;
 .timescale -9 -12;
v000002a03ec2d1d0_0 .var "clk", 0 0;
v000002a03ec2d130_0 .var "r_addr1", 4 0;
v000002a03ec2d450_0 .var "r_addr2", 4 0;
v000002a03ec2d4f0_0 .net "r_data1", 31 0, L_000002a03ec2ef00;  1 drivers
v000002a03ec2ebe0_0 .net "r_data2", 31 0, L_000002a03ec2f040;  1 drivers
v000002a03ec2fc20_0 .var "w_addr", 4 0;
v000002a03ec2e640_0 .var "w_data", 31 0;
v000002a03ec2f220_0 .var "we", 0 0;
S_000002a03ebca990 .scope module, "dut" "register" 2 12, 3 1 0, S_000002a03ebccd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "r_addr1";
    .port_info 3 /INPUT 5 "r_addr2";
    .port_info 4 /INPUT 5 "w_addr";
    .port_info 5 /INPUT 32 "w_data";
    .port_info 6 /OUTPUT 32 "r_data1";
    .port_info 7 /OUTPUT 32 "r_data2";
v000002a03eba2b70_0 .net *"_ivl_0", 31 0, L_000002a03ec2fa40;  1 drivers
v000002a03eba2d90_0 .net *"_ivl_10", 31 0, L_000002a03ec2ea00;  1 drivers
v000002a03ebcb4b0_0 .net *"_ivl_12", 6 0, L_000002a03ec2f2c0;  1 drivers
L_000002a03ec30140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a03ebcab20_0 .net *"_ivl_15", 1 0, L_000002a03ec30140;  1 drivers
v000002a03ec2d6d0_0 .net *"_ivl_18", 31 0, L_000002a03ec2fe00;  1 drivers
L_000002a03ec30188 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a03ec2d770_0 .net *"_ivl_21", 26 0, L_000002a03ec30188;  1 drivers
L_000002a03ec301d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a03ec2dd10_0 .net/2u *"_ivl_22", 31 0, L_000002a03ec301d0;  1 drivers
v000002a03ec2d270_0 .net *"_ivl_24", 0 0, L_000002a03ec2f360;  1 drivers
L_000002a03ec30218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a03ec2d590_0 .net/2u *"_ivl_26", 31 0, L_000002a03ec30218;  1 drivers
v000002a03ec2d8b0_0 .net *"_ivl_28", 31 0, L_000002a03ec2e8c0;  1 drivers
L_000002a03ec30068 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a03ec2def0_0 .net *"_ivl_3", 26 0, L_000002a03ec30068;  1 drivers
v000002a03ec2d630_0 .net *"_ivl_30", 6 0, L_000002a03ec2fcc0;  1 drivers
L_000002a03ec30260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a03ec2d310_0 .net *"_ivl_33", 1 0, L_000002a03ec30260;  1 drivers
L_000002a03ec300b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a03ec2d9f0_0 .net/2u *"_ivl_4", 31 0, L_000002a03ec300b0;  1 drivers
v000002a03ec2d950_0 .net *"_ivl_6", 0 0, L_000002a03ec2ee60;  1 drivers
L_000002a03ec300f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a03ec2d3b0_0 .net/2u *"_ivl_8", 31 0, L_000002a03ec300f8;  1 drivers
v000002a03ec2da90_0 .net "clk", 0 0, v000002a03ec2d1d0_0;  1 drivers
v000002a03ec2d810_0 .net "r_addr1", 4 0, v000002a03ec2d130_0;  1 drivers
v000002a03ec2db30_0 .net "r_addr2", 4 0, v000002a03ec2d450_0;  1 drivers
v000002a03ec2df90_0 .net "r_data1", 31 0, L_000002a03ec2ef00;  alias, 1 drivers
v000002a03ec2dbd0_0 .net "r_data2", 31 0, L_000002a03ec2f040;  alias, 1 drivers
v000002a03ec2dc70 .array "regs", 0 31, 31 0;
v000002a03ec2ddb0_0 .net "w_addr", 4 0, v000002a03ec2fc20_0;  1 drivers
v000002a03ec2d090_0 .net "w_data", 31 0, v000002a03ec2e640_0;  1 drivers
v000002a03ec2de50_0 .net "we", 0 0, v000002a03ec2f220_0;  1 drivers
E_000002a03ebc8d40 .event posedge, v000002a03ec2da90_0;
L_000002a03ec2fa40 .concat [ 5 27 0 0], v000002a03ec2d130_0, L_000002a03ec30068;
L_000002a03ec2ee60 .cmp/eq 32, L_000002a03ec2fa40, L_000002a03ec300b0;
L_000002a03ec2ea00 .array/port v000002a03ec2dc70, L_000002a03ec2f2c0;
L_000002a03ec2f2c0 .concat [ 5 2 0 0], v000002a03ec2d130_0, L_000002a03ec30140;
L_000002a03ec2ef00 .functor MUXZ 32, L_000002a03ec2ea00, L_000002a03ec300f8, L_000002a03ec2ee60, C4<>;
L_000002a03ec2fe00 .concat [ 5 27 0 0], v000002a03ec2d450_0, L_000002a03ec30188;
L_000002a03ec2f360 .cmp/eq 32, L_000002a03ec2fe00, L_000002a03ec301d0;
L_000002a03ec2e8c0 .array/port v000002a03ec2dc70, L_000002a03ec2fcc0;
L_000002a03ec2fcc0 .concat [ 5 2 0 0], v000002a03ec2d450_0, L_000002a03ec30260;
L_000002a03ec2f040 .functor MUXZ 32, L_000002a03ec2e8c0, L_000002a03ec30218, L_000002a03ec2f360, C4<>;
    .scope S_000002a03ebca990;
T_0 ;
    %wait E_000002a03ebc8d40;
    %load/vec4 v000002a03ec2de50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000002a03ec2ddb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002a03ec2d090_0;
    %load/vec4 v000002a03ec2ddb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a03ec2dc70, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a03ebccd90;
T_1 ;
    %vpi_call 2 24 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a03ebccd90 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002a03ebccd90;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000002a03ec2d1d0_0;
    %inv;
    %store/vec4 v000002a03ec2d1d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a03ebccd90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a03ec2d1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a03ec2f220_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a03ec2d130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a03ec2d450_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a03ec2fc20_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a03ec2e640_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a03ec2d130_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 45 "$display", "Test 1: r0 = %d (expected 0)", v000002a03ec2d4f0_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a03ec2fc20_0, 0, 5;
    %pushi/vec4 305441741, 0, 32;
    %store/vec4 v000002a03ec2e640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a03ec2f220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a03ec2f220_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a03ec2d130_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 58 "$display", "Test 2: r0 after write = %d (expected 0)", v000002a03ec2d4f0_0 {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002a03ec2fc20_0, 0, 5;
    %pushi/vec4 2863289685, 0, 32;
    %store/vec4 v000002a03ec2e640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a03ec2f220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a03ec2f220_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002a03ec2d130_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 71 "$display", "Test 3: r5 = %h (expected AAAA5555)", v000002a03ec2d4f0_0 {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002a03ec2fc20_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002a03ec2e640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a03ec2f220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a03ec2f220_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002a03ec2d450_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 84 "$display", "Test 4: r10 = %h (expected DEADBEEF)", v000002a03ec2ebe0_0 {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002a03ec2d130_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002a03ec2d450_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 92 "$display", "Test 5: r5=%h  r10=%h", v000002a03ec2d4f0_0, v000002a03ec2ebe0_0 {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register.v";
