
*** Running vivado
    with args -log Top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
Finished Parsing XDC File [/home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1239.301 ; gain = 325.793 ; free physical = 10954 ; free virtual = 29153
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1312.336 ; gain = 65.031 ; free physical = 10946 ; free virtual = 29146
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c4d9efcb

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c4d9efcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1714.766 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28798

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1c4d9efcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1714.766 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28798

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1c4d9efcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1714.766 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28798

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.766 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28798
Ending Logic Optimization Task | Checksum: 1c4d9efcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1714.766 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28798

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c4d9efcb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1714.766 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28798
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.766 ; gain = 475.465 ; free physical = 10599 ; free virtual = 28798
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1746.781 ; gain = 0.000 ; free physical = 10597 ; free virtual = 28798
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.runs/impl_1/Top_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.797 ; gain = 0.000 ; free physical = 10595 ; free virtual = 28795
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.797 ; gain = 0.000 ; free physical = 10595 ; free virtual = 28795

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: aaf481a8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1778.797 ; gain = 0.000 ; free physical = 10595 ; free virtual = 28795
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: aaf481a8

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1794.805 ; gain = 16.008 ; free physical = 10593 ; free virtual = 28792

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: aaf481a8

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1794.805 ; gain = 16.008 ; free physical = 10593 ; free virtual = 28792

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: aaf481a8

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1794.805 ; gain = 16.008 ; free physical = 10593 ; free virtual = 28792
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15c8006f8

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1794.805 ; gain = 16.008 ; free physical = 10593 ; free virtual = 28792

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 1f7711c1a

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1794.805 ; gain = 16.008 ; free physical = 10593 ; free virtual = 28792
Phase 1.2 Build Placer Netlist Model | Checksum: 1f7711c1a

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1794.805 ; gain = 16.008 ; free physical = 10593 ; free virtual = 28792

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1f7711c1a

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1794.805 ; gain = 16.008 ; free physical = 10593 ; free virtual = 28792
Phase 1.3 Constrain Clocks/Macros | Checksum: 1f7711c1a

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1794.805 ; gain = 16.008 ; free physical = 10593 ; free virtual = 28792
Phase 1 Placer Initialization | Checksum: 1f7711c1a

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1794.805 ; gain = 16.008 ; free physical = 10593 ; free virtual = 28792

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 199101fa0

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10587 ; free virtual = 28787

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199101fa0

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10587 ; free virtual = 28787

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 218c6260c

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10588 ; free virtual = 28787

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c8d5dc2c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10588 ; free virtual = 28787

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786
Phase 3.4 Small Shape Detail Placement | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786
Phase 3 Detail Placement | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e31a3266

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786
Ending Placer Task | Checksum: 18b074dd6

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1853.828 ; gain = 75.031 ; free physical = 10586 ; free virtual = 28786
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1853.828 ; gain = 0.000 ; free physical = 10585 ; free virtual = 28786
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1853.828 ; gain = 0.000 ; free physical = 10584 ; free virtual = 28784
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1853.828 ; gain = 0.000 ; free physical = 10584 ; free virtual = 28784
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1853.828 ; gain = 0.000 ; free physical = 10584 ; free virtual = 28784
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d97bc886 ConstDB: 0 ShapeSum: b18b8550 RouteDB: 0

Phase 1 Build RT Design
/opt/Xilinx/Vivado/2015.4/bin/loader: line 164: 27765 Killed                  "$RDI_PROG" "$@"

*** Running vivado
    with args -log Top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
Finished Parsing XDC File [/home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1239.305 ; gain = 325.793 ; free physical = 10952 ; free virtual = 29152
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1316.340 ; gain = 69.031 ; free physical = 10947 ; free virtual = 29148
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1ba94f898

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ba94f898

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.770 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28799

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1ba94f898

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.770 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28799

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1ba94f898

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.770 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28799

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.770 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28799
Ending Logic Optimization Task | Checksum: 1ba94f898

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1714.770 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28799

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ba94f898

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.770 ; gain = 0.000 ; free physical = 10599 ; free virtual = 28799
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.770 ; gain = 475.465 ; free physical = 10599 ; free virtual = 28799
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1746.785 ; gain = 0.000 ; free physical = 10598 ; free virtual = 28799
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.runs/impl_1/Top_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.801 ; gain = 0.000 ; free physical = 10596 ; free virtual = 28796
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.801 ; gain = 0.000 ; free physical = 10596 ; free virtual = 28796

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: aaf481a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1778.801 ; gain = 0.000 ; free physical = 10596 ; free virtual = 28796
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: aaf481a8

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1794.809 ; gain = 16.008 ; free physical = 10597 ; free virtual = 28797

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: aaf481a8

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1794.809 ; gain = 16.008 ; free physical = 10597 ; free virtual = 28797

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: aaf481a8

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1794.809 ; gain = 16.008 ; free physical = 10597 ; free virtual = 28797
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15c8006f8

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1794.809 ; gain = 16.008 ; free physical = 10597 ; free virtual = 28797

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 253c5be32

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1794.809 ; gain = 16.008 ; free physical = 10597 ; free virtual = 28797
Phase 1.2 Build Placer Netlist Model | Checksum: 253c5be32

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1794.809 ; gain = 16.008 ; free physical = 10597 ; free virtual = 28797

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 253c5be32

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1794.809 ; gain = 16.008 ; free physical = 10597 ; free virtual = 28797
Phase 1.3 Constrain Clocks/Macros | Checksum: 253c5be32

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1794.809 ; gain = 16.008 ; free physical = 10597 ; free virtual = 28797
Phase 1 Placer Initialization | Checksum: 253c5be32

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1794.809 ; gain = 16.008 ; free physical = 10597 ; free virtual = 28797

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 21f95796b

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10594 ; free virtual = 28794

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21f95796b

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10594 ; free virtual = 28794

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e9211791

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10594 ; free virtual = 28794

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20b0545ac

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10594 ; free virtual = 28794

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792
Phase 3.4 Small Shape Detail Placement | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792
Phase 3 Detail Placement | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1d16d98

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792
Ending Placer Task | Checksum: 19620111c

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1845.828 ; gain = 67.027 ; free physical = 10592 ; free virtual = 28792
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1845.828 ; gain = 0.000 ; free physical = 10591 ; free virtual = 28792
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1845.828 ; gain = 0.000 ; free physical = 10591 ; free virtual = 28791
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1845.828 ; gain = 0.000 ; free physical = 10590 ; free virtual = 28790
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1845.828 ; gain = 0.000 ; free physical = 10590 ; free virtual = 28790
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e4948bcc ConstDB: 0 ShapeSum: b18b8550 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 51cd58de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1850.473 ; gain = 4.645 ; free physical = 10494 ; free virtual = 28694

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 51cd58de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1855.461 ; gain = 9.633 ; free physical = 10463 ; free virtual = 28664
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 93663eb9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.461 ; gain = 13.633 ; free physical = 10459 ; free virtual = 28660

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 134fa27e5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.461 ; gain = 13.633 ; free physical = 10459 ; free virtual = 28660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: d706b24d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.461 ; gain = 13.633 ; free physical = 10459 ; free virtual = 28660
Phase 4 Rip-up And Reroute | Checksum: d706b24d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.461 ; gain = 13.633 ; free physical = 10459 ; free virtual = 28660

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: d706b24d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.461 ; gain = 13.633 ; free physical = 10459 ; free virtual = 28660

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: d706b24d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.461 ; gain = 13.633 ; free physical = 10459 ; free virtual = 28660

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0117994 %
  Global Horizontal Routing Utilization  = 0.0402134 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 15.3153%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
Phase 7 Route finalize | Checksum: d706b24d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1860.461 ; gain = 14.633 ; free physical = 10459 ; free virtual = 28659

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d706b24d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.461 ; gain = 16.633 ; free physical = 10457 ; free virtual = 28657

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 180901921

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.461 ; gain = 16.633 ; free physical = 10457 ; free virtual = 28657
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.461 ; gain = 16.633 ; free physical = 10457 ; free virtual = 28657

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.461 ; gain = 16.633 ; free physical = 10457 ; free virtual = 28657
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1862.461 ; gain = 0.000 ; free physical = 10456 ; free virtual = 28656
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.runs/impl_1/Top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2171.602 ; gain = 245.094 ; free physical = 10139 ; free virtual = 28342
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Top.hwdef
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 10:39:26 2018...

*** Running vivado
    with args -log Top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace

*** Halting run - EA reset detected ***



    while executing
"start_step write_bitstream"
    (file "Top.tcl" line 48)
INFO: [Common 17-206] Exiting Vivado at Thu Oct 18 07:55:37 2018...
