{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430010288489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430010288490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 22:04:48 2015 " "Processing started: Sat Apr 25 22:04:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430010288490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430010288490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bmul32 -c bmul32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bmul32 -c bmul32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430010288490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430010289036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmul32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bmul32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bmul32-circuits " "Found design unit 1: bmul32-circuits" {  } { { "bmul32.vhd" "" { Text "C:/Vhdl/Exercicio 3/bmul32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430010289553 ""} { "Info" "ISGN_ENTITY_NAME" "1 bmul32 " "Found entity 1: bmul32" {  } { { "bmul32.vhd" "" { Text "C:/Vhdl/Exercicio 3/bmul32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430010289553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430010289553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "badd32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file badd32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 badd32-circuits " "Found design unit 1: badd32-circuits" {  } { { "badd32.vhd" "" { Text "C:/Vhdl/Exercicio 3/badd32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430010289576 ""} { "Info" "ISGN_ENTITY_NAME" "1 badd32 " "Found entity 1: badd32" {  } { { "badd32.vhd" "" { Text "C:/Vhdl/Exercicio 3/badd32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430010289576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430010289576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32-behavior " "Found design unit 1: add32-behavior" {  } { { "add32.vhd" "" { Text "C:/Vhdl/Exercicio 3/add32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430010289590 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.vhd" "" { Text "C:/Vhdl/Exercicio 3/add32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430010289590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430010289590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fadd-circuits " "Found design unit 1: fadd-circuits" {  } { { "fadd.vhd" "" { Text "C:/Vhdl/Exercicio 3/fadd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430010289596 ""} { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "fadd.vhd" "" { Text "C:/Vhdl/Exercicio 3/fadd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430010289596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430010289596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bmul32 " "Elaborating entity \"bmul32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430010289657 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zer bmul32.vhd(12) " "VHDL Signal Declaration warning at bmul32.vhd(12): used explicit default value for signal \"zer\" because signal was never assigned a value" {  } { { "bmul32.vhd" "" { Text "C:/Vhdl/Exercicio 3/bmul32.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1430010289683 "|bmul32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "badd32 badd32:a0 " "Elaborating entity \"badd32\" for hierarchy \"badd32:a0\"" {  } { { "bmul32.vhd" "a0" { Text "C:/Vhdl/Exercicio 3/bmul32.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430010289686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nc1 badd32.vhd(36) " "Verilog HDL or VHDL warning at badd32.vhd(36): object \"nc1\" assigned a value but never read" {  } { { "badd32.vhd" "" { Text "C:/Vhdl/Exercicio 3/badd32.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430010289709 "|bmul32|badd32:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 badd32:a0\|add32:a1 " "Elaborating entity \"add32\" for hierarchy \"badd32:a0\|add32:a1\"" {  } { { "badd32.vhd" "a1" { Text "C:/Vhdl/Exercicio 3/badd32.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430010289711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadd badd32:a0\|fadd:a2 " "Elaborating entity \"fadd\" for hierarchy \"badd32:a0\|fadd:a2\"" {  } { { "badd32.vhd" "a2" { Text "C:/Vhdl/Exercicio 3/badd32.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430010289728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1430010291855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430010293988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430010293988 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1694 " "Implemented 1694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430010294188 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430010294188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1566 " "Implemented 1566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430010294188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430010294188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430010294208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 25 22:04:54 2015 " "Processing ended: Sat Apr 25 22:04:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430010294208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430010294208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430010294208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430010294208 ""}
