// Seed: 3996359345
module module_0 (
    input  wor  id_0,
    output wire id_1,
    output tri1 id_2,
    input  wor  id_3,
    input  tri0 id_4
);
  logic id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output wor id_2
    , id_10,
    input tri id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wire id_6,
    input wire id_7,
    output tri1 id_8
);
  wire id_11 = {(-1 * id_11++ - -1), -1 == id_0};
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_7,
      id_7
  );
  assign modCall_1.id_1 = 0;
  wire id_12;
endmodule
