// Seed: 3571540007
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2
);
  logic id_4;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wor id_6,
    input supply1 id_7,
    inout uwire id_8,
    input wand id_9,
    input wor id_10,
    input tri0 id_11,
    input wand id_12,
    output wire id_13,
    input uwire id_14,
    output wire id_15
);
  module_0 modCall_1 (
      id_6,
      id_2,
      id_14
  );
endmodule
