[board]
type=System
children=cache_hierarchy clk_domain dvfs_handler memory processor workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=true
init_param=0
m5ops_base=0
mem_mode=atomic
mem_ranges=0:1073741824
memories=board.memory.mem_ctrl.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=board.workload
system_port=board.cache_hierarchy.membus.cpu_side_ports[0]

[board.cache_hierarchy]
type=SubSystem
children=dptw_caches0 dptw_caches1 dptw_caches2 dptw_caches3 dptw_caches4 dptw_caches5 dptw_caches6 dptw_caches7 iptw_caches0 iptw_caches1 iptw_caches2 iptw_caches3 iptw_caches4 iptw_caches5 iptw_caches6 iptw_caches7 l1dcaches0 l1dcaches1 l1dcaches2 l1dcaches3 l1dcaches4 l1dcaches5 l1dcaches6 l1dcaches7 l1icaches0 l1icaches1 l1icaches2 l1icaches3 l1icaches4 l1icaches5 l1icaches6 l1icaches7 membus
eventq_index=0
thermal_domain=Null

[board.cache_hierarchy.dptw_caches0]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches0.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches0.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches0.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores0.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[4]

[board.cache_hierarchy.dptw_caches0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches0.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches0.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches0.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches0.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches0.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches0.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches0.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches1]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches1.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches1.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches1.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores1.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[9]

[board.cache_hierarchy.dptw_caches1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches1.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches1.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches1.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches1.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches1.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches1.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches1.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches2]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches2.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches2.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores2.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[14]

[board.cache_hierarchy.dptw_caches2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches2.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches2.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches2.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches2.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches2.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches3]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches3.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches3.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches3.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores3.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[19]

[board.cache_hierarchy.dptw_caches3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches3.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches3.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches3.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches3.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches3.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches3.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches3.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches4]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches4.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches4.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches4.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores4.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[24]

[board.cache_hierarchy.dptw_caches4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches4.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches4.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches4.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches4.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches4.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches4.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches4.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches5]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches5.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches5.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches5.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores5.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[29]

[board.cache_hierarchy.dptw_caches5.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches5.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches5.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches5.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches5.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches5.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches5.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches5.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches6]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches6.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches6.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches6.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores6.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[34]

[board.cache_hierarchy.dptw_caches6.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches6.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches6.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches6.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches6.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches6.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches6.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches6.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches7]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches7.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches7.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches7.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores7.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[39]

[board.cache_hierarchy.dptw_caches7.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches7.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches7.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches7.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.dptw_caches7.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches7.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches7.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches7.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches0]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches0.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches0.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches0.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores0.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[3]

[board.cache_hierarchy.iptw_caches0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches0.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches0.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches0.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches0.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches0.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches0.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches0.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches1]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches1.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches1.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches1.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores1.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[8]

[board.cache_hierarchy.iptw_caches1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches1.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches1.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches1.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches1.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches1.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches1.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches1.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches2]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches2.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches2.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores2.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[13]

[board.cache_hierarchy.iptw_caches2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches2.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches2.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches2.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches2.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches2.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches3]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches3.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches3.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches3.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores3.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[18]

[board.cache_hierarchy.iptw_caches3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches3.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches3.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches3.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches3.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches3.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches3.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches3.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches4]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches4.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches4.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches4.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores4.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[23]

[board.cache_hierarchy.iptw_caches4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches4.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches4.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches4.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches4.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches4.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches4.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches4.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches5]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches5.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches5.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches5.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores5.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[28]

[board.cache_hierarchy.iptw_caches5.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches5.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches5.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches5.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches5.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches5.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches5.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches5.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches6]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches6.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches6.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches6.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores6.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[33]

[board.cache_hierarchy.iptw_caches6.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches6.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches6.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches6.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches6.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches6.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches6.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches6.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches7]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches7.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches7.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches7.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores7.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[38]

[board.cache_hierarchy.iptw_caches7.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches7.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches7.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches7.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.iptw_caches7.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches7.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches7.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches7.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches0]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches0.power_state
prefetcher=board.cache_hierarchy.l1dcaches0.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches0.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1dcaches0.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.cores0.core.dcache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[2]

[board.cache_hierarchy.l1dcaches0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches0.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches0.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1dcaches0.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1dcaches0.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches0.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches0.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1dcaches0.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1dcaches0.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches0.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches0.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches0.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches0.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1dcaches0.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches0.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches1]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches1.power_state
prefetcher=board.cache_hierarchy.l1dcaches1.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches1.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1dcaches1.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.cores1.core.dcache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[7]

[board.cache_hierarchy.l1dcaches1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches1.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches1.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1dcaches1.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1dcaches1.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches1.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches1.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1dcaches1.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1dcaches1.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches1.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches1.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches1.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches1.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1dcaches1.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches1.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches2]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches2.power_state
prefetcher=board.cache_hierarchy.l1dcaches2.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches2.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1dcaches2.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.cores2.core.dcache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[12]

[board.cache_hierarchy.l1dcaches2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches2.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches2.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1dcaches2.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1dcaches2.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches2.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches2.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1dcaches2.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1dcaches2.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches2.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches2.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches2.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1dcaches2.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches3]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches3.power_state
prefetcher=board.cache_hierarchy.l1dcaches3.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches3.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1dcaches3.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.cores3.core.dcache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[17]

[board.cache_hierarchy.l1dcaches3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches3.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches3.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1dcaches3.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1dcaches3.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches3.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches3.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1dcaches3.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1dcaches3.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches3.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches3.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches3.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches3.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1dcaches3.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches3.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches4]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches4.power_state
prefetcher=board.cache_hierarchy.l1dcaches4.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches4.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1dcaches4.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.cores4.core.dcache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[22]

[board.cache_hierarchy.l1dcaches4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches4.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches4.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1dcaches4.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1dcaches4.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches4.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches4.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1dcaches4.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1dcaches4.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches4.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches4.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches4.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches4.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1dcaches4.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches4.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches5]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches5.power_state
prefetcher=board.cache_hierarchy.l1dcaches5.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches5.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1dcaches5.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.cores5.core.dcache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[27]

[board.cache_hierarchy.l1dcaches5.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches5.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches5.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1dcaches5.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1dcaches5.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches5.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches5.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1dcaches5.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1dcaches5.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches5.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches5.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches5.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches5.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1dcaches5.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches5.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches6]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches6.power_state
prefetcher=board.cache_hierarchy.l1dcaches6.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches6.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1dcaches6.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.cores6.core.dcache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[32]

[board.cache_hierarchy.l1dcaches6.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches6.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches6.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1dcaches6.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1dcaches6.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches6.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches6.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1dcaches6.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1dcaches6.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches6.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches6.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches6.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches6.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1dcaches6.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches6.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches7]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches7.power_state
prefetcher=board.cache_hierarchy.l1dcaches7.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches7.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1dcaches7.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.cores7.core.dcache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[37]

[board.cache_hierarchy.l1dcaches7.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches7.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches7.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1dcaches7.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1dcaches7.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches7.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches7.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1dcaches7.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1dcaches7.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches7.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches7.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1dcaches7.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches7.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1dcaches7.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches7.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches0]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches0.power_state
prefetcher=board.cache_hierarchy.l1icaches0.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches0.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches0.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores0.core.icache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[1]

[board.cache_hierarchy.l1icaches0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches0.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches0.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1icaches0.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1icaches0.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches0.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches0.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1icaches0.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1icaches0.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches0.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches0.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches0.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches0.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches0.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches0.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches1]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches1.power_state
prefetcher=board.cache_hierarchy.l1icaches1.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches1.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches1.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores1.core.icache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[6]

[board.cache_hierarchy.l1icaches1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches1.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches1.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1icaches1.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1icaches1.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches1.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches1.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1icaches1.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1icaches1.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches1.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches1.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches1.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches1.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches1.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches1.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches2]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches2.power_state
prefetcher=board.cache_hierarchy.l1icaches2.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches2.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches2.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores2.core.icache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[11]

[board.cache_hierarchy.l1icaches2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches2.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches2.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1icaches2.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1icaches2.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches2.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches2.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1icaches2.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1icaches2.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches2.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches2.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches2.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches2.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches3]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches3.power_state
prefetcher=board.cache_hierarchy.l1icaches3.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches3.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches3.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores3.core.icache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[16]

[board.cache_hierarchy.l1icaches3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches3.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches3.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1icaches3.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1icaches3.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches3.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches3.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1icaches3.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1icaches3.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches3.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches3.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches3.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches3.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches3.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches3.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches4]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches4.power_state
prefetcher=board.cache_hierarchy.l1icaches4.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches4.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches4.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores4.core.icache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[21]

[board.cache_hierarchy.l1icaches4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches4.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches4.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1icaches4.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1icaches4.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches4.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches4.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1icaches4.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1icaches4.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches4.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches4.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches4.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches4.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches4.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches4.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches5]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches5.power_state
prefetcher=board.cache_hierarchy.l1icaches5.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches5.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches5.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores5.core.icache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[26]

[board.cache_hierarchy.l1icaches5.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches5.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches5.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1icaches5.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1icaches5.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches5.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches5.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1icaches5.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1icaches5.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches5.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches5.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches5.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches5.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches5.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches5.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches6]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches6.power_state
prefetcher=board.cache_hierarchy.l1icaches6.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches6.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches6.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores6.core.icache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[31]

[board.cache_hierarchy.l1icaches6.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches6.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches6.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1icaches6.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1icaches6.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches6.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches6.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1icaches6.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1icaches6.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches6.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches6.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches6.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches6.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches6.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches6.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches7]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches7.power_state
prefetcher=board.cache_hierarchy.l1icaches7.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches7.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches7.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.cores7.core.icache_port
mem_side=board.cache_hierarchy.membus.cpu_side_ports[36]

[board.cache_hierarchy.l1icaches7.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches7.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=4
distance=0
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches7.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
sys=board
table_assoc=4
table_entries=64
table_indexing_policy=board.cache_hierarchy.l1icaches7.prefetcher.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l1icaches7.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches7.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches7.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[board.cache_hierarchy.l1icaches7.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[board.cache_hierarchy.l1icaches7.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches7.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches7.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1icaches7.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches7.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches7.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches7.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.membus.power_state
response_latency=2
snoop_filter=board.cache_hierarchy.membus.snoop_filter
snoop_response_latency=4
system=board
use_default_range=false
width=64
cpu_side_ports=board.system_port board.cache_hierarchy.l1icaches0.mem_side board.cache_hierarchy.l1dcaches0.mem_side board.cache_hierarchy.iptw_caches0.mem_side board.cache_hierarchy.dptw_caches0.mem_side board.processor.cores0.core.interrupts.int_requestor board.cache_hierarchy.l1icaches1.mem_side board.cache_hierarchy.l1dcaches1.mem_side board.cache_hierarchy.iptw_caches1.mem_side board.cache_hierarchy.dptw_caches1.mem_side board.processor.cores1.core.interrupts.int_requestor board.cache_hierarchy.l1icaches2.mem_side board.cache_hierarchy.l1dcaches2.mem_side board.cache_hierarchy.iptw_caches2.mem_side board.cache_hierarchy.dptw_caches2.mem_side board.processor.cores2.core.interrupts.int_requestor board.cache_hierarchy.l1icaches3.mem_side board.cache_hierarchy.l1dcaches3.mem_side board.cache_hierarchy.iptw_caches3.mem_side board.cache_hierarchy.dptw_caches3.mem_side board.processor.cores3.core.interrupts.int_requestor board.cache_hierarchy.l1icaches4.mem_side board.cache_hierarchy.l1dcaches4.mem_side board.cache_hierarchy.iptw_caches4.mem_side board.cache_hierarchy.dptw_caches4.mem_side board.processor.cores4.core.interrupts.int_requestor board.cache_hierarchy.l1icaches5.mem_side board.cache_hierarchy.l1dcaches5.mem_side board.cache_hierarchy.iptw_caches5.mem_side board.cache_hierarchy.dptw_caches5.mem_side board.processor.cores5.core.interrupts.int_requestor board.cache_hierarchy.l1icaches6.mem_side board.cache_hierarchy.l1dcaches6.mem_side board.cache_hierarchy.iptw_caches6.mem_side board.cache_hierarchy.dptw_caches6.mem_side board.processor.cores6.core.interrupts.int_requestor board.cache_hierarchy.l1icaches7.mem_side board.cache_hierarchy.l1dcaches7.mem_side board.cache_hierarchy.iptw_caches7.mem_side board.cache_hierarchy.dptw_caches7.mem_side board.processor.cores7.core.interrupts.int_requestor
default=board.cache_hierarchy.membus.badaddr_responder.pio
mem_side_ports=board.memory.mem_ctrl.port board.processor.cores0.core.interrupts.pio board.processor.cores0.core.interrupts.int_responder board.processor.cores1.core.interrupts.pio board.processor.cores1.core.interrupts.int_responder board.processor.cores2.core.interrupts.pio board.processor.cores2.core.interrupts.int_responder board.processor.cores3.core.interrupts.pio board.processor.cores3.core.interrupts.int_responder board.processor.cores4.core.interrupts.pio board.processor.cores4.core.interrupts.int_responder board.processor.cores5.core.interrupts.pio board.processor.cores5.core.interrupts.int_responder board.processor.cores6.core.interrupts.pio board.processor.cores6.core.interrupts.int_responder board.processor.cores7.core.interrupts.pio board.processor.cores7.core.interrupts.int_responder

[board.cache_hierarchy.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=board.cache_hierarchy.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.cache_hierarchy.membus.default

[board.cache_hierarchy.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=board

[board.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=board.clk_domain.voltage_domain

[board.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[board.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=board.clk_domain
transition_latency=100000000

[board.memory]
type=SubSystem
children=mem_ctrl
eventq_index=0
thermal_domain=Null

[board.memory.mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=85
write_low_thresh_perc=50
port=board.cache_hierarchy.membus.mem_side_ports[0]

[board.memory.mem_ctrl.dram]
type=DRAMInterface
children=power_state
IDD0=0.048
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.043000000000000003
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.037
IDD3P12=0.0
IDD4R=0.135
IDD4R2=0.0
IDD4W=0.123
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
beats_per_clock=2
burst_length=8
clk_domain=board.clk_domain
collect_stats=true
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=1073741824
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=board.memory.mem_ctrl.dram.power_state
range=0:1073741824
ranks_per_channel=2
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tCWL=14160
tPPD=0
tRAS=32000
tRCD=14160
tRCD_WR=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=21000
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128
writeable=true

[board.memory.mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor]
type=SubSystem
children=cores0 cores1 cores2 cores3 cores4 cores5 cores6 cores7
eventq_index=0
thermal_domain=Null

[board.processor.cores0]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores0.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state probeListener tracer workload
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=0
decoder=board.processor.cores0.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.cores0.core.interrupts
isa=board.processor.cores0.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores0.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores0.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores0.core.tracer
width=1
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.l1dcaches0.cpu_side
icache_port=board.cache_hierarchy.l1icaches0.cpu_side

[board.processor.cores0.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores0.core.isa

[board.processor.cores0.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores0.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[5]
int_responder=board.cache_hierarchy.membus.mem_side_ports[2]
pio=board.cache_hierarchy.membus.mem_side_ports[1]

[board.processor.cores0.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores0.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores0.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores0.core.mmu.dtb
eventq_index=0
itb=board.processor.cores0.core.mmu.itb

[board.processor.cores0.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores0.core.mmu.dtb.walker

[board.processor.cores0.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores0.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches0.cpu_side

[board.processor.cores0.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores0.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores0.core.mmu.itb.walker

[board.processor.cores0.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores0.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches0.cpu_side

[board.processor.cores0.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores0.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores0.core.probeListener]
type=LocalInstTracker
eventq_index=0
inst_threshold=100000
manager=board.processor.cores0.core
start_listening=0

[board.processor.cores0.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores0.core.tracer.disassembler
eventq_index=0

[board.processor.cores0.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.cores0.core.workload]
type=Process
cmd=/workspaces/2024/materials/03-Developing-gem5-models/09-extending-gem5-models/simple-omp-workload/simple_workload
cwd=/workspaces/2024/materials/03-Developing-gem5-models/09-extending-gem5-models/01-local-inst-tracker
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=/workspaces/2024/materials/03-Developing-gem5-models/09-extending-gem5-models/simple-omp-workload/simple_workload
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=board
uid=100
useArchPT=false

[board.processor.cores1]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores1.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state probeListener tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=1
decoder=board.processor.cores1.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.cores1.core.interrupts
isa=board.processor.cores1.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores1.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores1.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores1.core.tracer
width=1
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.l1dcaches1.cpu_side
icache_port=board.cache_hierarchy.l1icaches1.cpu_side

[board.processor.cores1.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores1.core.isa

[board.processor.cores1.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores1.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[10]
int_responder=board.cache_hierarchy.membus.mem_side_ports[4]
pio=board.cache_hierarchy.membus.mem_side_ports[3]

[board.processor.cores1.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores1.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores1.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores1.core.mmu.dtb
eventq_index=0
itb=board.processor.cores1.core.mmu.itb

[board.processor.cores1.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores1.core.mmu.dtb.walker

[board.processor.cores1.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores1.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches1.cpu_side

[board.processor.cores1.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores1.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores1.core.mmu.itb.walker

[board.processor.cores1.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores1.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches1.cpu_side

[board.processor.cores1.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores1.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores1.core.probeListener]
type=LocalInstTracker
eventq_index=0
inst_threshold=100000
manager=board.processor.cores1.core
start_listening=0

[board.processor.cores1.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores1.core.tracer.disassembler
eventq_index=0

[board.processor.cores1.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.cores2]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores2.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state probeListener tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=2
decoder=board.processor.cores2.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.cores2.core.interrupts
isa=board.processor.cores2.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores2.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores2.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores2.core.tracer
width=1
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.l1dcaches2.cpu_side
icache_port=board.cache_hierarchy.l1icaches2.cpu_side

[board.processor.cores2.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores2.core.isa

[board.processor.cores2.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores2.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[15]
int_responder=board.cache_hierarchy.membus.mem_side_ports[6]
pio=board.cache_hierarchy.membus.mem_side_ports[5]

[board.processor.cores2.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores2.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores2.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores2.core.mmu.dtb
eventq_index=0
itb=board.processor.cores2.core.mmu.itb

[board.processor.cores2.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores2.core.mmu.dtb.walker

[board.processor.cores2.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores2.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches2.cpu_side

[board.processor.cores2.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores2.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores2.core.mmu.itb.walker

[board.processor.cores2.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores2.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches2.cpu_side

[board.processor.cores2.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores2.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores2.core.probeListener]
type=LocalInstTracker
eventq_index=0
inst_threshold=100000
manager=board.processor.cores2.core
start_listening=0

[board.processor.cores2.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores2.core.tracer.disassembler
eventq_index=0

[board.processor.cores2.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.cores3]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores3.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state probeListener tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=3
decoder=board.processor.cores3.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.cores3.core.interrupts
isa=board.processor.cores3.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores3.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores3.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores3.core.tracer
width=1
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.l1dcaches3.cpu_side
icache_port=board.cache_hierarchy.l1icaches3.cpu_side

[board.processor.cores3.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores3.core.isa

[board.processor.cores3.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores3.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[20]
int_responder=board.cache_hierarchy.membus.mem_side_ports[8]
pio=board.cache_hierarchy.membus.mem_side_ports[7]

[board.processor.cores3.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores3.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores3.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores3.core.mmu.dtb
eventq_index=0
itb=board.processor.cores3.core.mmu.itb

[board.processor.cores3.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores3.core.mmu.dtb.walker

[board.processor.cores3.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores3.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches3.cpu_side

[board.processor.cores3.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores3.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores3.core.mmu.itb.walker

[board.processor.cores3.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores3.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches3.cpu_side

[board.processor.cores3.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores3.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores3.core.probeListener]
type=LocalInstTracker
eventq_index=0
inst_threshold=100000
manager=board.processor.cores3.core
start_listening=0

[board.processor.cores3.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores3.core.tracer.disassembler
eventq_index=0

[board.processor.cores3.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.cores4]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores4.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state probeListener tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=4
decoder=board.processor.cores4.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.cores4.core.interrupts
isa=board.processor.cores4.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores4.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores4.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores4.core.tracer
width=1
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.l1dcaches4.cpu_side
icache_port=board.cache_hierarchy.l1icaches4.cpu_side

[board.processor.cores4.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores4.core.isa

[board.processor.cores4.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores4.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[25]
int_responder=board.cache_hierarchy.membus.mem_side_ports[10]
pio=board.cache_hierarchy.membus.mem_side_ports[9]

[board.processor.cores4.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores4.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores4.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores4.core.mmu.dtb
eventq_index=0
itb=board.processor.cores4.core.mmu.itb

[board.processor.cores4.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores4.core.mmu.dtb.walker

[board.processor.cores4.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores4.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches4.cpu_side

[board.processor.cores4.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores4.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores4.core.mmu.itb.walker

[board.processor.cores4.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores4.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches4.cpu_side

[board.processor.cores4.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores4.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores4.core.probeListener]
type=LocalInstTracker
eventq_index=0
inst_threshold=100000
manager=board.processor.cores4.core
start_listening=0

[board.processor.cores4.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores4.core.tracer.disassembler
eventq_index=0

[board.processor.cores4.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.cores5]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores5.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state probeListener tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=5
decoder=board.processor.cores5.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.cores5.core.interrupts
isa=board.processor.cores5.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores5.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores5.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores5.core.tracer
width=1
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.l1dcaches5.cpu_side
icache_port=board.cache_hierarchy.l1icaches5.cpu_side

[board.processor.cores5.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores5.core.isa

[board.processor.cores5.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores5.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[30]
int_responder=board.cache_hierarchy.membus.mem_side_ports[12]
pio=board.cache_hierarchy.membus.mem_side_ports[11]

[board.processor.cores5.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores5.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores5.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores5.core.mmu.dtb
eventq_index=0
itb=board.processor.cores5.core.mmu.itb

[board.processor.cores5.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores5.core.mmu.dtb.walker

[board.processor.cores5.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores5.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches5.cpu_side

[board.processor.cores5.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores5.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores5.core.mmu.itb.walker

[board.processor.cores5.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores5.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches5.cpu_side

[board.processor.cores5.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores5.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores5.core.probeListener]
type=LocalInstTracker
eventq_index=0
inst_threshold=100000
manager=board.processor.cores5.core
start_listening=0

[board.processor.cores5.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores5.core.tracer.disassembler
eventq_index=0

[board.processor.cores5.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.cores6]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores6.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state probeListener tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=6
decoder=board.processor.cores6.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.cores6.core.interrupts
isa=board.processor.cores6.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores6.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores6.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores6.core.tracer
width=1
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.l1dcaches6.cpu_side
icache_port=board.cache_hierarchy.l1icaches6.cpu_side

[board.processor.cores6.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores6.core.isa

[board.processor.cores6.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores6.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[35]
int_responder=board.cache_hierarchy.membus.mem_side_ports[14]
pio=board.cache_hierarchy.membus.mem_side_ports[13]

[board.processor.cores6.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores6.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores6.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores6.core.mmu.dtb
eventq_index=0
itb=board.processor.cores6.core.mmu.itb

[board.processor.cores6.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores6.core.mmu.dtb.walker

[board.processor.cores6.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores6.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches6.cpu_side

[board.processor.cores6.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores6.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores6.core.mmu.itb.walker

[board.processor.cores6.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores6.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches6.cpu_side

[board.processor.cores6.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores6.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores6.core.probeListener]
type=LocalInstTracker
eventq_index=0
inst_threshold=100000
manager=board.processor.cores6.core
start_listening=0

[board.processor.cores6.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores6.core.tracer.disassembler
eventq_index=0

[board.processor.cores6.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.cores7]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores7.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state probeListener tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=7
decoder=board.processor.cores7.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.cores7.core.interrupts
isa=board.processor.cores7.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores7.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores7.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores7.core.tracer
width=1
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.l1dcaches7.cpu_side
icache_port=board.cache_hierarchy.l1icaches7.cpu_side

[board.processor.cores7.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores7.core.isa

[board.processor.cores7.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores7.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[40]
int_responder=board.cache_hierarchy.membus.mem_side_ports[16]
pio=board.cache_hierarchy.membus.mem_side_ports[15]

[board.processor.cores7.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores7.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores7.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores7.core.mmu.dtb
eventq_index=0
itb=board.processor.cores7.core.mmu.itb

[board.processor.cores7.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores7.core.mmu.dtb.walker

[board.processor.cores7.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores7.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches7.cpu_side

[board.processor.cores7.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores7.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores7.core.mmu.itb.walker

[board.processor.cores7.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores7.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches7.cpu_side

[board.processor.cores7.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores7.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores7.core.probeListener]
type=LocalInstTracker
eventq_index=0
inst_threshold=100000
manager=board.processor.cores7.core
start_listening=0

[board.processor.cores7.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores7.core.tracer.disassembler
eventq_index=0

[board.processor.cores7.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.workload]
type=X86EmuLinux
eventq_index=0
remote_gdb_port=#7000
wait_for_remote_gdb=false

[root]
type=Root
children=board
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

