# 👷🏻‍♂️ Hardware Engineer Jongsang's Github
* [![My GitHub stats](https://github-readme-stats.vercel.app/api?username=js4ngu)](https://github.com/js4ngu/github-readme-stats)
* [![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=js4ngu&layout=compact&langs_count=8)](https://github.com/anuraghazra/github-readme-stats)
---
* 🙋🏻‍♂️ Hi, I'm "**Jongsang Yoo**"
* 👨🏻‍🎓 Now, I'm studying **Eelctronic Engineering** (B.S course) in Myoungji Univ.
* 🔬 I'm interested in "**Embedded system / SoC (FPGA) / NPU / Robotics**"
---
* 📨 **jamin0513@gmail.com**
* 📄 [**CV**](https://user-images.githubusercontent.com/30527114/201471282-4e08ece0-619f-4174-818d-f2c2e3f547fd.png)
* 📄 [**Portfolio**](https://right-blarney-ad5.notion.site/ABOUT-JONG-SANG-1bccf54efce348f1a788425029a6b408)
* 🏠 [**Blog**](https://blog.naver.com/ben0513)
---
📚 **Skill Stack**
* C / Python
* STM32 / IAR
* FPGA : Xylinx - Verilog / Vivado, Vitis
* FPGA : Altera - Verilog / Quartus II
* Atmega / Atmel Studio
* Inventor, Fusion360
* Kicad
* PSIM
