{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645387610097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645387610097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:06:50 2022 " "Processing started: Sun Feb 20 15:06:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645387610097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387610097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flicker -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387610097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645387610279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645387610279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "SDRAM/synthesis/SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_SDRAM_input_efifo_module " "Found entity 1: SDRAM_SDRAM_input_efifo_module" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614976 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDRAM_SDRAM " "Found entity 2: SDRAM_SDRAM" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videofifo.v 1 1 " "Found 1 design units, including 1 entities, in source file videofifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoFifo " "Found entity 1: VideoFifo" {  } { { "VideoFifo.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "pll/synthesis/Pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/Pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_altpll_0_dffpipe_l2c " "Found entity 1: Pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614980 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pll_altpll_0_stdsync_sv6 " "Found entity 2: Pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614980 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pll_altpll_0_altpll_rrh2 " "Found entity 3: Pll_altpll_0_altpll_rrh2" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614980 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pll_altpll_0 " "Found entity 4: Pll_altpll_0" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data TLC5955.sv(5) " "Verilog HDL Declaration information at TLC5955.sv(5): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "TLC5955.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TLC5955.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645387614982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc5955.sv 1 1 " "Found 1 design units, including 1 entities, in source file tlc5955.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLC5955 " "Found entity 1: TLC5955" {  } { { "TLC5955.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TLC5955.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.sv 1 1 " "Found 1 design units, including 1 entities, in source file led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initled.sv 1 1 " "Found 1 design units, including 1 entities, in source file initled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InitLed " "Found entity 1: InitLed" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ledctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LedCtrl " "Found entity 1: LedCtrl" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turntimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file turntimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TurnTimer " "Found entity 1: TurnTimer" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reset " "Found entity 1: Reset" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledshift.v 1 1 " "Found 1 design units, including 1 entities, in source file ledshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LedShift " "Found entity 1: LedShift" {  } { { "LedShift.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowbuf.v 1 1 " "Found 1 design units, including 1 entities, in source file rowbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowBuf " "Found entity 1: RowBuf" {  } { { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvi.sv 1 1 " "Found 1 design units, including 1 entities, in source file dvi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DVI " "Found entity 1: DVI" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387614989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387614989 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(318) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645387614989 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(328) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645387614989 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(338) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645387614989 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(682) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645387614990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645387615024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mag_dummy top.sv(52) " "Verilog HDL or VHDL warning at top.sv(52): object \"mag_dummy\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645387615025 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(169) " "Verilog HDL assignment warning at top.sv(169): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615026 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(170) " "Verilog HDL assignment warning at top.sv(170): truncated value with size 32 to match size of target (24)" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615026 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(192) " "Verilog HDL assignment warning at top.sv(192): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615026 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top.sv(196) " "Verilog HDL assignment warning at top.sv(196): truncated value with size 32 to match size of target (3)" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615026 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:led " "Elaborating entity \"LED\" for hierarchy \"LED:led\"" {  } { { "top.sv" "led" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 LED.sv(185) " "Verilog HDL assignment warning at LED.sv(185): truncated value with size 32 to match size of target (24)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615042 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LED.sv(188) " "Verilog HDL assignment warning at LED.sv(188): truncated value with size 32 to match size of target (16)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615042 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 LED.sv(189) " "Verilog HDL assignment warning at LED.sv(189): truncated value with size 32 to match size of target (7)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615042 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED.sv(193) " "Verilog HDL assignment warning at LED.sv(193): truncated value with size 32 to match size of target (3)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615042 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LED.sv(207) " "Verilog HDL assignment warning at LED.sv(207): truncated value with size 32 to match size of target (16)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615042 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 LED.sv(208) " "Verilog HDL assignment warning at LED.sv(208): truncated value with size 32 to match size of target (7)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615042 "|top|LED:led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitLed LED:led\|InitLed:initLed " "Elaborating entity \"InitLed\" for hierarchy \"LED:led\|InitLed:initLed\"" {  } { { "LED.sv" "initLed" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 InitLed.sv(121) " "Verilog HDL assignment warning at InitLed.sv(121): truncated value with size 32 to match size of target (1)" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615043 "|top|LED:led|InitLed:initLed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5955 LED:led\|InitLed:initLed\|TLC5955:tlc5955 " "Elaborating entity \"TLC5955\" for hierarchy \"LED:led\|InitLed:initLed\|TLC5955:tlc5955\"" {  } { { "InitLed.sv" "tlc5955" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RowBuf LED:led\|RowBuf:rowBufAll " "Elaborating entity \"RowBuf\" for hierarchy \"LED:led\|RowBuf:rowBufAll\"" {  } { { "LED.sv" "rowBufAll" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\"" {  } { { "RowBuf.v" "altsyncram_component" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\"" {  } { { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component " "Instantiated megafunction \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615068 ""}  } { { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645387615068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfj1 " "Found entity 1: altsyncram_rfj1" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rfj1 LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated " "Elaborating entity \"altsyncram_rfj1\" for hierarchy \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedCtrl LED:led\|LedCtrl:ledCtrl " "Elaborating entity \"LedCtrl\" for hierarchy \"LED:led\|LedCtrl:ledCtrl\"" {  } { { "LED.sv" "ledCtrl" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LedCtrl.sv(125) " "Verilog HDL assignment warning at LedCtrl.sv(125): truncated value with size 32 to match size of target (2)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615099 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LedCtrl.sv(148) " "Verilog HDL assignment warning at LedCtrl.sv(148): truncated value with size 32 to match size of target (6)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615099 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LedCtrl.sv(157) " "Verilog HDL assignment warning at LedCtrl.sv(157): truncated value with size 32 to match size of target (5)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615099 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedShift LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\] " "Elaborating entity \"LedShift\" for hierarchy \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\"" {  } { { "LedCtrl.sv" "ledShiftAll\[0\]" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "LedShift.v" "LPM_SHIFTREG_component" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "LedShift.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615111 ""}  } { { "LedShift.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645387615111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TurnTimer LED:led\|TurnTimer:turnTimer " "Elaborating entity \"TurnTimer\" for hierarchy \"LED:led\|TurnTimer:turnTimer\"" {  } { { "LED.sv" "turnTimer" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error TurnTimer.sv(21) " "Verilog HDL or VHDL warning at TurnTimer.sv(21): object \"error\" assigned a value but never read" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645387615127 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(51) " "Verilog HDL assignment warning at TurnTimer.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615127 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(92) " "Verilog HDL assignment warning at TurnTimer.sv(92): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615127 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(95) " "Verilog HDL assignment warning at TurnTimer.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615127 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 34 TurnTimer.sv(142) " "Verilog HDL assignment warning at TurnTimer.sv(142): truncated value with size 46 to match size of target (34)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615127 "|top|LED:led|TurnTimer:turnTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:pll " "Elaborating entity \"Pll\" for hierarchy \"Pll:pll\"" {  } { { "top.sv" "pll" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0 Pll:pll\|Pll_altpll_0:altpll_0 " "Elaborating entity \"Pll_altpll_0\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/Pll.v" "altpll_0" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/Pll.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_stdsync_sv6 Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Pll_altpll_0_stdsync_sv6\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "stdsync2" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_dffpipe_l2c Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\|Pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Pll_altpll_0_dffpipe_l2c\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\|Pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "dffpipe3" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_altpll_rrh2 Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1 " "Elaborating entity \"Pll_altpll_0_altpll_rrh2\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "sd1" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset Reset:reset " "Elaborating entity \"Reset\" for hierarchy \"Reset:reset\"" {  } { { "top.sv" "reset" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVI DVI:dvi " "Elaborating entity \"DVI\" for hierarchy \"DVI:dvi\"" {  } { { "top.sv" "dvi" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DVI.sv(79) " "Verilog HDL assignment warning at DVI.sv(79): truncated value with size 32 to match size of target (2)" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615132 "|top|DVI:dvi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DVI.sv(85) " "Verilog HDL assignment warning at DVI.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615132 "|top|DVI:dvi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DVI.sv(87) " "Verilog HDL assignment warning at DVI.sv(87): truncated value with size 32 to match size of target (11)" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387615132 "|top|DVI:dvi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoFifo DVI:dvi\|VideoFifo:videoFifo " "Elaborating entity \"VideoFifo\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\"" {  } { { "DVI.sv" "videoFifo" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\"" {  } { { "VideoFifo.v" "dcfifo_component" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\"" {  } { { "VideoFifo.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387615296 ""}  } { { "VideoFifo.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645387615296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_oei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_oei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_oei1 " "Found entity 1: dcfifo_oei1" {  } { { "db/dcfifo_oei1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_oei1 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated " "Elaborating entity \"dcfifo_oei1\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_oei1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_graycounter_rn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_oei1.tdf" "rdptr_g1p" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_oei1.tdf" "wrptr_g1p" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p421 " "Found entity 1: altsyncram_p421" {  } { { "db/altsyncram_p421.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_p421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p421 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|altsyncram_p421:fifo_ram " "Elaborating entity \"altsyncram_p421\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|altsyncram_p421:fifo_ram\"" {  } { { "db/dcfifo_oei1.tdf" "fifo_ram" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_pu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_oei1.tdf" "rdfull_reg" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_1v8:rs_brp " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_1v8:rs_brp\"" {  } { { "db/dcfifo_oei1.tdf" "rs_brp" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_oei1.tdf" "rs_dgwp" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe14 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe14\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe14" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_oei1.tdf" "ws_dgrp" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe17 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe17\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe17" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387615457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387615457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_oei1.tdf" "rdempty_eq_comp" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM SDRAM:sdram " "Elaborating entity \"SDRAM\" for hierarchy \"SDRAM:sdram\"" {  } { { "top.sv" "sdram" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_SDRAM SDRAM:sdram\|SDRAM_SDRAM:sdram " "Elaborating entity \"SDRAM_SDRAM\" for hierarchy \"SDRAM:sdram\|SDRAM_SDRAM:sdram\"" {  } { { "SDRAM/synthesis/SDRAM.v" "sdram" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_SDRAM_input_efifo_module SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module " "Elaborating entity \"SDRAM_SDRAM_input_efifo_module\" for hierarchy \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "the_SDRAM_SDRAM_input_efifo_module" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDRAM:sdram\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDRAM:sdram\|altera_reset_controller:rst_controller\"" {  } { { "SDRAM/synthesis/SDRAM.v" "rst_controller" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387615465 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[0\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[1\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[2\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[3\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[4\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[6\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[9\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[10\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[11\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[12\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[13\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[14\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[15\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615578 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1645387615578 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1645387615578 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "LED:led\|TurnTimer:turnTimer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LED:led\|TurnTimer:turnTimer\|Mult0\"" {  } { { "TurnTimer.sv" "Mult0" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387615982 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645387615982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED:led\|TurnTimer:turnTimer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LED:led\|TurnTimer:turnTimer\|lpm_mult:Mult0\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387616000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED:led\|TurnTimer:turnTimer\|lpm_mult:Mult0 " "Instantiated megafunction \"LED:led\|TurnTimer:turnTimer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 44 " "Parameter \"LPM_WIDTHA\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387616000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387616000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387616000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387616000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387616000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387616000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387616000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387616000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387616000 ""}  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645387616000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgt " "Found entity 1: mult_pgt" {  } { { "db/mult_pgt.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/mult_pgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387616025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387616025 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645387616163 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "44 " "Ignored 44 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1645387616176 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1645387616176 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 442 -1 0 } } { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 356 -1 0 } } { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645387616180 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645387616180 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CKE VCC " "Pin \"CKE\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645387616361 "|top|CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQM\[0\] GND " "Pin \"DQM\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645387616361 "|top|DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQM\[1\] GND " "Pin \"DQM\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645387616361 "|top|DQM[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645387616361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645387616420 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645387616875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387616953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645387617117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387617117 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[0\] " "No output dependent on input pin \"QE\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387617203 "|top|QE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[1\] " "No output dependent on input pin \"QE\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387617203 "|top|QE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[2\] " "No output dependent on input pin \"QE\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387617203 "|top|QE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[8\] " "No output dependent on input pin \"QE\[8\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387617203 "|top|QE[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[9\] " "No output dependent on input pin \"QE\[9\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387617203 "|top|QE[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[16\] " "No output dependent on input pin \"QE\[16\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387617203 "|top|QE[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[17\] " "No output dependent on input pin \"QE\[17\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387617203 "|top|QE[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[18\] " "No output dependent on input pin \"QE\[18\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387617203 "|top|QE[18]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645387617203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1234 " "Implemented 1234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645387617203 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645387617203 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1645387617203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1131 " "Implemented 1131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645387617203 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645387617203 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1645387617203 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645387617203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645387617203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645387617226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:06:57 2022 " "Processing ended: Sun Feb 20 15:06:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645387617226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645387617226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645387617226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387617226 ""}
