real time model check support aadl berthomieub bodeveixa dal ziliob filalia botlanb verdiera vernadatb acnr irit rout narbonn toulous franc bcnrs laa avenu colonel roch toulous franc cuniv toulous toulous franc abstract describ model check toolchain behavior verif aadl model take account realtim semant languag compat aadl behavior annex high level view tool transform involv verif process focus support offer framework check user defin properti describ experiment avion demonstr model network protocol charg data communic airplan ground station keyword formal verif architectur descript languag aadl model driven engin introduct increas complex softwar hardwar compon safeti critic system encourag adopt architectur comput modul power complex ancestor architectur develop mainten easier difficult fulli understand analyz test system formal verif method model check advoc solut consist increas design complex verifi cation activ perform stage develop process strong incent carri verif dur ing earli phase function architectur design phase support trend number high level system model languag propos refer architectur descript languag simpli adl analyz system design phase correspond author email address dalzilio dal zilio paper describ model check toolchain behavior verif architectur analysi design languag aadl adl standard sae describ hardwar softwar compon system aadl standard address problem analyz safeti critic realtim embed system design support model driven engin approach key extens standard addit behavior annex refin descript aadl thread behavior describ precis dynam architectur system advantag aadl compar adl base precis unambigu semant aadl standard describ precis behavior compon messag exchang period sporad thread interact thread interact munic memori resourc regist communic buse motiv choos aadl fact reli classic hypothesi build realtim system runtim aadl favor implement express interest characteri tic featur languag defin resort unrealist primit global consen sus primit characterist help develop semant tool automat code generat schedul analysi formal verif tool model check toolchain base transform approach interpret translat aadl model formal specif languag will account behavior model dynam semant aadl standard high level view tool transform involv verif process focus support offer framework check user defin properti report initi experi carri order evalu framework experiment avion demonstr model network protocol charg data communic airplan ground station toolchain fig connect input adel semant editor elabor aadl model verif activ ultim reli tina toolset state space generat model check algorithm time petri net generat tina model aadl descript reli intermedi formal specif languag name fiacr fiacr offer formal framework express inspect behavior time aspect system intermedi fiacr model formal represent system behavior suitabl analysi model check tool toolchain deriv formal specif tina cadp model checker transform aadl fiacr base model driven gineer approach adapt integr tool sure model base techniqu integr eclips base topcas semant editor aadl model languag fiacr librari fiacr pivot languag cadp tina verif engin fracflac adel figur aadl tina toolchain toolkit system engin call topcas topcas open sourc model orient set tool standard implement aadl languag support project current toolchain result refin matur sev eral previous version interpret iter tool focus modular transfor mation goal increas maintain simplifi proof correct previous implement base mono lithic interpret suppos generat fewer state delic debug extend experimen tation follow composit approach encod degrad perform observ composit approach easier benefit symmetri system recov static depend help reduc number interleav generat state space outlin describ aadl execut model sect focus behavior thread interact communic event high level view tool languag involv illus trate success transform requir verif process describ fiacr languag support check user defin realtim properti realtim specif pattern check properti interpret aadl model conclud describ sect aadl demonstr aadl execut model behavior annex aadl standard design goal provid precis descript softwar compon system process thread data well execut platform support proce sor devic buse memori languag graphic textual syntax includ usual concept compon base languag compon type describ semi structur set properti interfac compon defin notion featur connect compon describ notion link aadl execut model suitabl describ real time system includ main type dispatch protocol thread period aperiod sporad background standard schedul properti period prior iti deadlin wcet schedul polici languag includ basic method interact compon communic port syn chronous call share data aadl notion process unit describ dynam semant system process repres virtual dress space partit includ program compon process thread thread group repres sequenti flow execut thread aadl compon schedul aadl behavior annex add specif real time properti compon dynam design model defin softwar behavior thread level defin real time properti thread set specif properti aadl specif instanc dispatch protocol period sporad period time deadlin time exampl thread declar behavior annex aadl code snippet list exampl aadl graphic diagram thread thappli featur thappli thread implement thappli subcompon app_msg data type msg impl properti dispatch_protocol period deadlin period annex behavior_specif state sta tes declar start state pend complet state regist complet state disreg complet state transit start pend app_msg req app_msg dat pend app_msg req reg regist app_msg req pend app_msg req disreg disreg app_msg req thappli list exampl aadl behavior descript aadl support tool osat initi framework integr topcas environ extend osat behavior annex syntax analyz edit model adel graph ical editor permit creat graphic aadl diagram topcas generat aadl sourc code set tool generat lexic analysi aadl model describ methodolog set tool formal verif aadl specif behavior verif focus subset aadl account hardwar compon describ semant thread schedul communic port share data mode model plan integr tool communic port communic interact schedul process aadl standard aadl three type port data event event data port transmit data control describ interfac compon data transmit port type input port associ fresh variabl describ state port port receiv thread dispatch variabl set fals event event data input port associ buffer store data number event connect output port thread dispatch input buffer copi local memori thread properti custom behavior event event data port instanc properti queue_siz determin maximum number event event data receiv overflow_handling_protocol describ behavior port case overflow default polici overflow drop newest drop oldest queue_siz properti generat finit state system model diagram fig depict typic interact data commu nicat port thread dispatch axi diagram list state period thread dispatch schedul allow thread start complet thread start compu tation deadlin occur complet event system schedul start execut data event event data standard data data event event data dispatch complet deadlin delay data figur communic port aadl data port simplest behavior data thread execut deadlin receiv dispatch receiv thread opposit event event data port send event resp event data anytim execut thread event event data queu destin port input event event data port deliv dispatch thread data communic period thread declar delay connect delay data deadlin send thread connect receiv thread wait send thread complet receiv data will start execut combin communic behavior account formal interpret aadl communic share variabl aadl compon data type implement intern structur data scribe data implement dif ferent compon share access data subcompon require_data_access connector correspond provide_data_access connector state compon allow compon access data subcompon concurr protocol access data defin data properti call concurrency_control_protocol concurr protocol implement concurr control mechan mutex semaphor concurr protocol sourc variabl definit aadl syntax account variabl interpret aadl fiacr possibl extend languag user defin protocol provid ing extens librari protocol provid support check correct protocol support prove semant protocol mutual exclus preserv interpret fiacr specif languag realtim properti verif toolchain base transform aadl input format suitabl model check tool transform reli fiacr specif languag facilit process simplifi maintain tool aadl standard revis simplifi reason correct transform fiacr languag design context topcas project serv intermedi format high level descript languag formal verif tool formal intermedi mod ele languag benefit help reduc semant gap high level model input format verif tool reli low level formal petri net process algebra second formal languag defin precis semant input languag share work verifi cation toolchain help address emerg system model languag semant evolv rapid exampl fiacr specif period thread control fiacr formal specif languag design repres havior time aspect real time system fiacr support common communic paradigm communic share vari synchron synchron communic port case associ time prioriti constraint commu nicat port design fiacr inspir decad concurr theori real time system theori instanc time primit borrow time petri net integr time con straint prioriti languag trace bip framework compos compon fiacr incorpor parallel composit oper notion gate type adopt loto describ languag detail syntax formal semant fiacr fiacr program stratifi main notion process compo nent process describ behavior sequenti compon process defin set control state associ express specifi state transit introduc keyword express built determinist construct classic program languag assign condit sequenti composit determinist con struct choic determinist assign communic event port jump state introduc keyword loop ponent describ composit process hierarch man ner compon defin parallel composit compon pro cess communic port share variabl compon restrict access mode visibl share variabl port associ time constraint communic port defin prioriti communic event exampl fiacr specif list process period defin list model behavior aadl period thread consid simplest case period equal deadlin data exchang port type process interact environ extern port pass paramet process declar list port dispatch complet deadlin event port check thread stop execut idl p_idl reach period period process loop state reli local variabl encod current condit thread idl readi error select oper model determinist choic transit separ symbol keyword assign highest prioriti set transit p_err process state sched_error block transit wait oper express type p_state union p_idl p_rdi p_err process period state sched_error var p_state p_rdi select p_idl loop p_rdi loop loop p_rdi p_err p_rdi p_err wait sched_error compon main port prioriti par period period properti ltl main event main event list exampl fiacr process interpret aadl period thread fact chang instantan take durat time interv compon main creat instanc period thread encod period thread declar port instanc process period port associ tempor con straint form period thread exampl opposit port instantan associ time constraint constrain prioriti relat form express weak form real time requir period thread formula tempor logic ltl instanc exampl express requir absenc schedul error deadlin event dispatch properti easili express ltl formula form deadlin dispatch strong limit approach base ltl model check express time constraint exampl dispatch happen time unit deadlin period thread limit understand event initi aadl model translat event state fiacr model extens fiacr languag easier express time tempor properti extens special allevi limit point express real time requir fiacr chief purpos fiacr languag express behavior real time reactiv system declar insid fiacr model set properti valid model properti declar fiacr model keyword properti exampl list declar requir equival ltl properti describ set realtim specif pattern framework complet descript languag languag extend properti specif pattern dwyer abil express time delay occurr event result express defin properti complianc dead bound worst case execut time advantag proach provid simpl formal expert express properti benefit properti express pattern languag direct model check tool pattern languag classif work pattern arrang categori occurr order pattern studi exampl respons absenc pattern respons pattern delay categori pattern express delay event exampl constraint worst case execut time task typic exampl respons pattern state occurr event occurr event time interv pattern denot leadsto leadsto event observ fiacr level process enter leav state variabl chang communic port consid sketch interpret aadl thread fiacr previous notat event refer synchron port control process thread check execut time thread period unit time requir mean time dispatch complet properti main event leadsto main event absenc pattern delay categori pattern delay activ occur typic pattern categori assert activ occur unit time occurr activ requir correspond basic absenc pattern languag absent absent exampl pattern requir dispatch event period thread period properti absent main event main event complic exampl requir impos dispatch complet schedul error requir express composit properti properti absent main state sched_error behavior verif tina mean fiacr program express time transi tion system tts defin state system process time transit state frac compil build tts fiacr program tina verif toolbox offer tool work tts file instanc verif purpos tts specif selt model checker state event ver sion linear tempor logic ltl muse model checker calculus usual analysi facil environ essenti ponent tina toolbox state space abstract method model check tool behavior verif system contrast broader notion function verif tempt formal techniqu prove requir met undesir behavior occur instanc deadlock resort actual test system context state space abstract vital deal time system exhibit infinit state space tina offer abstract state space construct preserv specif class properti absenc deadlock bisimilar varieti properti check abstract state space general properti reachabl properti deadlock freeness live specif properti reli linear structur concret space state exampl ltl mula test equival properti reli branch structur requir user provid properti written tempor logic propos set high level valid pattern simplifi elicita tion formal requir pragmat approach help mitig complex associ model check tool novic user implement extens frac compil accept declar realtim specif pattern current time pattern leadsto properti compil observ automat pose system level time transit system case pattern valid counter exampl sequenc event time lead problemat state overview aadl translat verif librari describ precis structur generat code nut shell associ pair fiacr process aadl thread map aadl port communic port fiacr focus behavior system hardwar architectur flatten view aadl model set communic thread time infor mation period thread model time constraint mechan provid fiacr port transform aadl fiacr reli aadl properti behavior annex aadl develop integr osat environ follow model driven approach alongsid meta model aadl develop meta model fiacr languag integr topcas toolchain transform aadl fiacr model transform interpret fulli composit thread encod fiacr process control encod behavior addit process instanc creat model schedul commu nicat resourc control process charg interact thread schedul port dispatch complet deadlin event recov data event data port moment control process charg concurr protocol associ share variabl access thread discuss convers behavior process model thread definit associ behavior specif aadl behavior annex behavior process interpr tation aadl straightforward behavior annex essenti glorifi syntax state transit system control process interpret reli librari compon code period control list provid process kind behavior resourc thread period sporad event event data port data connect process program schedul translat take account substanti subset aadl stan dard basic properti consid generat fiacr model account aadl prioriti well access share variabl moment period chang assum prioriti fix account preemption support multiprocessor architectur account actual_processor_bind properti support express user defin prop erti fiacr check consist interpret aadl model fiacr process correct interpret heavili reli librari aadl compon describ communic synchro nizat protocol model under execut model librari pattern fiacr code parameter type type valu exchang communic channel transfer data integ size communic queue function data encod check pattern fiacr code automat techniqu tool depend natur compon question model check case finit state code theorem prove techniqu complex case separ paper author describ framework carri proof fiacr speci ficat coq assist prover sourc complex lie fact close code pattern environ model context aadl compon case control aadl period thread generat properti embed requir specif lan guag prove correct code pattern avoid quantif context code insert properti check time instanc aadl compon creat exampl check correct interpret prove system schedul mean compon enter error state sched_error complet event event consequ properti stand identifi thread instanc properti ltl event event event state sched_error case period thread prove fol low list requir general framework provid specif list properti aadl compon librari cor respond finit state verif problem schedul error impli late complet properti ltl event event event state sched_error complet accept schedul error properti event leadsto p_rdi state sched_error dispatch period schedul error properti event leadsto event state sched_error deadlin period schedul error event start stand initi state thread prove properti period time paramet case consid null properti event start leadsto event state sched_error dispatch occur deadlin properti event leadsto event current toolchain result refin matur sev eral previous version interpret iter tool focus modular transfor mation goal increas maintain simplifi proof correct previous version tool base mono lithic interpret aadl event data exchang mediat specif glue process manag communic schedul protocol major contribut work defin framework declar user defin properti aadl level framework gen erat proof oblig check model check toolchain ensur code pattern faith intend semant experi report experi carri schedul analysi model check dynam architectur network protocol npl charg data communic airplan ground station studi observ model check allow precis problem analysi second studi describ architectur communic system properti check quantit schedul analysi analyt method well extens appli schedulabil iti analysi order illustr limit compar provid chedar tool model check base tool consid ere exampl typic conserv case combin dispatch offset preemptiv schedul determinist execut time model aadl summar tabl task task task period offset deadlin prioriti high low bcet wcet cheddar manag bcet wcet interv simul wcet bound system declar prob abli schedul fiacr base analysi express schedulabilti absenc deadlock specif state find system schedul execut time exact wcet schedul oth erwis consequ fiacr base analysi precis allow account preced aadl execut model link communic usual analyt base schedu labil tool cheddar requir encod preced prioriti duplic thread preced depend task instanc last fiacr base tool account data finit domain fine grain analysi method cost model check state explor network protocol consid network protocol name npl implement communica tion protocol base trivial file transfer protocol tftp allow pilot ground station receiv send relat plane weather speed destin hardwar side npl softwar ning ima comput consist arinc partit communic embed comput afdx field bus dynam semant ima compon account aadl model softwar side protocol layer npl charg handl messag exchang board applic lower ground system messag exchang realtim extens tftp order ensur predict respons time instanc transport layer withstand loss messag automat emit timeout consequ npl stack describ three dif ferent layer layer high level applic protocol app under transfer protocol layer tftp case intermedi middlewar protocol mwp layer mediat communic app tftp behavior mwp layer model communic automaton three main state close open open correspond state virtual communic channel aircraft ground number state small dynam system complex requir sixti transit input output action automaton correspond request receiv board applic lower ground layer complet npl system compos applic data link applic instanc communic automaton main properti check context potenti access state mean protocol proceed complet behavior npl origin defin sequenc dia gram describ usag scenario nomin default case sequenc diagram check automata base specif der assert correct model typic usag scenario figur detail registr sequenc applic proto col app middlewar protocol mwp transfer protocol ground layer task dash vertic activ npl applic regist start data exchang ground station scenario illustr mode system mwp state close receiv registration_request messag app initi connect mwp state open mwp open state receiv data_ind messag tftp connect establish mwp enter state open figur app registr sequenc diagram protocol model aadl npl softwar subset model singl applic compos main aadl compon model deriv impl mentat system languag provid airbus aadl model specifi hardwar softwar architectur compon compos aadl processor memori aadl hardwar compon type main aadl process enclos aadl thread aadl softwar compon type diagram fig tail architectur main aadl process aadl graphic syntax diagram edit adel graphic model highlight thread npl compon carri main function applic thread take care data link applic thappli thread messag schedul thseqmsgmwp remain thread implement mwp state automaton thmwp support timer function thtimer port under tftp protocol thtftp model thread period period rang architectur data connect thread regular pair thread exclud timer thtimer connect mem ori buffer store data exchang thread asynchron communic channel buffer hold wake signal carri messag instanc buffer wkup_appli store wake signal mwp control thmwp data link applic choic complic descrip tion system chose model communic thread figur graphic represent npl compon share data access event data port closer actual design avion softwar thread adher common communic protocol thread communic thread messag dedic buffer instanc prim_appli identifi associ wake buffer thread receiv identifi wake buffer pool read messag clear identifi thread access data generat mwp exampl messag frame exchang environ connect specif event port instanc timer mwp control thread data exchang environ defin structur composit data form integ field model behavior thread express aadl behavior annex syntax complet aadl specif mwp sys tem requir graphic diagram complex figur textual format amount line aadl sourc code half code automat generat graphic specif line behavior mwp control amount line code specif easili reus applic mwp thread model ing instanc aadl specif updat connect function verif model check verif toolchain check properti aadl spec ific air traffic control system properti correspond requir express system engin experi success ful verifi substanti architectur model extract atc main properti automat check model group three main categori absenc deadlock system lock wrong synchron healthi thread task comput infinit absenc dead state intern behavior state thread reachabl check properti correct interpret check aadl semant preserv translat fiacr formal verif techniqu model level interest case atc system design definit communic architectur prone concurr access problem thread agre order access data detail properti formal check model goal defin set simpl properti pattern dynam architectur verif avion softwar engin previous knowledg model check tempor logic defin three untim pattern system engin detect real time patholog correspond three categori requir list noglobaldeadlock appli model pattern check absenc global deadlock system lock wrong synchron unreach exp appli intern state pattern check presenc dead state check wether thread reach behavior state resett exp appli thread dispatch state pattern check healthi fact thread dis patch infinit three pattern direct encod term ltl dialect selt model checker pattern noglobaldeadlock express formula dead mean reachabl state fals transit state pattern unreach exp equival formula exp absent exp mean properti exp fals final pattern resett exp equival formula exp mean will eventu finit number transit enter state properti exp satisfi exampl pattern resett thappli event test thread thappli will eventu dispatch addi tion simpl untim pattern leadsto pattern find upper limit time need complet sequenc diagram fig respect perform verif toolchain handl generat complet state space demonstr amount state transit fiacr intermedi model memori overflow typic basic develop comput intel dual core processor ghz clock frequenc ram memori abstract state space construct system compil perform comput minut memori footprint order ram exampl size model checker includ tina generat state space system prove formal properti second exampl take minut check properti deriv pattern list test noglobaldeadlock resett properti thread system reachabl test state thread state space modular implement generat smaller pre vious monolith approach nice surpris monolith inter pretat suppos produc system interleav fewer state reason surpris result finer treatment prioriti independ thread modular approach reduc number interleav case experiment modest size compar full blown avion protocol good apprais formal verif techniqu real industri softwar experiment encourag realist envisag system engin evalu design choic mwp protocol stack short time cycl test safeti solut iter work work concern verif aadl model organ three subsect model checker base tool verifi aadlmodel translat input languag exist tool model check base verif translat check intrinsec aadl semant properti analyt method appli schedul analysi techniqu high level straction aadl subset number studi explor interpret aadl standard formal set specif aadl execut model tempor logic tion tla defin earliest formal semant aadl encod take account fix prioriti schedul proto col preemption manag mode communic port share data approach base interpret aadl specif includ behavior annex fiacr languag direct encod aadl petri net studi take account limit subset aadl restrict behavior softwar compon omit realtim properti element target formal studi encod aadl bip present focus behavior annex well thread process processor approach improv account manag aadl communic protocol pare bip current version fiacr high level construct encod direct offer better composit real time properti librari aadl compon defin approach step provid higher level model construct fiacr work consid technolog defin behavior soft ware compon author studi case behavior describ synchron languag scade lustr case defin direct translat generat execut model soft ware behavior model usabl earli simul formal verif tool scade lustr compass project propos verif linear branch time properti aadl model hybrid behavior prob abilist properti consid semant aadl precis consid main featur propos manag time abv verifi translat aadl model exist model languag direct evalu tempor logic formula written ctl state space generat aadl model includ behavior annex time ignor adequaci aadl runtim semant discuss semant aadl model real time maud time rewrit rule updat system configur time domain discret dens time advanc determinist reach event quantit linear time properti defin verifi maud model checker composit maud base semant introduc asynchroni lead ineffici model check purpos synchron variant tool develop take input subset aadl period syn chronous thread restrict communic pattern final work focus aadl data communic handl leav connect formal verif tool perspect translat verif distinct featur work concern check cor rect interpret paper concentr definit way check properti aadl specif model check express properti kind properti express work describ semant framework transfor mation aadl fiacr check correct translat proof assist companion paper detail formal mantic subset aadl fiacr high level descript translat framework analyt method final compar approach aadl tool domain formal verif exampl schedul anali sis tool cheddar analyz behavior simul aadl model analyt method outperform model checker schedul polici analyz model fall case cover tool easyli illustr limit analyt simul base approach simpl conserv model combin offset preemptiv schedul conclus paper describ formal verif toolchain aadl take account behavior annex high level view tool transform involv verif process methodolog verif toolchain describ previous work paper occas report experiment studi conduct avion demonstr time describ modular interpret approach well specif patten check basic properti correct encod schedul system studi interest direct studi area improv enhanc standard librari aadl compon valid pattern improv behavior model capabl adel editor graphic represent behavior annex improv integr transform toolchain topcas respect better present verif user work ongo improv tool involv verif frame work number extens tina evalu concern tool front end end instanc experi addit suspens resumpt action time petri net great model schedul real time system alongsid work tool current effort direct three main object simplifi definit logic properti user verif tool requir master tempor logic improv usabl approach current investig proposit kit prede fine aadl requir integr aadl base requir specif framework improv error report plan provid debug proce dure input counter exampl produc model check stage convert trace model initi aadl descript trace play simul tool improv verif process current investig tension fiacr languag order eas interpret high level descript languag optim verif process addit integr notion mode direct fiacr plan address problem schedul time constrain havior fiacr aspect great impact perform analysi tool refer dissaux adel versatil system architectur graphic editor base aadl http project adel berthomieu ribet vernadat tool tina construct abstract state space time petri net int journal product http tina berthomieu bodeveix farail filali garavel gau fillet lang vernadat fiacr intermedi languag model verif topcas environ european congress bed real time softwar ert http fiacr garavel lang mateescu serw cadp toolbox construct analysi distribut process abdulla leino taca lncs springer farail gaufillet canal camus sciamma michel crégut pantel topcas project toolkit open sourc critic aeronaut system design european congress bed real time softwar ert berthomieu bodeveix chaudet dal zilio filali ver nadat formal verif aadl specif topcas environ ment ada europ intern confer reliabl soft ware technolog berthomieu bodeveix dal zilio dissaux filali heim gaufillet vernadat formal verif aadl model fiacr tina ertss intern congress exhibit embed real time softwar system basu bozga sifaki model heterogen real time system bip sefm ieee confer softwar engin formal method abid dal zilio botlan real time specif pattern tool fmic intern workshop formal method industri critic system lectur note comput scienc springer verlag dwyer avrunin corbett pattern properti specifica tion finit state verif ics henzing manna pnueli time transit system rex workshop bodeveix filali garnacho spadotti yang mechan aadl subset scienc comput program special issu architectur design languag submit singhoff legrand nana marcé cheddar flexibl real time schedul framework ada lett xxiv arinc avion applic softwar standard interfac specif airlin electron engin committe rolland bodeveix chemouil filali thoma ward formal semant aadl execut model ert european congress embed real time softwar vergnaud modélis des systèm temp réel réparti embarqué pour génération automatiqu formel vérifié thesi école national supérieur des télécommun bozga sfyrla sifaki model synchron system bip chakraborti halbwach emsoft acm bodeveix filali model aadl data communic bip ada europ intern confer reliabl softwar technolog jahier halbwach raymond nicollin lesen virtual exe cution aadl model translat synchron program emsoft acm ieee intern confer embed softwar bozzano cimatti katoen nguyen noll roveri wimmer model checker aadl touili cook jackson cav lectur note comput scienc springer björnander seceleanu lundqvist pettersson abv verifi architectur analysi design languag aadl perseil breitman sterritt icecc ieee comput societi ölveczki boronat mesegu formal semant analysi behavior aadl model real time maud hatcliff zucca fmood fort lectur note comput sci enc springer bae ölveczki nayeem mesegu synchron aadl formal analysi real time maud qin qiu icfem lectur note comput scienc springer andré mallet simon model delay data communic aadl uml mart forum specif design languag feiler effici embed runtim system port communic optim proc icecc ieee intern confer engin complex comput system kerboeuf plantec singhoff schach dissaux comparison way extend scope cheddar aadl osat proc icecc 