  • Index
  • December 2023

VMULSH — Multiply Scalar FP16 Values

Instruction En bit Mode Flag Support Instruction En bit Mode Flag Support 64/32 CPUID Feature Instruction En bit Mode Flag CPUID Feature Instruction En
  bit Mode Flag Op/ 64/32 CPUID Feature Instruction En bit Mode Flag 64/32 CPUID Feature Instruction En bit Mode Flag CPUID Feature Instruction En bit     Support                                               Description
                                                           Mode Flag Op/ 64/32 CPUID Feature
                                                                                                                                                                               Multiply the low FP16 value in xmm3/m16 by low FP16 value in xmm2, and store
EVEX.LLIG.F3.MAP5.W0 59 /r VMULSH xmm1{k1}{z}, xmm2, xmm3/m16 {er}                                                                                       A V/V     AVX512-FP16 the result in xmm1 subject to writemask k1. Bits 127:16 of xmm2 are copied to
                                                                                                                                                                               xmm1[127:16].

Instruction Operand Encoding ¶

Op/En Tuple    Operand 1     Operand 2     Operand 3    Operand 4
A     Scalar ModRM:reg (w)  VEX.vvvv (r) ModRM:r/m (r)  N/A

Description ¶

This instruction multiplies the low FP16 value from the source operands and stores the FP16 result in the destination operand. Bits 127:16 of the destination operand are copied from the corresponding bits of the first source operand. Bits MAXVL-1:128 of
the destination operand are zeroed. The low FP16 element of the destination is updated according to the writemask.

