Analysis & Synthesis report for ucu_gpu
Sat Mar 27 01:55:46 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |ucu_gpu_top|altera_edge_detector:pulse_debug_reset|state
 13. State Machine - |ucu_gpu_top|altera_edge_detector:pulse_warm_reset|state
 14. State Machine - |ucu_gpu_top|altera_edge_detector:pulse_cold_reset|state
 15. State Machine - |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST
 16. State Machine - |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. State Machine - |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 25. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 26. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 27. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 28. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 32. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 33. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 34. Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 35. Source assignments for soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated
 36. Source assignments for soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated
 37. Source assignments for soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated
 38. Source assignments for soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated
 39. Source assignments for soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated
 40. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 41. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 42. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 43. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 44. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 45. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 46. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 47. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux
 52. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001
 53. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux
 54. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 64. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Source assignments for hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 67. Source assignments for sld_signaltap:auto_signaltap_0
 68. Parameter Settings for User Entity Instance: I2C_HDMI_Config:u_I2C_HDMI_Config
 69. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps
 70. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 71. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 72. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 73. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 74. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 75. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 76. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 98. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
100. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
101. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
102. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
103. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
104. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
105. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
106. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
107. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
108. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
109. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
110. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
111. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
112. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
113. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
114. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
115. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
116. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
117. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
118. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i
119. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i
120. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0
121. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst
122. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom
123. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component
124. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component
126. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst
128. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|interrupt_controller:inter_controller
129. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0
130. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main
131. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main
132. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component
133. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1
134. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main
135. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main
136. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component
137. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2
138. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main
139. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main
140. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component
141. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3
142. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main
143. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main
144. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component
145. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component
146. Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control
147. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator
148. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent
149. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
150. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent
151. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo
154. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter
158. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
159. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
160. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
161. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
162. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
163. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
164. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
165. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
166. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
167. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent
199. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
200. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent
201. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent|altera_merlin_burst_uncompressor:uncompressor
202. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo
203. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo
204. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter
208. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
209. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
210. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
211. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
212. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
213. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
214. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
215. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
216. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
217. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
218. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
219. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
220. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
221. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
222. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
223. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
224. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
225. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
226. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter
227. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
228. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter
229. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
230. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
231. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
232. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
233. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
234. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
235. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
236. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
237. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
238. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002
239. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
240. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
241. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
242. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003
243. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
244. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
245. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
246. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
247. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller
248. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
249. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
250. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001
251. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
252. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
253. Parameter Settings for User Entity Instance: debounce:debounce_inst
254. Parameter Settings for User Entity Instance: hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component
255. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_cold_reset
256. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_warm_reset
257. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_debug_reset
258. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
259. altsyncram Parameter Settings by Entity Instance
260. Port Connectivity Checks: "altera_edge_detector:pulse_debug_reset"
261. Port Connectivity Checks: "altera_edge_detector:pulse_warm_reset"
262. Port Connectivity Checks: "altera_edge_detector:pulse_cold_reset"
263. Port Connectivity Checks: "hps_reset:hps_reset_inst"
264. Port Connectivity Checks: "debounce:debounce_inst"
265. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
266. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"
267. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
268. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"
269. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003"
270. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002"
271. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001"
272. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
273. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
274. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter"
275. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
276. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter"
277. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
278. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
279. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
280. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
281. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
282. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
283. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
284. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
285. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
286. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode"
287. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode"
288. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo"
289. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo"
290. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent"
291. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
292. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent"
293. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator"
294. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
295. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
296. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
297. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
298. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
299. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter"
300. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
301. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter"
302. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
303. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
304. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
305. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
306. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
307. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
308. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
309. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
310. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
311. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
312. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
313. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
314. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo"
315. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo"
316. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent"
317. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
318. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent"
319. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator"
320. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst"
321. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3"
322. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2"
323. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1"
324. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module"
325. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0"
326. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3"
327. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2"
328. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1"
329. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0"
330. Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst"
331. Port Connectivity Checks: "soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i"
332. Port Connectivity Checks: "soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll"
333. Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i"
334. Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0"
335. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
336. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
337. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
338. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
339. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
340. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
341. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
342. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
343. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
344. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
345. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
346. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
347. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
348. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
349. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
350. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
351. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
352. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
353. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
354. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
355. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
356. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
357. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
358. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
359. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
360. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
361. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
362. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
363. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
364. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
365. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
366. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
367. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
368. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
369. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
370. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
371. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst"
372. Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps"
373. Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"
374. Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"
375. Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config"
376. Signal Tap Logic Analyzer Settings
377. Post-Synthesis Netlist Statistics for Top Partition
378. Post-Synthesis Netlist Statistics for Partition soc_system_ARM_A9_HPS_hps_io_border:border
379. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
380. Elapsed Time Per Partition
381. Connections to In-System Debugging Instance "auto_signaltap_0"
382. Analysis & Synthesis Messages
383. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 27 01:55:45 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; ucu_gpu                                     ;
; Top-level Entity Name           ; ucu_gpu_top                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 9893                                        ;
; Total pins                      ; 172                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,336,192                                   ;
; Total DSP Blocks                ; 8                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; ucu_gpu_top        ; ucu_gpu            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.0%      ;
;     Processor 3            ;  19.9%      ;
;     Processor 4            ;  19.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                          ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; videocard/videocard.v                                                                                                          ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/videocard.v                                                                                                          ;             ;
; videocard/memory_mapped_control.v                                                                                              ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/memory_mapped_control.v                                                                                              ;             ;
; videocard/interrupt_controller.v                                                                                               ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/interrupt_controller.v                                                                                               ;             ;
; memory/RAM_dual.v                                                                                                              ; yes             ; User Wizard-Generated File                   ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/RAM_dual.v                                                                                                              ;             ;
; memory/four_way_rom.v                                                                                                          ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/four_way_rom.v                                                                                                          ;             ;
; memory/arbiter.v                                                                                                               ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/arbiter.v                                                                                                               ;             ;
; core/instr_decoder.v                                                                                                           ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/instr_decoder.v                                                                                                           ;             ;
; core/divider.v                                                                                                                 ; yes             ; User Wizard-Generated File                   ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/divider.v                                                                                                                 ;             ;
; core/core.v                                                                                                                    ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/core.v                                                                                                                    ;             ;
; core/alu.v                                                                                                                     ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/alu.v                                                                                                                     ;             ;
; ip/i2c_hdmi/I2C_WRITE_WDATA.v                                                                                                  ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_WRITE_WDATA.v                                                                                                  ;             ;
; ip/i2c_hdmi/I2C_HDMI_Config.v                                                                                                  ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v                                                                                                  ;             ;
; ip/i2c_hdmi/I2C_Controller.v                                                                                                   ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v                                                                                                   ;             ;
; ip/edge_detect/altera_edge_detector.v                                                                                          ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/edge_detect/altera_edge_detector.v                                                                                          ;             ;
; ip/debounce/debounce.v                                                                                                         ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/debounce/debounce.v                                                                                                         ;             ;
; ip/altsource_probe/hps_reset.v                                                                                                 ; yes             ; User Wizard-Generated File                   ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v                                                                                                 ;             ;
; soc_system/synthesis/soc_system.v                                                                                              ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v                                                                                              ; soc_system  ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                                                      ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v                                                                      ; soc_system  ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                                                    ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                                               ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv                              ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                               ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                                                ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                                             ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                                                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                                        ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                                   ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                                              ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                                               ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                              ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/videocard_top.v                                                                                ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v                                                                                ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_sys_pll.v                                                                           ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v                                                                           ; soc_system  ;
; soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                                                    ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v                                                                   ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v                                                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_pll_0.v                                                                             ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v                                                                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v                                                                        ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v                                                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram.v                                                                                    ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v                                                                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                           ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                                             ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                                             ; soc_system  ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                 ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                                        ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                                        ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                                                ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                                    ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                                    ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                                ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                                ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                                         ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                                         ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                                          ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                                          ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                                            ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                                            ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv                                                       ; soc_system  ;
; ucu_gpu_top.v                                                                                                                  ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v                                                                                                                  ;             ;
; memory/ROM_RAM.v                                                                                                               ; yes             ; User Wizard-Generated File                   ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/ROM_RAM.v                                                                                                               ;             ;
; altddio_out.tdf                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                                   ;             ;
; aglobal201.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                    ;             ;
; stratix_ddio.inc                                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                                  ;             ;
; cyclone_ddio.inc                                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                                  ;             ;
; lpm_mux.inc                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                       ;             ;
; stratix_lcell.inc                                                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                                 ;             ;
; db/ddio_out_uqe.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ddio_out_uqe.tdf                                                                                                            ;             ;
; altera_pll.v                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                      ;             ;
; altsyncram.tdf                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                    ;             ;
; stratix_ram_block.inc                                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                             ;             ;
; lpm_decode.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                    ;             ;
; a_rdenreg.inc                                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                     ;             ;
; altrom.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                        ;             ;
; altram.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                        ;             ;
; altdpram.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                      ;             ;
; db/altsyncram_j4j2.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_j4j2.tdf                                                                                                         ;             ;
; lpm_divide.tdf                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                    ;             ;
; abs_divider.inc                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                   ;             ;
; sign_div_unsign.inc                                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                               ;             ;
; db/lpm_divide_l4u.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/lpm_divide_l4u.tdf                                                                                                          ;             ;
; db/sign_div_unsign_anh.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/sign_div_unsign_anh.tdf                                                                                                     ;             ;
; db/alt_u_div_p2f.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/alt_u_div_p2f.tdf                                                                                                           ;             ;
; db/altsyncram_fgo2.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_fgo2.tdf                                                                                                         ;             ;
; db/decode_dla.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/decode_dla.tdf                                                                                                              ;             ;
; db/mux_ahb.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/mux_ahb.tdf                                                                                                                 ;             ;
; altsource_probe.v                                                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v                                                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                              ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                 ;             ;
; altsource_probe_body.vhd                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                                                          ;             ;
; sld_rom_sr.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                    ;             ;
; sld_signaltap.vhd                                                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                 ;             ;
; sld_signaltap_impl.vhd                                                                                                         ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                            ;             ;
; sld_ela_control.vhd                                                                                                            ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                               ;             ;
; lpm_shiftreg.tdf                                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                  ;             ;
; lpm_constant.inc                                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                  ;             ;
; dffeea.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                        ;             ;
; sld_mbpmg.vhd                                                                                                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                     ;             ;
; sld_transition_detector.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                      ;             ;
; sld_buffer_manager.vhd                                                                                                         ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                            ;             ;
; sld_gap_detector.vhd                                                                                                           ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                                              ;             ;
; db/altsyncram_se84.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_se84.tdf                                                                                                         ;             ;
; altdpram.tdf                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                      ;             ;
; memmodes.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                    ;             ;
; a_hdffe.inc                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                       ;             ;
; alt_le_rden_reg.inc                                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                               ;             ;
; altsyncram.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                    ;             ;
; lpm_mux.tdf                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                       ;             ;
; muxlut.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                        ;             ;
; bypassff.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                      ;             ;
; altshift.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                      ;             ;
; db/mux_ilc.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/mux_ilc.tdf                                                                                                                 ;             ;
; lpm_decode.tdf                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                    ;             ;
; declut.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                                        ;             ;
; lpm_compare.inc                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                   ;             ;
; db/decode_vnf.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/decode_vnf.tdf                                                                                                              ;             ;
; lpm_counter.tdf                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                   ;             ;
; lpm_add_sub.inc                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                   ;             ;
; cmpconst.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                      ;             ;
; lpm_counter.inc                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                   ;             ;
; alt_counter_stratix.inc                                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                           ;             ;
; db/cntr_rai.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_rai.tdf                                                                                                                ;             ;
; db/cmpr_h9c.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cmpr_h9c.tdf                                                                                                                ;             ;
; db/cntr_3vi.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_3vi.tdf                                                                                                                ;             ;
; db/cntr_59i.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_59i.tdf                                                                                                                ;             ;
; db/cmpr_d9c.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cmpr_d9c.tdf                                                                                                                ;             ;
; db/cntr_kri.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_kri.tdf                                                                                                                ;             ;
; db/cmpr_99c.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cmpr_99c.tdf                                                                                                                ;             ;
; sld_hub.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                       ; altera_sld  ;
; db/ip/sld56d70052/alt_sld_fab.v                                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/alt_sld_fab.v                                                                                                ; alt_sld_fab ;
; db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v                                                                         ; alt_sld_fab ;
; db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                  ; alt_sld_fab ;
; db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                               ; alt_sld_fab ;
; db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                             ; yes             ; Encrypted Auto-Found VHDL File               ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                             ; alt_sld_fab ;
; db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                               ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                  ;             ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                                                       ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                                                       ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv                                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                                                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                                                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v                                           ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv                          ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv                          ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv                                                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv                                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_video_dma.v                                                                         ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v                                                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                                                      ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_dma_0.v                                                                             ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v                                                                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v                                                                  ; soc_system  ;
; soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv                                                                   ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv                                                                   ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv       ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv       ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv       ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv       ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv                                                          ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv                                                          ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv               ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv               ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv           ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv           ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv                                                         ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv                                                       ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv    ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv    ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv        ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv        ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv       ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv       ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv                           ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                         ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v                                                                  ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv                                                           ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv                                                           ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv                                                   ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv                                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv                                                       ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v                                                                ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v                                                                ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv                                                     ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv                                                     ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv                                                               ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv                                                               ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv                                                            ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv                                                            ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv                                                          ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv                                                          ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv                                                          ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv                                                          ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv                                                         ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv                                                                ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv                                                                ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv                                                                ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv                                                                ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv                                                           ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv                                                           ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv                                                      ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv    ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv    ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv       ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv       ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv                                                     ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv                                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v                                                                  ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv                                                           ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv                                                           ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv                                                                    ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv                                                                    ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv                                                        ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv                                                        ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv                                                         ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v                                                           ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v                                                           ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv                                                              ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv                                                              ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv                                                            ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv                                                            ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v                                      ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v                                      ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v          ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v          ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v                                      ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v                                      ; soc_system  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v                      ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v                      ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv                                                             ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv                                                             ; soc_system  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv                                                               ; yes             ; Encrypted Altera IP File                     ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv                                                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v                                                         ; yes             ; User Verilog HDL File                        ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v                                                         ; soc_system  ;
; dcfifo.tdf                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                        ;             ;
; a_graycounter.inc                                                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                 ;             ;
; a_fefifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                      ;             ;
; a_gray2bin.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                    ;             ;
; dffpipe.inc                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                       ;             ;
; alt_sync_fifo.inc                                                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                 ;             ;
; altsyncram_fifo.inc                                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                               ;             ;
; db/dcfifo_0qq1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/dcfifo_0qq1.tdf                                                                                                             ;             ;
; db/a_gray2bin_sab.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/a_gray2bin_sab.tdf                                                                                                          ;             ;
; db/a_graycounter_rv6.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/a_graycounter_rv6.tdf                                                                                                       ;             ;
; db/a_graycounter_ndc.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/a_graycounter_ndc.tdf                                                                                                       ;             ;
; db/altsyncram_u8d1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_u8d1.tdf                                                                                                         ;             ;
; db/dffpipe_3dc.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/dffpipe_3dc.tdf                                                                                                             ;             ;
; db/dffpipe_se9.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/dffpipe_se9.tdf                                                                                                             ;             ;
; db/alt_synch_pipe_cpl.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/alt_synch_pipe_cpl.tdf                                                                                                      ;             ;
; db/dffpipe_te9.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/dffpipe_te9.tdf                                                                                                             ;             ;
; db/alt_synch_pipe_dpl.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/alt_synch_pipe_dpl.tdf                                                                                                      ;             ;
; db/dffpipe_ue9.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/dffpipe_ue9.tdf                                                                                                             ;             ;
; db/cmpr_vu5.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cmpr_vu5.tdf                                                                                                                ;             ;
; db/mux_5r7.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/mux_5r7.tdf                                                                                                                 ;             ;
; lpm_ram_dp.tdf                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                                                                                                    ;             ;
; db/altsyncram_1j02.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_1j02.tdf                                                                                                         ;             ;
; scfifo.tdf                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                        ;             ;
; a_regfifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                     ;             ;
; a_dpfifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                      ;             ;
; a_i2fifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                      ;             ;
; a_fffifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                      ;             ;
; a_f2fifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                      ;             ;
; db/scfifo_8bg1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/scfifo_8bg1.tdf                                                                                                             ;             ;
; db/a_dpfifo_t2a1.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf                                                                                                           ;             ;
; db/altsyncram_t3i1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_t3i1.tdf                                                                                                         ;             ;
; db/cmpr_6l8.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cmpr_6l8.tdf                                                                                                                ;             ;
; db/cntr_h2b.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_h2b.tdf                                                                                                                ;             ;
; db/cntr_u27.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_u27.tdf                                                                                                                ;             ;
; db/cntr_i2b.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_i2b.tdf                                                                                                                ;             ;
; db/altsyncram_p7j2.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_p7j2.tdf                                                                                                         ;             ;
; db/decode_5la.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/decode_5la.tdf                                                                                                              ;             ;
; db/decode_u0a.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/decode_u0a.tdf                                                                                                              ;             ;
; db/mux_2hb.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/mux_2hb.tdf                                                                                                                 ;             ;
; pzdyqx.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                        ;             ;
; db/altsyncram_00n1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_00n1.tdf                                                                                                         ;             ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 9772                                                                                                               ;
;                                             ;                                                                                                                    ;
; Combinational ALUT usage for logic          ; 15013                                                                                                              ;
;     -- 7 input functions                    ; 110                                                                                                                ;
;     -- 6 input functions                    ; 3221                                                                                                               ;
;     -- 5 input functions                    ; 2511                                                                                                               ;
;     -- 4 input functions                    ; 5053                                                                                                               ;
;     -- <=3 input functions                  ; 4118                                                                                                               ;
;                                             ;                                                                                                                    ;
; Dedicated logic registers                   ; 9707                                                                                                               ;
;                                             ;                                                                                                                    ;
; I/O pins                                    ; 172                                                                                                                ;
; I/O registers                               ; 186                                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                                  ;
; Total block memory bits                     ; 3336192                                                                                                            ;
;                                             ;                                                                                                                    ;
; Total DSP Blocks                            ; 8                                                                                                                  ;
;                                             ;                                                                                                                    ;
; Total PLLs                                  ; 3                                                                                                                  ;
;     -- PLLs                                 ; 3                                                                                                                  ;
;                                             ;                                                                                                                    ;
; Total DLLs                                  ; 1                                                                                                                  ;
; Maximum fan-out node                        ; soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 5216                                                                                                               ;
; Total fan-out                               ; 119277                                                                                                             ;
; Average fan-out                             ; 4.49                                                                                                               ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |ucu_gpu_top                                                                                                                            ; 15013 (36)          ; 9707 (27)                 ; 3336192           ; 8          ; 172  ; 0            ; |ucu_gpu_top                                                                                                                                                                                                                                                                                                                                                                        ; ucu_gpu_top                                       ; work         ;
;    |I2C_HDMI_Config:u_I2C_HDMI_Config|                                                                                                  ; 95 (50)             ; 70 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config                                                                                                                                                                                                                                                                                                                                      ; I2C_HDMI_Config                                   ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 45 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                    ; I2C_Controller                                    ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 45 (45)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                ; I2C_WRITE_WDATA                                   ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                           ; 26 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                                               ; hps_reset                                         ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 26 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                                     ; altsource_probe                                   ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 26 (2)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                      ; altsource_probe_body                              ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 24 (11)             ; 21 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                             ; altsource_probe_impl                              ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                   ; sld_rom_sr                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                    ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 110 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 104 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (82)            ; 104 (76)                  ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                       ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                               ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                             ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1492 (2)            ; 5891 (743)                ; 190464            ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1490 (0)            ; 5148 (0)                  ; 190464            ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1490 (66)           ; 5148 (1562)               ; 190464            ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                            ; sld_signaltap_implb                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                             ; altdpram                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                         ; lpm_decode                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                               ; decode_vnf                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 190464            ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                |altsyncram_se84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 190464            ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se84:auto_generated                                                                                                                                                                             ; altsyncram_se84                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                             ; lpm_shiftreg                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                               ; lpm_shiftreg                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                    ; serial_crc_16                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 62 (62)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                 ; sld_buffer_manager                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 1274 (3)            ; 2991 (5)                  ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                ; sld_ela_control                                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                              ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)               ; 371 (371)                 ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                                                ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 371 (0)             ; 1855 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                         ; sld_ela_basic_multi_level_trigger                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1113 (1113)               ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                              ; lpm_shiftreg                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 371 (0)             ; 742 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                          ; sld_mbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                    ; sld_sbpmg                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 79 (79)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                          ; lpm_shiftreg                                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                              ; sld_mbpmg                                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                        ; sld_sbpmg                                         ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 820 (78)            ; 742 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                                                ; sld_transition_detector                           ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:100:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:100:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:101:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:101:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:102:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:102:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:103:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:103:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:104:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:104:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:105:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:105:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:106:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:106:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:107:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:107:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:108:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:108:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:109:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:109:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:110:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:110:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:111:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:111:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:112:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:112:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:113:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:113:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:114:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:114:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:115:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:115:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:116:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:116:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:117:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:117:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:118:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:118:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:119:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:119:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:120:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:120:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:121:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:121:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:122:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:122:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:123:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:123:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:124:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:124:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:125:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:125:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:126:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:126:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:127:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:127:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:128:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:128:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:129:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:129:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:130:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:130:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:131:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:131:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:132:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:132:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:133:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:133:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:134:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:134:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:135:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:135:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:136:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:136:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:137:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:137:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:138:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:138:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:139:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:139:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:140:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:140:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:141:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:141:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:142:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:142:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:143:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:143:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:144:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:144:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:145:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:145:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:146:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:146:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:147:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:147:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:148:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:148:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:149:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:149:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:150:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:150:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:151:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:151:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:152:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:152:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:153:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:153:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:154:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:154:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:155:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:155:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:156:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:156:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:157:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:157:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:158:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:158:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:159:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:159:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:160:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:160:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:161:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:161:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:162:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:162:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:163:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:163:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:164:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:164:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:165:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:165:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:166:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:166:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:167:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:167:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:168:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:168:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:169:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:169:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:170:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:170:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:171:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:171:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:172:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:172:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:173:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:173:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:174:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:174:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:175:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:175:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:176:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:176:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:177:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:177:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:178:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:178:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:179:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:179:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:180:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:180:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:181:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:181:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:182:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:182:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:183:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:183:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:184:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:184:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:185:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:185:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:186:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:186:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:187:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:187:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:188:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:188:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:189:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:189:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:190:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:190:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:191:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:191:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:192:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:192:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:193:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:193:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:194:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:194:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:195:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:195:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:196:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:196:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:197:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:197:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:198:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:198:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:199:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:199:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:200:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:200:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:201:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:201:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:202:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:202:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:203:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:203:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:204:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:204:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:205:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:205:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:206:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:206:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:207:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:207:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:208:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:208:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:209:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:209:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:210:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:210:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:211:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:211:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:212:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:212:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:213:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:213:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:214:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:214:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:215:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:215:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:216:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:216:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:217:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:217:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:218:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:218:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:219:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:219:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:220:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:220:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:221:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:221:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:222:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:222:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:223:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:223:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:224:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:224:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:225:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:225:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:226:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:226:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:227:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:227:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:228:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:228:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:229:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:229:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:230:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:230:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:231:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:231:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:232:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:232:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:233:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:233:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:234:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:234:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:235:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:235:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:236:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:236:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:237:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:237:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:238:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:238:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:239:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:239:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:240:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:240:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:241:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:241:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:242:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:242:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:243:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:243:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:244:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:244:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:245:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:245:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:246:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:246:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:247:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:247:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:248:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:248:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:249:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:249:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:250:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:250:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:251:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:251:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:252:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:252:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:253:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:253:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:254:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:254:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:255:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:255:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:256:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:256:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:257:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:257:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:258:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:258:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:259:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:259:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:260:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:260:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:261:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:261:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:262:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:262:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:263:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:263:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:264:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:264:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:265:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:265:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:266:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:266:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:267:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:267:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:268:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:268:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:269:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:269:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:270:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:270:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:271:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:271:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:272:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:272:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:273:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:273:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:274:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:274:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:275:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:275:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:276:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:276:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:277:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:277:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:278:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:278:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:279:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:279:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:280:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:280:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:281:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:281:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:282:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:282:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:283:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:283:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:284:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:284:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:285:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:285:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:286:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:286:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:287:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:287:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:288:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:288:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:289:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:289:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:290:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:290:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:291:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:291:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:292:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:292:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:293:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:293:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:294:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:294:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:295:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:295:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:296:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:296:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:297:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:297:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:298:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:298:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:299:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:299:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:300:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:300:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:301:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:301:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:302:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:302:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:303:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:303:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:304:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:304:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:305:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:305:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:306:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:306:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:307:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:307:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:308:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:308:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:309:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:309:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:310:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:310:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:311:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:311:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:312:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:312:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:313:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:313:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:314:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:314:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:315:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:315:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:316:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:316:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:317:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:317:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:318:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:318:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:319:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:319:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:320:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:320:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:321:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:321:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:322:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:322:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:323:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:323:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:324:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:324:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:325:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:325:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:326:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:326:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:327:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:327:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:328:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:328:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:329:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:329:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:330:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:330:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:331:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:331:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:332:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:332:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:333:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:333:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:334:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:334:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:335:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:335:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:336:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:336:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:337:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:337:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:338:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:338:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:339:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:339:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:340:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:340:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:341:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:341:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:342:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:342:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:343:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:343:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:344:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:344:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:345:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:345:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:346:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:346:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:347:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:347:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:348:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:348:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:349:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:349:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:350:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:350:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:351:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:351:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:352:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:352:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:353:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:353:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:354:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:354:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:355:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:355:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:356:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:356:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:357:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:357:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:358:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:358:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:359:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:359:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:360:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:360:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:361:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:361:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:362:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:362:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:363:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:363:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:364:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:364:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:365:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:365:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:366:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:366:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:367:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:367:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:368:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:368:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:369:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:369:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:370:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:370:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:66:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:66:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:67:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:67:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:68:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:68:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:69:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:69:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:70:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:70:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:71:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:71:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:72:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:72:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:73:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:73:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:74:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:74:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:75:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:75:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:76:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:76:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:77:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:77:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:78:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:78:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:79:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:79:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:80:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:80:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:81:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:81:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:82:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:82:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:83:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:83:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:84:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:84:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:85:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:85:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:86:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:86:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:87:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:87:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:88:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:88:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:89:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:89:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:90:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:90:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:91:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:91:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:92:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:92:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:93:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:93:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:94:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:94:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:95:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:95:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:96:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:96:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:97:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:97:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:98:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:98:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:99:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:99:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                          ; sld_gap_detector                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (12)             ; 434 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                           ; sld_offload_buffer_mgr                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                 ; lpm_counter                                       ; work         ;
;                   |cntr_rai:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated                                                                                         ; cntr_rai                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                          ; lpm_counter                                       ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                                                  ; cntr_3vi                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                ; lpm_counter                                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                                                        ; cntr_59i                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                   ; lpm_counter                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                           ; cntr_kri                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                          ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 372 (372)                 ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                           ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                      ; sld_rom_sr                                        ; work         ;
;    |soc_system:u0|                                                                                                                      ; 13242 (0)           ; 3588 (0)                  ; 3145728           ; 8          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0                                                                                                                                                                                                                                                                                                                                                          ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_ARM_A9_HPS:arm_a9_hps|                                                                                                ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                         ; soc_system_ARM_A9_HPS                             ; soc_system   ;
;          |soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                   ; soc_system_ARM_A9_HPS_fpga_interfaces             ; soc_system   ;
;          |soc_system_ARM_A9_HPS_hps_io:hps_io|                                                                                          ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                     ; soc_system_ARM_A9_HPS_hps_io                      ; soc_system   ;
;             |soc_system_ARM_A9_HPS_hps_io_border:border|                                                                                ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_ARM_A9_HPS_hps_io_border               ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 881 (0)             ; 1352 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|                                                           ; 68 (68)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|                                                             ; 41 (41)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 146 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 146 (142)                 ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 5 (0)               ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 30 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 5 (0)               ; 288 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 288 (284)                 ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 2 (0)               ; 400 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2 (2)               ; 400 (396)                 ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                                                                  ; 148 (91)            ; 25 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 57 (57)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                         ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|                                                        ; 132 (0)             ; 139 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 132 (129)           ; 139 (139)                 ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                               ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:videocard_new_0_memory_main_agent|                                                                  ; 61 (8)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 53 (53)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:videocard_new_0_memory_main_translator|                                                        ; 4 (4)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|                                                    ; 118 (118)           ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|                                                    ; 207 (207)           ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 83 (78)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_002:router_002|                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_0_router_002           ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 326 (0)             ; 429 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|                                                        ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|                                                          ; 36 (36)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 74 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 5 (0)               ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 30 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 5 (0)               ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 82 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                                                               ; 45 (36)             ; 8 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                            ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 9 (9)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                      ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|                                                     ; 61 (0)              ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 61 (61)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;          |altera_merlin_slave_agent:videocard_new_0_memory_control_agent|                                                               ; 50 (4)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:videocard_new_0_memory_control_translator|                                                     ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|                                                 ; 43 (43)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter                                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|                                                 ; 19 (19)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter                                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 43 (38)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_router_002:router_002|                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_1_router_002           ; soc_system   ;
;       |soc_system_pll_0:pll_0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                   ; soc_system_pll_0                                  ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                           ; altera_pll                                        ; work         ;
;       |soc_system_sys_pll:sys_pll|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_sys_pll:sys_pll                                                                                                                                                                                                                                                                                                                               ; soc_system_sys_pll                                ; soc_system   ;
;          |soc_system_sys_pll_sys_pll:sys_pll|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll                                                                                                                                                                                                                                                                                            ; soc_system_sys_pll_sys_pll                        ; soc_system   ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                    ; altera_pll                                        ; work         ;
;       |videocard_top:videocard_new_0|                                                                                                   ; 12033 (2)           ; 1765 (0)                  ; 3145728           ; 8          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0                                                                                                                                                                                                                                                                                                                            ; videocard_top                                     ; soc_system   ;
;          |RAM_dual:ram_inst|                                                                                                            ; 228 (0)             ; 12 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst                                                                                                                                                                                                                                                                                                          ; RAM_dual                                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 228 (0)             ; 12 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;                |altsyncram_fgo2:auto_generated|                                                                                         ; 228 (0)             ; 12 (12)                   ; 2097152           ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated                                                                                                                                                                                                                                           ; altsyncram_fgo2                                   ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2                                                                                                                                                                                                                        ; decode_dla                                        ; work         ;
;                   |decode_dla:decode3|                                                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3                                                                                                                                                                                                                        ; decode_dla                                        ; work         ;
;                   |decode_dla:rden_decode_a|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a                                                                                                                                                                                                                  ; decode_dla                                        ; work         ;
;                   |decode_dla:rden_decode_b|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b                                                                                                                                                                                                                  ; decode_dla                                        ; work         ;
;                   |mux_ahb:mux4|                                                                                                        ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|mux_ahb:mux4                                                                                                                                                                                                                              ; mux_ahb                                           ; work         ;
;                   |mux_ahb:mux5|                                                                                                        ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|mux_ahb:mux5                                                                                                                                                                                                                              ; mux_ahb                                           ; work         ;
;          |memory_mapped_control:mm_control|                                                                                             ; 33 (33)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control                                                                                                                                                                                                                                                                                           ; memory_mapped_control                             ; work         ;
;          |videocard:videocard_inst|                                                                                                     ; 11770 (0)           ; 1735 (0)                  ; 1048576           ; 8          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst                                                                                                                                                                                                                                                                                                   ; videocard                                         ; work         ;
;             |arbiter:arbiter_inst|                                                                                                      ; 92 (92)             ; 210 (210)                 ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst                                                                                                                                                                                                                                                                              ; arbiter                                           ; work         ;
;             |core:core0|                                                                                                                ; 2905 (1145)         ; 380 (345)                 ; 0                 ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0                                                                                                                                                                                                                                                                                        ; core                                              ; work         ;
;                |alu:alu_main|                                                                                                           ; 1702 (609)          ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main                                                                                                                                                                                                                                                                           ; alu                                               ; work         ;
;                   |divider:div_module|                                                                                                  ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module                                                                                                                                                                                                                                                        ; divider                                           ; work         ;
;                      |lpm_divide:LPM_DIVIDE_component|                                                                                  ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                         |lpm_divide_l4u:auto_generated|                                                                                 ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated                                                                                                                                                                                          ; lpm_divide_l4u                                    ; work         ;
;                            |sign_div_unsign_anh:divider|                                                                                ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                              ; sign_div_unsign_anh                               ; work         ;
;                               |alt_u_div_p2f:divider|                                                                                   ; 1093 (1093)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                        ; alt_u_div_p2f                                     ; work         ;
;                |instr_decoder:instr_decoder_main|                                                                                       ; 58 (58)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main                                                                                                                                                                                                                                                       ; instr_decoder                                     ; work         ;
;             |core:core1|                                                                                                                ; 2921 (1145)         ; 380 (345)                 ; 0                 ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1                                                                                                                                                                                                                                                                                        ; core                                              ; work         ;
;                |alu:alu_main|                                                                                                           ; 1702 (609)          ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main                                                                                                                                                                                                                                                                           ; alu                                               ; work         ;
;                   |divider:div_module|                                                                                                  ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module                                                                                                                                                                                                                                                        ; divider                                           ; work         ;
;                      |lpm_divide:LPM_DIVIDE_component|                                                                                  ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                         |lpm_divide_l4u:auto_generated|                                                                                 ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated                                                                                                                                                                                          ; lpm_divide_l4u                                    ; work         ;
;                            |sign_div_unsign_anh:divider|                                                                                ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                              ; sign_div_unsign_anh                               ; work         ;
;                               |alt_u_div_p2f:divider|                                                                                   ; 1093 (1093)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                        ; alt_u_div_p2f                                     ; work         ;
;                |instr_decoder:instr_decoder_main|                                                                                       ; 74 (74)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main                                                                                                                                                                                                                                                       ; instr_decoder                                     ; work         ;
;             |core:core2|                                                                                                                ; 2921 (1145)         ; 380 (345)                 ; 0                 ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2                                                                                                                                                                                                                                                                                        ; core                                              ; work         ;
;                |alu:alu_main|                                                                                                           ; 1702 (609)          ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main                                                                                                                                                                                                                                                                           ; alu                                               ; work         ;
;                   |divider:div_module|                                                                                                  ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module                                                                                                                                                                                                                                                        ; divider                                           ; work         ;
;                      |lpm_divide:LPM_DIVIDE_component|                                                                                  ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                         |lpm_divide_l4u:auto_generated|                                                                                 ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated                                                                                                                                                                                          ; lpm_divide_l4u                                    ; work         ;
;                            |sign_div_unsign_anh:divider|                                                                                ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                              ; sign_div_unsign_anh                               ; work         ;
;                               |alt_u_div_p2f:divider|                                                                                   ; 1093 (1093)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                        ; alt_u_div_p2f                                     ; work         ;
;                |instr_decoder:instr_decoder_main|                                                                                       ; 74 (74)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main                                                                                                                                                                                                                                                       ; instr_decoder                                     ; work         ;
;             |core:core3|                                                                                                                ; 2921 (1145)         ; 380 (345)                 ; 0                 ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3                                                                                                                                                                                                                                                                                        ; core                                              ; work         ;
;                |alu:alu_main|                                                                                                           ; 1702 (609)          ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main                                                                                                                                                                                                                                                                           ; alu                                               ; work         ;
;                   |divider:div_module|                                                                                                  ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module                                                                                                                                                                                                                                                        ; divider                                           ; work         ;
;                      |lpm_divide:LPM_DIVIDE_component|                                                                                  ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                         |lpm_divide_l4u:auto_generated|                                                                                 ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated                                                                                                                                                                                          ; lpm_divide_l4u                                    ; work         ;
;                            |sign_div_unsign_anh:divider|                                                                                ; 1093 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                              ; sign_div_unsign_anh                               ; work         ;
;                               |alt_u_div_p2f:divider|                                                                                   ; 1093 (1093)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                        ; alt_u_div_p2f                                     ; work         ;
;                |instr_decoder:instr_decoder_main|                                                                                       ; 74 (74)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main                                                                                                                                                                                                                                                       ; instr_decoder                                     ; work         ;
;             |four_way_rom:rom|                                                                                                          ; 4 (0)               ; 0 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom                                                                                                                                                                                                                                                                                  ; four_way_rom                                      ; work         ;
;                |ROM_RAM:rom0|                                                                                                           ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0                                                                                                                                                                                                                                                                     ; ROM_RAM                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                      |altsyncram_j4j2:auto_generated|                                                                                   ; 1 (1)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated                                                                                                                                                                                                      ; altsyncram_j4j2                                   ; work         ;
;                |ROM_RAM:rom1|                                                                                                           ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1                                                                                                                                                                                                                                                                     ; ROM_RAM                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                      |altsyncram_j4j2:auto_generated|                                                                                   ; 1 (1)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated                                                                                                                                                                                                      ; altsyncram_j4j2                                   ; work         ;
;                |ROM_RAM:rom2|                                                                                                           ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2                                                                                                                                                                                                                                                                     ; ROM_RAM                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                      |altsyncram_j4j2:auto_generated|                                                                                   ; 1 (1)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated                                                                                                                                                                                                      ; altsyncram_j4j2                                   ; work         ;
;                |ROM_RAM:rom3|                                                                                                           ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3                                                                                                                                                                                                                                                                     ; ROM_RAM                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                      |altsyncram_j4j2:auto_generated|                                                                                   ; 1 (1)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated                                                                                                                                                                                                      ; altsyncram_j4j2                                   ; work         ;
;             |interrupt_controller:inter_controller|                                                                                     ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|interrupt_controller:inter_controller                                                                                                                                                                                                                                                             ; interrupt_controller                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 372          ; 512          ; 372          ; 190464  ; None ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 65536        ; 32           ; 65536        ; 32           ; 2097152 ; None ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144  ; None ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144  ; None ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144  ; None ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 12          ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                ;
; Altera ; In-System Sources and Probes             ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                            ; ip/altsource_probe/hps_reset.v ;
; N/A    ; Qsys                                     ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0                                                                                                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_hps                               ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_hps_io                            ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect                   ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_master_ni              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; soc_system.qsys                ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter                                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter                                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect                   ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_master_ni              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; soc_system.qsys                ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_pll                               ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_reset_controller                  ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_reset_controller                  ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_pll                               ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll                                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; RAM: 2-PORT                              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst                                                                                                                                                                                                       ; memory/RAM_dual.v              ;
; Altera ; LPM_DIVIDE                               ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module                                                                                                                                                     ; core/divider.v                 ;
; Altera ; LPM_DIVIDE                               ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module                                                                                                                                                     ; core/divider.v                 ;
; Altera ; LPM_DIVIDE                               ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module                                                                                                                                                     ; core/divider.v                 ;
; Altera ; LPM_DIVIDE                               ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module                                                                                                                                                     ; core/divider.v                 ;
; Altera ; RAM: 2-PORT                              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0                                                                                                                                                                  ; memory/ROM_RAM.v               ;
; Altera ; RAM: 2-PORT                              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1                                                                                                                                                                  ; memory/ROM_RAM.v               ;
; Altera ; RAM: 2-PORT                              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2                                                                                                                                                                  ; memory/ROM_RAM.v               ;
; Altera ; RAM: 2-PORT                              ; 20.1    ; N/A          ; N/A          ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3                                                                                                                                                                  ; memory/ROM_RAM.v               ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                 ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                 ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                 ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |ucu_gpu_top|altera_edge_detector:pulse_debug_reset|state ;
+------------+------------+------------+------------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                          ;
+------------+------------+------------+------------------------------------+
; state.IDLE ; 0          ; 0          ; 0                                  ;
; state.ARM  ; 1          ; 0          ; 1                                  ;
; state.CAPT ; 1          ; 1          ; 0                                  ;
+------------+------------+------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |ucu_gpu_top|altera_edge_detector:pulse_warm_reset|state ;
+------------+------------+------------+-----------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                         ;
+------------+------------+------------+-----------------------------------+
; state.IDLE ; 0          ; 0          ; 0                                 ;
; state.ARM  ; 1          ; 0          ; 1                                 ;
; state.CAPT ; 1          ; 1          ; 0                                 ;
+------------+------------+------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |ucu_gpu_top|altera_edge_detector:pulse_cold_reset|state ;
+------------+------------+------------+-----------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                         ;
+------------+------------+------------+-----------------------------------+
; state.IDLE ; 0          ; 0          ; 0                                 ;
; state.ARM  ; 1          ; 0          ; 1                                 ;
; state.CAPT ; 1          ; 1          ; 0                                 ;
+------------+------------+------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST ;
+----------------+----------------+----------------+-----------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001        ;
+----------------+----------------+----------------+-----------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                     ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                     ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                     ;
+----------------+----------------+----------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                    ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                    ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                    ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start ;
+---------------------+------------------------------------------------------------------------------------------------+
; Name                ; data_start.00000001                                                                            ;
+---------------------+------------------------------------------------------------------------------------------------+
; data_start.00000000 ; 0                                                                                              ;
; data_start.00000001 ; 1                                                                                              ;
+---------------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 36                                                                                                                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58,59,61,86]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58,59,61,86]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,58,60,61,86]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,58,60,61,86]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_use_reg                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31,59]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..127,175,176,178,207]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..127,175,176,178,207]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[174,175,177,178,207]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[174,175,177,178,207]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_use_reg                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,99]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1..6]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..8]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_endofpacket                                                                                        ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                               ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[52..63]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_channel[0,1]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                               ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_endofpacket                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_address_field[2,3]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[65..76]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_channel[0,1]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[23]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[20..22]                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                     ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[18,19]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[17]                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                     ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[16]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][9]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|mem[1][32]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|mem[1][33]                                                                                                     ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_finish[2..7]                                                                                                                                                      ; Merged with soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_finish[1]                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|av_readdata_pre[1..6]                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|av_readdata_pre[7]                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][7]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][7]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][3]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][7]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][7]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][7]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][7]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[6,7]                                                                                                                                                                     ; Merged with I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][8]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|response_status_reg[1]                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|response_status_reg[0]                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][1]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][1]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][1]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][1]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][1]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][1]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|mem[0][33]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|mem[0][32]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|response_status_reg[1]                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|response_status_reg[0]                                                                                  ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[3..7]                                                                                                                                                                  ; Merged with I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|result[15]                                                                                                                                                          ; Merged with soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|flags[1]                                                                                                                                                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|result[15]                                                                                                                                                          ; Merged with soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|flags[1]                                                                                                                                                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|result[15]                                                                                                                                                          ; Merged with soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|flags[1]                                                                                                                                                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|result[15]                                                                                                                                                          ; Merged with soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|flags[1]                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[1][72]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[1][73]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[1][99]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][99]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[1][73]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][73]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][72]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][9]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|mem[1][33]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][8]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|mem[0][32]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..20]                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4..29]                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[1][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_finish[1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|data_reg[17..22]                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|data_reg[23]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|data_reg[9..14]                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|data_reg[15]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|data_reg[1..6]                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|data_reg[7]                                                                                          ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|time_spent[26..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][29]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][28]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][27]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][26]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][25]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][24]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][23]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][22]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][21]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][20]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][19]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][18]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][17]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][16]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][15]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][14]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][13]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][12]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][11]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][65]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][64]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][63]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][62]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][61]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][60]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][59]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][58]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][57]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][56]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][55]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][54]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][53]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][52]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][51]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][50]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][49]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][48]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][47]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][46]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][45]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][44]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][43]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][42]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][41]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][40]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][49]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][48]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][47]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][46]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][45]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][89]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][88]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][87]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][86]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][85]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|av_readdata_pre[7]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4..8]          ; Lost fanout                                                                                                                                                                                                                                                ;
; altera_edge_detector:pulse_debug_reset|state.IDLE                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                ;
; altera_edge_detector:pulse_debug_reset|state.ARM                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; altera_edge_detector:pulse_debug_reset|state.CAPT                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                ;
; altera_edge_detector:pulse_warm_reset|state.IDLE                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; altera_edge_detector:pulse_warm_reset|state.ARM                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; altera_edge_detector:pulse_warm_reset|state.CAPT                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; altera_edge_detector:pulse_cold_reset|state.IDLE                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; altera_edge_detector:pulse_cold_reset|state.ARM                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; altera_edge_detector:pulse_cold_reset|state.CAPT                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2..6]       ; Lost fanout                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~9                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~10                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start~4                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start~5                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start~6                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start~7                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start~8                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start~9                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start~10                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19..29]     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[29]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[28]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[27]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[26]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[25]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[24]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[23]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[22]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[21]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[20]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]             ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[19]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|response_status_reg[0]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[228,229]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[228,229]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[228,229]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[228,229]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[1][92]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][92]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2..20]   ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2..6]        ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[20]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[19]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[18]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[17]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[16]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[15]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[14]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[13]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[12]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[11]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[10]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[9]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[8]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[7]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[6]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[5]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[4]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[3]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[2]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..6] ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|response_status_reg[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107,108]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107,108]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107,108]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107,108]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50..52]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[1][52]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[1][51]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[1][50]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][52]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][51]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][50]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[5]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[173]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[173]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[172]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[172]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[171]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[171]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[170]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[170]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[169]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[169]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[168]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[168]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[167]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[167]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[166]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[166]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[165]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[165]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[164]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[164]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[163]                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[163]                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[173]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[173]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[172]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[172]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[171]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[171]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[170]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[170]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[169]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[169]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[168]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[168]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[167]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[167]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[166]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[166]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[165]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[165]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[164]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[164]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[163]                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[163]                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25..31]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25..31]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2..20]                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19..29]                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 1047                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_use_reg                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                           ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                           ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                           ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_endofpacket,                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[31],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[30],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[29],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[28],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[27],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[26],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[25],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[24],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[23],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[22],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[21],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[20],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[19],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[18],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[17],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[16],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[15],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[14],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[13],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[12],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[11],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[10],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[9],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[8],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[7],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[6],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[5],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[4],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[3],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[2],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[1],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_data_field[0],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_address_field[2],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[76],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[75],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[74],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[73],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[72],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[71],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[70],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[69],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[68],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[67],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[66],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_last_field[65],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_channel[1],                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_channel[0],                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_response_status_field[1],                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|p0_reg_response_status_field[0],                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][99],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][73],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][72],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|mem[0][32],                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|response_status_reg[0],                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[228],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[229],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[228],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[229],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[228],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[229],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[228],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[229],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][92],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_use_reg                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_endofpacket,                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_data_field[7],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_data_field[6],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_data_field[5],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_data_field[4],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_data_field[3],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_data_field[2],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_data_field[1],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_data_field[0],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_address_field[0],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[63],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[62],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[61],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[60],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[59],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[58],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[57],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[56],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[55],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[54],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[53],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_last_field[52],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_channel[1],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_channel[0],                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_response_status_field[1],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|p0_reg_response_status_field[0],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][8],                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][59],                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[0][1],                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|response_status_reg[0],                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][52],                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][51],                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][50],                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][45]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][46]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][47]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][48]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][49]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                           ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                           ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                           ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                           ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                           ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[1][92]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                        ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8] ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[29],                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[28],                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[27],                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][12]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[3],                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][13]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[4],                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][14]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[5],                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][15]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[6],                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][17]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[8],                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][56]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],         ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[20]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][61]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],         ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[25]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][59]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],         ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[23]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][58]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],         ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[22]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][57]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],         ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[21]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[1],                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][55]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],         ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[19]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][28]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[19]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][29]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[20]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][26]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[17]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][62]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],         ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[26]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][11]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[2]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][16]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[7]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][18]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],   ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[9]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][19]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[10]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][20]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[11]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][21]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[12]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][22]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[13]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][23]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[14]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][24]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[15]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][27]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[18]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[0][25]                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],  ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|address_reg[16]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],           ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[1][59]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[178]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[178],                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[1],                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[207]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[207],                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99],              ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[1][99]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[169]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[169],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[173]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[173],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[172]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[172],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[171]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[171],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[170]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[170],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[168]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[168],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[167]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[167],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[166]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[166],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[165]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[165],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[164]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[164],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[163]                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[163],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[174]                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[174],                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[178]                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[178],                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][60]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|address_reg[24]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][63]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][64]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],     ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                    ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[0]                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[175]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[175],                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][88]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[7]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][87]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][86]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][85]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|av_readdata_pre[7]                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|mem[1][7]                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[1][52]                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[1][51]                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem[1][50]                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[104]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[94]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[0][89]                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[8]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[96]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[96]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[98]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[98]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[102]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[102]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[166]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[166]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[123]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[123]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[124]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[124]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[125]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[125]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[173]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[173]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[172]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[172]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[171]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[171]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[170]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[170]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[169]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[169]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[168]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[168]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[167]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[167]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[165]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[165]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[164]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[164]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[163]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[163]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[126]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[126]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[176]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[176]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[115]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[116]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[117]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[119]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[119]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[120]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[120]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[121]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[121]                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[175]                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[175]                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem[1][73]                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|byte_cnt_reg[0]                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[177]                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[177]                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[207]                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[207]                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9707  ;
; Number of registers using Synchronous Clear  ; 1121  ;
; Number of registers using Synchronous Load   ; 611   ;
; Number of registers using Asynchronous Clear ; 3815  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4343  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 594     ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 1443    ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; 1       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|waitrequest_reset_override ; 6       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator|waitrequest_reset_override    ; 6       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]       ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]       ; 2       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|current_state[0]                                                       ; 2       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|current_state[1]                                                       ; 1       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable                           ; 13      ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|state[1]                                                                         ; 9       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|state[0]                                                                         ; 10      ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|state[1]                                                                         ; 9       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|state[0]                                                                         ; 10      ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|state[1]                                                                         ; 9       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|state[0]                                                                         ; 10      ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|state[1]                                                                         ; 9       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|state[0]                                                                         ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                              ; 52      ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[15]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[15]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[15]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[15]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_choose                                                                     ; 23      ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_choose                                                                     ; 23      ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_choose                                                                     ; 23      ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_choose                                                                     ; 23      ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[13]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[13]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[13]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[13]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[14]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[14]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[14]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[14]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[0]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[0]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[0]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[0]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[1]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[1]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[1]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[1]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[2]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[2]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[2]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[2]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[3]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[3]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[3]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[3]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[4]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[4]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[4]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[4]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[5]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[5]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[5]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[5]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[6]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[6]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[6]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[6]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[7]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[7]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[7]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[7]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[8]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[8]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[8]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[8]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[9]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[9]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[9]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[9]                                                                            ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[10]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[10]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[10]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[10]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[11]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[11]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[11]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[11]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[12]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[12]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[12]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[12]                                                                           ; 6       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[16]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[16]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[16]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[16]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[17]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[17]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[17]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[17]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[18]                                                                           ; 5       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[18]                                                                           ; 5       ;
; Total number of inverted registers = 165*                                                                                                                        ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[4]                                                                                                                                                                                                                                                                    ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[17]                                                                                                                                                                                                                                                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[3]                                                                                                                                                                                                                                                                    ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[15]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[19]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[4]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[24]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[8]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[25]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[3]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[15]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[19]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[4]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[31]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[2]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[5]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[28]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[1]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[0]                                                                                                                                                                                                                                                                    ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip                                                                                                                                                                                                                                                                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|Selector29                                                                                                                                                                                                                                                               ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[4]                                                                                                                                                                                                                                                                    ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[17]                                                                                                                                                                                                                                                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[3]                                                                                                                                                                                                                                                                    ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[15]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[19]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[4]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[24]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[8]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[25]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[3]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[15]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[19]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[4]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[31]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[2]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[5]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[28]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[1]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[0]                                                                                                                                                                                                                                                                    ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip                                                                                                                                                                                                                                                                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|Selector29                                                                                                                                                                                                                                                               ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[4]                                                                                                                                                                                                                                                                    ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[17]                                                                                                                                                                                                                                                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[3]                                                                                                                                                                                                                                                                    ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[15]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[19]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[4]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[24]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[8]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[25]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[3]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[15]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[19]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[4]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[31]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[2]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[5]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[28]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[1]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[0]                                                                                                                                                                                                                                                                    ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip                                                                                                                                                                                                                                                                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|Selector29                                                                                                                                                                                                                                                               ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[4]                                                                                                                                                                                                                                                                    ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[17]                                                                                                                                                                                                                                                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[3]                                                                                                                                                                                                                                                                    ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[15]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[19]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[4]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[24]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[8]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[25]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[3]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[15]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[19]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[4]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[31]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[2]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 24 LEs               ; 84 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[5]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[28]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[1]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[0]                                                                                                                                                                                                                                                                    ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip                                                                                                                                                                                                                                                                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|Selector29                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator|wait_latency_counter[0]                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|ShiftLeft0                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|out_data[72]                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|int_output_sel[1]                                                                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem                                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|ShiftRight0                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|ShiftRight0                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|ShiftRight0                                                                                                                                                                                                                                                 ;
; 23:1               ; 12 bits   ; 180 LEs       ; 168 LEs              ; 12 LEs                 ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|Mux27                                                                                                                                                                                                                                                       ;
; 23:1               ; 12 bits   ; 180 LEs       ; 168 LEs              ; 12 LEs                 ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|Mux15                                                                                                                                                                                                                                                       ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|Mux28                                                                                                                                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|Mux3                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|ShiftRight0                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|ShiftRight0                                                                                                                                                                                                                                                 ;
; 23:1               ; 12 bits   ; 180 LEs       ; 168 LEs              ; 12 LEs                 ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|Mux27                                                                                                                                                                                                                                                       ;
; 23:1               ; 12 bits   ; 180 LEs       ; 168 LEs              ; 12 LEs                 ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|Mux15                                                                                                                                                                                                                                                       ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|Mux28                                                                                                                                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|Mux3                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|ShiftRight0                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|ShiftRight0                                                                                                                                                                                                                                                 ;
; 23:1               ; 12 bits   ; 180 LEs       ; 168 LEs              ; 12 LEs                 ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|Mux27                                                                                                                                                                                                                                                       ;
; 23:1               ; 12 bits   ; 180 LEs       ; 168 LEs              ; 12 LEs                 ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|Mux15                                                                                                                                                                                                                                                       ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|Mux28                                                                                                                                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|Mux3                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|ShiftRight0                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|ShiftLeft0                                                                                                                                                                                                                                                  ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|ShiftRight0                                                                                                                                                                                                                                                 ;
; 23:1               ; 12 bits   ; 180 LEs       ; 168 LEs              ; 12 LEs                 ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|Mux27                                                                                                                                                                                                                                                       ;
; 23:1               ; 12 bits   ; 180 LEs       ; 168 LEs              ; 12 LEs                 ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|Mux15                                                                                                                                                                                                                                                       ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|Mux28                                                                                                                                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|Mux3                                                                                                                                                                                                                                                        ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator|av_readdata_pre[6]                                                                                                                                                                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|mux_ahb:mux4|l3_w16_n0_mux_dataout                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0                                                                                                                                                                                                                                                                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|Mux49                                                                                                                                                                                                                                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|Mux30                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0                                                                                                                                                                                                                                                                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|Mux49                                                                                                                                                                                                                                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|Mux30                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|op2[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|immediate[3]                                                                                                                                                                                                                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|op1[1]                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|src_channel[1]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|src_channel[1]                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0                                                                                                                                                                                                                                                                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|Mux32                                                                                                                                                                                                                                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|Mux6                                                                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[0]                                                                                                                                                                                                                                                                                                           ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[0]                                                                                                                                                                                                                                                                           ;
; 66:1               ; 5 bits    ; 220 LEs       ; 125 LEs              ; 95 LEs                 ; Yes        ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[0]                                                                                                                                                                                                                                                                            ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                                                                                                                          ;
; 37:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[6]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0                                                                                                                                                                                                                                                                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|Mux63                                                                                                                                                                                                                                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|Mux28                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[189]                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[195]                                                                                                                                                                               ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                                                                                                                         ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|wait_latency_counter[1]                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|out_data[38]                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start                                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|int_output_sel[0]                                                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|mem                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|ShiftRight0                                                                                                                                                                                                    ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_write[23]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|op2[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|immediate[13]                                                                                                                                                                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|op1[0]                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|Mux0                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|op2[1]                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|immediate[14]                                                                                                                                                                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|op1[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main|op2[1]                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main|immediate[14]                                                                                                                                                                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main|op1[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                       ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                        ;
; IP_TOOL_VERSION                       ; 20.1                  ; -    ; -                                                                                                                        ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                        ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                        ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                          ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                           ;
; IP_TOOL_VERSION                       ; 20.1                             ; -    ; -                                                                                                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                           ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                           ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                         ;
; IP_TOOL_VERSION                       ; 20.1              ; -    ; -                                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                         ;
; IP_TOOL_VERSION                       ; 20.1              ; -    ; -                                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                              ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                               ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[2]                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[1]                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[1]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[2]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[1]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[2]                                                                                                            ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_HDMI_Config:u_I2C_HDMI_Config ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                     ;
; I2C_Freq       ; 20000    ; Signed Integer                                     ;
; LUT_SIZE       ; 31       ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                     ;
; S2F_Width      ; 3     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                         ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                       ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                       ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                       ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                       ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                               ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                       ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                       ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                       ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                       ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                       ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                      ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                    ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                    ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                            ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                            ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                            ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                            ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                            ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                            ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                            ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                            ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                            ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                            ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                            ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                                            ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                                            ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                            ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                            ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                            ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                    ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                    ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                    ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                    ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                    ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                    ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                    ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                    ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                    ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                              ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                      ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                      ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                                      ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                                      ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                                      ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                              ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                              ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                              ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                              ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                              ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                              ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                      ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                              ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                      ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                              ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                              ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                              ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                            ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                           ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                              ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                              ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                              ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                              ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                              ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                              ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                              ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                              ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                              ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                              ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                              ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                              ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                              ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                              ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                              ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                              ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                              ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                              ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                      ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                      ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                      ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                      ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                      ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                      ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                      ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                      ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                      ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                      ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                      ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                      ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                      ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                      ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                      ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                      ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                      ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                      ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                      ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                      ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                      ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                      ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                      ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                                      ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                                                                      ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                      ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                      ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                      ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                      ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                      ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                      ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                      ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                      ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                              ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                              ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                              ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                              ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                    ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                        ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                              ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                      ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                              ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                      ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                              ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                            ;
; operation_mode                       ; direct                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 5.000000 MHz           ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                             ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                           ;
; pll_type                             ; General                ; String                                                                           ;
; pll_subtype                          ; General                ; String                                                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                   ;
; operation_mode                       ; direct                 ; String                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                   ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                           ;
; phase_shift1                         ; -3000 ps               ; String                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                   ;
; clock_name_0                         ;                        ; String                                                                           ;
; clock_name_1                         ;                        ; String                                                                           ;
; clock_name_2                         ;                        ; String                                                                           ;
; clock_name_3                         ;                        ; String                                                                           ;
; clock_name_4                         ;                        ; String                                                                           ;
; clock_name_5                         ;                        ; String                                                                           ;
; clock_name_6                         ;                        ; String                                                                           ;
; clock_name_7                         ;                        ; String                                                                           ;
; clock_name_8                         ;                        ; String                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                           ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                  ;
; WIDTH_CTRL     ; 8     ; Signed Integer                                                  ;
; BYTES          ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                           ;
; CORE_NUM       ; 4     ; Signed Integer                                                                           ;
; INT_NUM        ; 3     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_j4j2      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_j4j2      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_j4j2      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_j4j2      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                ;
; CORE_NUM       ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|interrupt_controller:inter_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; CORE_NUM       ; 4     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                      ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                      ;
; FLAGS          ; 4     ; Signed Integer                                                                                      ;
; CARRY          ; 0     ; Signed Integer                                                                                      ;
; SIGN           ; 1     ; Signed Integer                                                                                      ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                      ;
; ZERO           ; 3     ; Signed Integer                                                                                      ;
; OPCODE         ; 4     ; Signed Integer                                                                                      ;
; MOV_CODE       ; 3     ; Signed Integer                                                                                      ;
; STATE_WIDTH    ; 2     ; Signed Integer                                                                                      ;
; CORE_NUM       ; 2     ; Signed Integer                                                                                      ;
; INT_NUM        ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                       ;
; OPCODE         ; 4     ; Signed Integer                                                                                                                       ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                                       ;
; FLAGS          ; 4     ; Signed Integer                                                                                                                       ;
; CARRY          ; 0     ; Signed Integer                                                                                                                       ;
; SIGN           ; 1     ; Signed Integer                                                                                                                       ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                                       ;
; ZERO           ; 3     ; Signed Integer                                                                                                                       ;
; CORE_NUMBER    ; 2     ; Signed Integer                                                                                                                       ;
; INT_NUM        ; 3     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                   ;
; OPCODE         ; 4     ; Signed Integer                                                                                                   ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                   ;
; FLAGS          ; 4     ; Signed Integer                                                                                                   ;
; CARRY          ; 0     ; Signed Integer                                                                                                   ;
; SIGN           ; 1     ; Signed Integer                                                                                                   ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                   ;
; ZERO           ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_l4u ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                      ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                      ;
; FLAGS          ; 4     ; Signed Integer                                                                                      ;
; CARRY          ; 0     ; Signed Integer                                                                                      ;
; SIGN           ; 1     ; Signed Integer                                                                                      ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                      ;
; ZERO           ; 3     ; Signed Integer                                                                                      ;
; OPCODE         ; 4     ; Signed Integer                                                                                      ;
; MOV_CODE       ; 3     ; Signed Integer                                                                                      ;
; STATE_WIDTH    ; 2     ; Signed Integer                                                                                      ;
; CORE_NUM       ; 2     ; Signed Integer                                                                                      ;
; INT_NUM        ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                       ;
; OPCODE         ; 4     ; Signed Integer                                                                                                                       ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                                       ;
; FLAGS          ; 4     ; Signed Integer                                                                                                                       ;
; CARRY          ; 0     ; Signed Integer                                                                                                                       ;
; SIGN           ; 1     ; Signed Integer                                                                                                                       ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                                       ;
; ZERO           ; 3     ; Signed Integer                                                                                                                       ;
; CORE_NUMBER    ; 2     ; Signed Integer                                                                                                                       ;
; INT_NUM        ; 3     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                   ;
; OPCODE         ; 4     ; Signed Integer                                                                                                   ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                   ;
; FLAGS          ; 4     ; Signed Integer                                                                                                   ;
; CARRY          ; 0     ; Signed Integer                                                                                                   ;
; SIGN           ; 1     ; Signed Integer                                                                                                   ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                   ;
; ZERO           ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_l4u ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                      ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                      ;
; FLAGS          ; 4     ; Signed Integer                                                                                      ;
; CARRY          ; 0     ; Signed Integer                                                                                      ;
; SIGN           ; 1     ; Signed Integer                                                                                      ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                      ;
; ZERO           ; 3     ; Signed Integer                                                                                      ;
; OPCODE         ; 4     ; Signed Integer                                                                                      ;
; MOV_CODE       ; 3     ; Signed Integer                                                                                      ;
; STATE_WIDTH    ; 2     ; Signed Integer                                                                                      ;
; CORE_NUM       ; 2     ; Signed Integer                                                                                      ;
; INT_NUM        ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                       ;
; OPCODE         ; 4     ; Signed Integer                                                                                                                       ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                                       ;
; FLAGS          ; 4     ; Signed Integer                                                                                                                       ;
; CARRY          ; 0     ; Signed Integer                                                                                                                       ;
; SIGN           ; 1     ; Signed Integer                                                                                                                       ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                                       ;
; ZERO           ; 3     ; Signed Integer                                                                                                                       ;
; CORE_NUMBER    ; 2     ; Signed Integer                                                                                                                       ;
; INT_NUM        ; 3     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                   ;
; OPCODE         ; 4     ; Signed Integer                                                                                                   ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                   ;
; FLAGS          ; 4     ; Signed Integer                                                                                                   ;
; CARRY          ; 0     ; Signed Integer                                                                                                   ;
; SIGN           ; 1     ; Signed Integer                                                                                                   ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                   ;
; ZERO           ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_l4u ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                      ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                      ;
; FLAGS          ; 4     ; Signed Integer                                                                                      ;
; CARRY          ; 0     ; Signed Integer                                                                                      ;
; SIGN           ; 1     ; Signed Integer                                                                                      ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                      ;
; ZERO           ; 3     ; Signed Integer                                                                                      ;
; OPCODE         ; 4     ; Signed Integer                                                                                      ;
; MOV_CODE       ; 3     ; Signed Integer                                                                                      ;
; STATE_WIDTH    ; 2     ; Signed Integer                                                                                      ;
; CORE_NUM       ; 2     ; Signed Integer                                                                                      ;
; INT_NUM        ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                       ;
; OPCODE         ; 4     ; Signed Integer                                                                                                                       ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                                       ;
; FLAGS          ; 4     ; Signed Integer                                                                                                                       ;
; CARRY          ; 0     ; Signed Integer                                                                                                                       ;
; SIGN           ; 1     ; Signed Integer                                                                                                                       ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                                       ;
; ZERO           ; 3     ; Signed Integer                                                                                                                       ;
; CORE_NUMBER    ; 2     ; Signed Integer                                                                                                                       ;
; INT_NUM        ; 3     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                   ;
; OPCODE         ; 4     ; Signed Integer                                                                                                   ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                   ;
; FLAGS          ; 4     ; Signed Integer                                                                                                   ;
; CARRY          ; 0     ; Signed Integer                                                                                                   ;
; SIGN           ; 1     ; Signed Integer                                                                                                   ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                   ;
; ZERO           ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_l4u ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_fgo2      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                    ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                    ;
; RDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                    ;
; WDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                    ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                    ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                    ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                    ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                    ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                    ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                    ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                            ;
; PKT_THREAD_ID_H           ; 220   ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 209   ; Signed Integer                                                                                                                    ;
; PKT_QOS_H                 ; 206   ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 206   ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 227   ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 224   ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 203   ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 203   ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 204   ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 204   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 223   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 221   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                  ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                  ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                  ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                  ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                  ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 99    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 100   ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 120   ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 121   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 122   ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 124   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                              ;
; IN_ST_DATA_W                  ; 125   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                              ;
; OUT_ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 188   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 189   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 197   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 198   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 200   ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 228   ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 229   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 201   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 202   ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 230   ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 232   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 176   ; Signed Integer                                                                                                                              ;
; IN_ST_DATA_W                  ; 233   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                              ;
; OUT_ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                              ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                          ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                          ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 233   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 233   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 237   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 233   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 233   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 237   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 233   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 233   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 237   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 233   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 233   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 237   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                       ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                       ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                       ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                       ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                       ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                       ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                       ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                       ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                       ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                       ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                               ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                       ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                     ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                     ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                     ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 29    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 34    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 30    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 31    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 33    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 59    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 59    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 60    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 60    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 36    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 52    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 50    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 10    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 10    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 29    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 30    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 33    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 54    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 53    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 52    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 50    ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 36    ; Signed Integer                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 29    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 36    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 30    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 33    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 54    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 53    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 52    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 50    ; Signed Integer                                                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 36    ; Signed Integer                                                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 49    ; Signed Integer                                                                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 21    ; Signed Integer                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 29    ; Signed Integer                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 30    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 36    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 42    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 43    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 49    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 50    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 52    ; Signed Integer                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 35    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 53    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 54    ; Signed Integer                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 32    ; Signed Integer                                                                                                                                 ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 76    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 77    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 79    ; Signed Integer                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 80    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 81    ; Signed Integer                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 59    ; Signed Integer                                                                                                                                 ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 29    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 30    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 36    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 50    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 52    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 35    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 53    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 54    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                 ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                             ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                             ;
; POLARITY       ; LOW   ; String                                     ;
; TIMEOUT        ; 50000 ; Signed Integer                             ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                              ;
; lpm_hint                ; UNUSED          ; String                                                              ;
; sld_auto_instance_index ; YES             ; String                                                              ;
; sld_instance_index      ; 0               ; Signed Integer                                                      ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                      ;
; sld_ir_width            ; 4               ; Signed Integer                                                      ;
; instance_id             ; RST             ; String                                                              ;
; probe_width             ; 0               ; Signed Integer                                                      ;
; source_width            ; 3               ; Signed Integer                                                      ;
; source_initial_value    ;  0              ; String                                                              ;
; enable_metastability    ; YES             ; String                                                              ;
+-------------------------+-----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_cold_reset ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; PULSE_EXT             ; 6     ; Signed Integer                                     ;
; EDGE_TYPE             ; 1     ; Signed Integer                                     ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_warm_reset ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; PULSE_EXT             ; 2     ; Signed Integer                                     ;
; EDGE_TYPE             ; 1     ; Signed Integer                                     ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_debug_reset ;
+-----------------------+-------+-----------------------------------------------------+
; Parameter Name        ; Value ; Type                                                ;
+-----------------------+-------+-----------------------------------------------------+
; PULSE_EXT             ; 32    ; Signed Integer                                      ;
; EDGE_TYPE             ; 1     ; Signed Integer                                      ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                      ;
+-----------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 1508                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 372                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                  ;
; Entity Instance                           ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component                                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_edge_detector:pulse_debug_reset"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pulse_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_edge_detector:pulse_warm_reset"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pulse_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_edge_detector:pulse_cold_reset"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pulse_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_reset:hps_reset_inst"                                                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; probe ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce_inst"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[31..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                     ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                  ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                     ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                 ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                 ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
; d[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk       ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; reset     ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; in_valid  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; in_sop    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; in_eop    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; out_ready ; Input ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[42..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                ;
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                  ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                  ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; b[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                        ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                           ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst"                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rden_a    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3"          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; core_index ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_num    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2"             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; core_index[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; core_index[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; int_num       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1"             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; core_index[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; core_index[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_num       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; remain ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0"          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; core_index ; Input  ; Info     ; Stuck at GND                                                                        ;
; int_num    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3"                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2"                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1"                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0"                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst"                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; address[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i"                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll" ;
+----------+--------+----------+--------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------+
; outclk_1 ; Output ; Info     ; Explicitly unconnected                                                   ;
+----------+--------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0" ;
+--------+--------+----------+-------------------------------------+
; Port   ; Type   ; Severity ; Details                             ;
+--------+--------+----------+-------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected              ;
+--------+--------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                          ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                            ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                            ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                            ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                       ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                   ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                  ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                  ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                  ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                            ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                        ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps" ;
+-------------+--------+----------+------------------------------------------+
; Port        ; Type   ; Severity ; Details                                  ;
+-------------+--------+----------+------------------------------------------+
; f2h_AWID    ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWADDR  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWLEN   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWSIZE  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWBURST ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWLOCK  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWCACHE ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWPROT  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWVALID ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWREADY ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_AWUSER  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WID     ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WDATA   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WSTRB   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WLAST   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WVALID  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WREADY  ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_BID     ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_BRESP   ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_BVALID  ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_BREADY  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARID    ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARADDR  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARLEN   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARSIZE  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARBURST ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARLOCK  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARCACHE ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARPROT  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARVALID ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARREADY ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_ARUSER  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_RID     ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RDATA   ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RRESP   ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RLAST   ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RVALID  ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RREADY  ; Input  ; Info     ; Explicitly unconnected                   ;
+-------------+--------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config"                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; iRST_N ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; READY  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 371                 ; 371              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                ;
+-----------------------------------------------------------+--------+
; Type                                                      ; Count  ;
+-----------------------------------------------------------+--------+
; arriav_ff                                                 ; 3670   ;
;     CLR                                                   ; 756    ;
;     ENA                                                   ; 671    ;
;     ENA CLR                                               ; 817    ;
;     ENA CLR SCLR                                          ; 150    ;
;     ENA CLR SLD                                           ; 68     ;
;     ENA SCLR                                              ; 825    ;
;     ENA SLD                                               ; 16     ;
;     SCLR                                                  ; 42     ;
;     SLD                                                   ; 16     ;
;     plain                                                 ; 309    ;
; arriav_hps_interface_boot_from_fpga                       ; 1      ;
; arriav_hps_interface_clocks_resets                        ; 1      ;
; arriav_hps_interface_dbg_apb                              ; 1      ;
; arriav_hps_interface_fpga2hps                             ; 1      ;
; arriav_hps_interface_fpga2sdram                           ; 1      ;
; arriav_hps_interface_hps2fpga                             ; 1      ;
; arriav_hps_interface_hps2fpga_light_weight                ; 1      ;
; arriav_hps_interface_tpiu_trace                           ; 1      ;
; arriav_io_obuf                                            ; 6      ;
; arriav_lcell_comb                                         ; 13396  ;
;     arith                                                 ; 3382   ;
;         0 data inputs                                     ; 241    ;
;         1 data inputs                                     ; 762    ;
;         2 data inputs                                     ; 313    ;
;         3 data inputs                                     ; 24     ;
;         4 data inputs                                     ; 1784   ;
;         5 data inputs                                     ; 258    ;
;     extend                                                ; 109    ;
;         7 data inputs                                     ; 109    ;
;     normal                                                ; 9617   ;
;         0 data inputs                                     ; 1      ;
;         1 data inputs                                     ; 71     ;
;         2 data inputs                                     ; 503    ;
;         3 data inputs                                     ; 1012   ;
;         4 data inputs                                     ; 3221   ;
;         5 data inputs                                     ; 1803   ;
;         6 data inputs                                     ; 3006   ;
;     shared                                                ; 288    ;
;         0 data inputs                                     ; 4      ;
;         1 data inputs                                     ; 148    ;
;         2 data inputs                                     ; 134    ;
;         4 data inputs                                     ; 2      ;
; arriav_mac                                                ; 8      ;
; blackbox                                                  ; 1      ;
;                 oc_system_ARM_A9_HPS_hps_io_border:border ; 1      ;
; boundary_port                                             ; 194    ;
; generic_pll                                               ; 3      ;
; stratixv_ram_block                                        ; 384    ;
;                                                           ;        ;
; Max LUT depth                                             ; 117.30 ;
; Average LUT depth                                         ; 46.23  ;
+-----------------------------------------------------------+--------+


+--------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_ARM_A9_HPS_hps_io_border:border ;
+------------------------------------+-------------------------------------------------------+
; Type                               ; Count                                                 ;
+------------------------------------+-------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                    ;
; arriav_ddio_in                     ; 32                                                    ;
; arriav_ddio_oe                     ; 4                                                     ;
; arriav_ddio_out                    ; 252                                                   ;
; arriav_delay_chain                 ; 124                                                   ;
; arriav_dll                         ; 1                                                     ;
; arriav_dqs_config                  ; 4                                                     ;
; arriav_dqs_delay_chain             ; 4                                                     ;
; arriav_dqs_enable_ctrl             ; 4                                                     ;
; arriav_ff                          ; 36                                                    ;
;     plain                          ; 36                                                    ;
; arriav_hps_peripheral_emac         ; 1                                                     ;
; arriav_hps_peripheral_gpio         ; 1                                                     ;
; arriav_hps_peripheral_i2c          ; 2                                                     ;
; arriav_hps_peripheral_sdmmc        ; 1                                                     ;
; arriav_hps_peripheral_spi_master   ; 1                                                     ;
; arriav_hps_peripheral_uart         ; 1                                                     ;
; arriav_hps_peripheral_usb          ; 1                                                     ;
; arriav_hps_sdram_pll               ; 1                                                     ;
; arriav_io_config                   ; 40                                                    ;
; arriav_io_ibuf                     ; 36                                                    ;
; arriav_io_obuf                     ; 71                                                    ;
; arriav_ir_fifo_userdes             ; 32                                                    ;
; arriav_lcell_comb                  ; 1                                                     ;
;     normal                         ; 1                                                     ;
;         0 data inputs              ; 1                                                     ;
; arriav_leveling_delay_chain        ; 40                                                    ;
; arriav_lfifo                       ; 4                                                     ;
; arriav_mem_phy                     ; 1                                                     ;
; arriav_read_fifo_read_clock_select ; 32                                                    ;
; arriav_vfifo                       ; 4                                                     ;
; boundary_port                      ; 120                                                   ;
; cyclonev_hmc                       ; 1                                                     ;
; cyclonev_termination               ; 1                                                     ;
; cyclonev_termination_logic         ; 1                                                     ;
; stratixv_pseudo_diff_out           ; 5                                                     ;
;                                    ;                                                       ;
; Max LUT depth                      ; 0.00                                                  ;
; Average LUT depth                  ; 0.00                                                  ;
+------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 110                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 27                                       ;
;     ENA CLR SLD       ; 24                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 122                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 121                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 22                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 27                                       ;
;         6 data inputs ; 30                                       ;
; boundary_port         ; 173                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.39                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------------------+
; Elapsed Time Per Partition                                ;
+--------------------------------------------+--------------+
; Partition Name                             ; Elapsed Time ;
+--------------------------------------------+--------------+
; Top                                        ; 00:00:39     ;
; soc_system_ARM_A9_HPS_hps_io_border:border ; 00:00:01     ;
; sld_hub:auto_hub                           ; 00:00:01     ;
+--------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                  ; Details                                                                                                                                                        ;
+---------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|mac:mac_component_0|avm_write_control_go  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_address[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_read          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_read          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_read          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[24]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[24]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[24]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[25]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[25]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[25]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[26]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[26]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[26]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[27]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[27]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[27]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[28]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[28]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[28]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[29]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[29]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[29]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[30]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[30]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[30]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[31]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[31]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[31]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_readdata[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_write         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_write         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_write         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|avs_writedata[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|dot_product[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[0][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[1][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[2][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_a[3][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[0][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[1][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[2][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|mac:uku_mac_component_0|vector_b[3][9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|soc_system_sys_pll:sys_pll|sys_clk_clk    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                ; N/A                                                                                                                                                            ;
+---------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Mar 27 01:49:00 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ucu_gpu -c ucu_gpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test_benches/videocard_tb.v
    Info (12023): Found entity 1: videocard_tb File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/test_benches/videocard_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory/ROM.v
    Info (12023): Found entity 1: ROM File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file videocard/videocard_top.v
    Info (12023): Found entity 1: videocard_top File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/videocard_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videocard/videocard.v
    Info (12023): Found entity 1: videocard File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/videocard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videocard/memory_mapped_control.v
    Info (12023): Found entity 1: memory_mapped_control File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/memory_mapped_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videocard/interrupt_controller.v
    Info (12023): Found entity 1: interrupt_controller File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/interrupt_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/RAM_dual.v
    Info (12023): Found entity 1: RAM_dual File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/RAM_dual.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/four_way_rom.v
    Info (12023): Found entity 1: four_way_rom File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/four_way_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/arbiter.v
    Info (12023): Found entity 1: arbiter File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/arbiter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/instr_decoder.v
    Info (12023): Found entity 1: instr_decoder File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/instr_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/divider.v
    Info (12023): Found entity 1: divider File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/divider.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file core/core.v
    Info (12023): Found entity 1: core File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/alu.v
    Info (12023): Found entity 1: alu File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_WRITE_WDATA.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_HDMI_Config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v Line: 43
Warning (12019): Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/edge_detect/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v
    Info (12023): Found entity 1: debounce File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/debounce/debounce.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/videocard_top.v
    Info (12023): Found entity 1: videocard_top File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sys_pll.v
    Info (12023): Found entity 1: soc_system_sys_pll File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v
    Info (12023): Found entity 1: soc_system_sys_pll_sys_pll File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v
    Info (12023): Found entity 1: soc_system_pll_0 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v
    Info (12023): Found entity 1: soc_system_ARM_A9_HPS File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v
    Info (12023): Found entity 1: soc_system_ARM_A9_HPS_hps_io File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_ARM_A9_HPS_hps_io_border File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_ARM_A9_HPS_fpga_interfaces File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file mac_ip/mac.v
    Info (12023): Found entity 1: mac File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/mac_ip/mac.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mac_ip/mac_tb.v
    Info (12023): Found entity 1: tb File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/mac_ip/mac_tb.v Line: 3
Warning (10275): Verilog HDL Module Instantiation warning at ucu_gpu_top.v(246): ignored dangling comma in List of Port Connections File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 246
Info (12021): Found 1 design units, including 1 entities, in source file ucu_gpu_top.v
    Info (12023): Found entity 1: ucu_gpu_top File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file memory/ROM_RAM.v
    Info (12023): Found entity 1: ROM_RAM File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/ROM_RAM.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/edge_detect/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "ucu_gpu_top" for the top level hierarchy
Warning (10858): Verilog HDL warning at ucu_gpu_top.v(94): object fpga_led_internal used but never assigned File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at ucu_gpu_top.v(99): object "stm_hw_events" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at ucu_gpu_top.v(107): object "mm_bridge_cs" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 107
Warning (10858): Verilog HDL warning at ucu_gpu_top.v(113): object HDMI_CLK used but never assigned File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 113
Warning (10230): Verilog HDL assignment warning at ucu_gpu_top.v(253): truncated value with size 32 to match size of target (8) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 253
Warning (10230): Verilog HDL assignment warning at ucu_gpu_top.v(260): truncated value with size 32 to match size of target (23) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 260
Warning (10030): Net "fpga_led_internal" at ucu_gpu_top.v(94) has no driver or initial value, using a default initial value '0' File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 94
Warning (10030): Net "HDMI_CLK" at ucu_gpu_top.v(113) has no driver or initial value, using a default initial value '0' File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 113
Warning (10034): Output port "HDMI_TX_D" at ucu_gpu_top.v(21) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
Warning (10034): Output port "HDMI_TX_DE" at ucu_gpu_top.v(22) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 22
Warning (10034): Output port "HDMI_TX_HS" at ucu_gpu_top.v(23) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 23
Warning (10034): Output port "HDMI_TX_VS" at ucu_gpu_top.v(25) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 25
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "I2C_HDMI_Config:u_I2C_HDMI_Config" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 129
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v Line: 48
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v Line: 98
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v Line: 64
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v Line: 57
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/i2c_hdmi/I2C_WRITE_WDATA.v Line: 54
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 246
Info (12128): Elaborating entity "soc_system_ARM_A9_HPS" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v Line: 348
Info (12128): Elaborating entity "soc_system_ARM_A9_HPS_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v Line: 334
Info (12128): Elaborating entity "soc_system_ARM_A9_HPS_hps_io" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v Line: 401
Info (12128): Elaborating entity "soc_system_ARM_A9_HPS_hps_io_border" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v Line: 141
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv Line: 398
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "soc_system_pll_0" for hierarchy "soc_system:u0|soc_system_pll_0:pll_0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v Line: 356
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v Line: 88
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "soc_system_sys_pll" for hierarchy "soc_system:u0|soc_system_sys_pll:sys_pll" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v Line: 363
Info (12128): Elaborating entity "soc_system_sys_pll_sys_pll" for hierarchy "soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "soc_system:u0|soc_system_sys_pll:sys_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v Line: 29
Info (12128): Elaborating entity "videocard_top" for hierarchy "soc_system:u0|videocard_top:videocard_new_0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v Line: 385
Info (12128): Elaborating entity "videocard" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v Line: 46
Info (12128): Elaborating entity "four_way_rom" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/videocard.v Line: 76
Info (12128): Elaborating entity "ROM_RAM" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/four_way_rom.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/ROM_RAM.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/ROM_RAM.v Line: 100
Info (12133): Instantiated megafunction "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component" with the following parameter: File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/ROM_RAM.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4j2.tdf
    Info (12023): Found entity 1: altsyncram_j4j2 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_j4j2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j4j2" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "arbiter" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/videocard.v Line: 101
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|interrupt_controller:inter_controller" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/videocard.v Line: 108
Info (12128): Elaborating entity "core" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/videocard/videocard.v Line: 126
Info (12128): Elaborating entity "instr_decoder" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/core.v Line: 102
Info (12128): Elaborating entity "alu" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/core.v Line: 116
Info (12128): Elaborating entity "divider" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/alu.v Line: 46
Info (12128): Elaborating entity "lpm_divide" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/divider.v Line: 63
Info (12130): Elaborated megafunction instantiation "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/divider.v Line: 63
Info (12133): Instantiated megafunction "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/core/divider.v Line: 63
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l4u.tdf
    Info (12023): Found entity 1: lpm_divide_l4u File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/lpm_divide_l4u.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_l4u" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/sign_div_unsign_anh.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_anh" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/lpm_divide_l4u.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf
    Info (12023): Found entity 1: alt_u_div_p2f File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/alt_u_div_p2f.tdf Line: 23
Info (12128): Elaborating entity "alt_u_div_p2f" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/sign_div_unsign_anh.tdf Line: 33
Info (12128): Elaborating entity "RAM_dual" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/RAM_dual.v Line: 112
Info (12130): Elaborated megafunction instantiation "soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/RAM_dual.v Line: 112
Info (12133): Instantiated megafunction "soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/memory/RAM_dual.v Line: 112
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgo2.tdf
    Info (12023): Found entity 1: altsyncram_fgo2 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_fgo2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_fgo2" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_fgo2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|mux_ahb:mux4" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_fgo2.tdf Line: 58
Info (12128): Elaborating entity "memory_mapped_control" for hierarchy "soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v Line: 75
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v Line: 434
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:videocard_new_0_memory_main_translator" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 269
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 397
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 481
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 522
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 563
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 579
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 611
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 661
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 678
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 718
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 741
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 758
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 841
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 907
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 941
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1072
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v Line: 482
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:videocard_new_0_memory_control_translator" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 268
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 396
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 480
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:videocard_new_0_memory_control_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 521
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 562
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 578
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 610
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 660
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Warning (10230): Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 155
Warning (10230): Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 23 to match size of target (21) File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 259
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 677
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 717
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 740
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 757
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 840
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 906
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 940
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1071
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v Line: 545
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller_001" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/soc_system/synthesis/soc_system.v Line: 608
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_inst" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 293
Info (12128): Elaborating entity "hps_reset" for hierarchy "hps_reset:hps_reset_inst" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 303
Info (12128): Elaborating entity "altsource_probe" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v Line: 75
Info (12130): Elaborated megafunction instantiation "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v Line: 75
Info (12133): Instantiated megafunction "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" with the following parameter: File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v Line: 75
    Info (12134): Parameter "enable_metastability" = "YES"
    Info (12134): Parameter "instance_id" = "RST"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "3"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_cold_reset" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 310
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_warm_reset" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 320
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_debug_reset" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 330
Warning (12010): Port "probe" on the entity instantiation of "altsource_probe_component" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v Line: 75
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "hps_fpga_reset_n" is missing source, defaulting to GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 92
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "hps_fpga_reset_n" is missing source, defaulting to GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_se84.tdf
    Info (12023): Found entity 1: altsyncram_se84 File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/altsyncram_se84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/mux_ilc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf
    Info (12023): Found entity 1: cntr_rai File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_rai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_3vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.03.27.01:49:45 Progress: Loading sld56d70052/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12241): 43 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_I2C_SCL" and its non-tri-state driver. File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 14
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HDMI_I2S" has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 16
    Warning (13040): bidirectional pin "HDMI_LRCLK" has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 17
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 18
    Warning (13040): bidirectional pin "HDMI_SCLK" has no driver File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 19
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 28
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 38
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 38
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 38
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 38
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 39
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 39
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 39
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 39
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 46
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 48
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 54
    Warning (13010): Node "HPS_I2C0_SCLK~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 55
    Warning (13010): Node "HPS_I2C0_SDAT~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 56
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 57
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 58
    Warning (13010): Node "HPS_KEY~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 59
    Warning (13010): Node "HPS_LED~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 60
    Warning (13010): Node "HPS_LTC_GPIO~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 61
    Warning (13010): Node "HPS_SD_CMD~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 63
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 64
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 64
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 64
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 64
    Warning (13010): Node "HPS_SPIM_SS~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 68
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 72
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 72
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 72
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 72
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 72
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 72
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 72
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 72
    Warning (13010): Node "HDMI_I2C_SCL~synth" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 14
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HDMI_TX_CLK" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 20
    Warning (13410): Pin "HDMI_TX_D[0]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[2]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[3]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[4]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[5]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[6]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[11]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[12]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[13]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[14]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[15]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[19]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[20]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[21]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[22]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_D[23]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 21
    Warning (13410): Pin "HDMI_TX_DE" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 22
    Warning (13410): Pin "HDMI_TX_HS" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 23
    Warning (13410): Pin "HDMI_TX_VS" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 25
    Warning (13410): Pin "LED[1]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 81
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 81
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 81
    Warning (13410): Pin "LED[4]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 81
    Warning (13410): Pin "LED[5]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 81
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 81
    Warning (13410): Pin "LED[7]" is stuck at GND File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 81
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 498 registers lost all their fanouts during netlist optimizations.
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_ARM_A9_HPS_hps_io_border:border"
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/output_files/ucu_gpu.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 1147 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1114 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 78
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 85
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 85
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 85
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/ucu_gpu_top.v Line: 85
Info (21057): Implemented 23130 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 80 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 21537 logic cells
    Info (21064): Implemented 756 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 992 megabytes
    Info: Processing ended: Sat Mar 27 01:55:46 2021
    Info: Elapsed time: 00:06:46
    Info: Total CPU time (on all processors): 00:08:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/MCCP/output_files/ucu_gpu.map.smsg.


