// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/18/2022 22:34:07"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW);
input 	logic CLOCK_50 ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
input 	logic [3:0] KEY ;
output 	logic [9:0] LEDR ;
input 	logic [9:0] SW ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \dut|divided_clocks[0]~0_combout ;
wire \dut|Add0~57_sumout ;
wire \dut|Add0~58 ;
wire \dut|Add0~53_sumout ;
wire \dut|Add0~54 ;
wire \dut|Add0~49_sumout ;
wire \dut|Add0~50 ;
wire \dut|Add0~45_sumout ;
wire \dut|Add0~46 ;
wire \dut|Add0~41_sumout ;
wire \dut|Add0~42 ;
wire \dut|Add0~37_sumout ;
wire \dut|Add0~38 ;
wire \dut|Add0~33_sumout ;
wire \dut|Add0~34 ;
wire \dut|Add0~29_sumout ;
wire \dut|Add0~30 ;
wire \dut|Add0~25_sumout ;
wire \dut|Add0~26 ;
wire \dut|Add0~21_sumout ;
wire \dut|Add0~22 ;
wire \dut|Add0~17_sumout ;
wire \dut|Add0~18 ;
wire \dut|Add0~13_sumout ;
wire \dut|Add0~14 ;
wire \dut|Add0~9_sumout ;
wire \dut|Add0~10 ;
wire \dut|Add0~5_sumout ;
wire \dut|Add0~6 ;
wire \dut|Add0~1_sumout ;
wire \KEY[0]~input_o ;
wire \SW[9]~input_o ;
wire \calloctemp~0_combout ;
wire \SW[1]~input_o ;
wire \~GND~combout ;
wire \locationtemp~0_combout ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \locationtemp~3_combout ;
wire \locationtemp~2_combout ;
wire \calloctemp~1_combout ;
wire \calloc~0_combout ;
wire \Add0~2 ;
wire \Add0~3 ;
wire \Add0~6 ;
wire \Add0~7 ;
wire \Add0~9_sumout ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \locationtemp~4_combout ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~13_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \SW[7]~input_o ;
wire \LessThan1~3_combout ;
wire \SW[4]~input_o ;
wire \LessThan1~4_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \location[0]~4_combout ;
wire \Equal0~0_combout ;
wire \locationtemp~5_combout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \location~2_combout ;
wire \Add0~14 ;
wire \Add0~15 ;
wire \Add0~17_sumout ;
wire \location~3_combout ;
wire \LessThan0~1_combout ;
wire \SW[0]~input_o ;
wire \LessThan0~0_combout ;
wire \Equal3~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~5_combout ;
wire \location[0]~1_combout ;
wire \Equal3~2_combout ;
wire \calloctemp~2_combout ;
wire \calloc~1_combout ;
wire \location[0]~0_combout ;
wire \Equal3~0_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \locationtemp[3]~1_combout ;
wire \Add0~1_sumout ;
wire \Add1~1_sumout ;
wire \Equal3~3_combout ;
wire \Equal3~4_combout ;
wire \calloctemp~3_combout ;
wire \calloc~2_combout ;
wire \calloctemp~4_combout ;
wire \calloc~3_combout ;
wire \calloctemp~5_combout ;
wire \calloc~4_combout ;
wire \Add0~5_sumout ;
wire \location[1]~feeder_combout ;
wire \Add1~5_sumout ;
wire \WideOr6~0_combout ;
wire \WideOr5~0_combout ;
wire \WideOr4~0_combout ;
wire \WideOr3~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr0~0_combout ;
wire \ps~0_combout ;
wire \ps~1_combout ;
wire \ps~2_combout ;
wire \ps~3_combout ;
wire \ps~4_combout ;
wire \found~0_combout ;
wire [4:0] location;
wire [31:0] ps;
wire [7:0] \RAM|altsyncram_component|auto_generated|q_a ;
wire [31:0] \dut|divided_clocks ;
wire [4:0] calloc;
wire [4:0] locationtemp;
wire [4:0] calloctemp;

wire [19:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(location[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(location[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(location[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(location[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\found~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \dut|divided_clocks[0]~0 (
// Equation(s):
// \dut|divided_clocks[0]~0_combout  = !\dut|divided_clocks [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|divided_clocks [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|divided_clocks[0]~0 .extended_lut = "off";
defparam \dut|divided_clocks[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dut|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N55
dffeas \dut|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[0] .is_wysiwyg = "true";
defparam \dut|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \dut|Add0~57 (
// Equation(s):
// \dut|Add0~57_sumout  = SUM(( \dut|divided_clocks [1] ) + ( \dut|divided_clocks [0] ) + ( !VCC ))
// \dut|Add0~58  = CARRY(( \dut|divided_clocks [1] ) + ( \dut|divided_clocks [0] ) + ( !VCC ))

	.dataa(!\dut|divided_clocks [1]),
	.datab(!\dut|divided_clocks [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~57_sumout ),
	.cout(\dut|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~57 .extended_lut = "off";
defparam \dut|Add0~57 .lut_mask = 64'h0000CCCC00005555;
defparam \dut|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N2
dffeas \dut|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[1] .is_wysiwyg = "true";
defparam \dut|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \dut|Add0~53 (
// Equation(s):
// \dut|Add0~53_sumout  = SUM(( \dut|divided_clocks [2] ) + ( GND ) + ( \dut|Add0~58  ))
// \dut|Add0~54  = CARRY(( \dut|divided_clocks [2] ) + ( GND ) + ( \dut|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|divided_clocks [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~53_sumout ),
	.cout(\dut|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~53 .extended_lut = "off";
defparam \dut|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N5
dffeas \dut|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[2] .is_wysiwyg = "true";
defparam \dut|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \dut|Add0~49 (
// Equation(s):
// \dut|Add0~49_sumout  = SUM(( \dut|divided_clocks [3] ) + ( GND ) + ( \dut|Add0~54  ))
// \dut|Add0~50  = CARRY(( \dut|divided_clocks [3] ) + ( GND ) + ( \dut|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|divided_clocks [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~49_sumout ),
	.cout(\dut|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~49 .extended_lut = "off";
defparam \dut|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N7
dffeas \dut|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[3] .is_wysiwyg = "true";
defparam \dut|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \dut|Add0~45 (
// Equation(s):
// \dut|Add0~45_sumout  = SUM(( \dut|divided_clocks [4] ) + ( GND ) + ( \dut|Add0~50  ))
// \dut|Add0~46  = CARRY(( \dut|divided_clocks [4] ) + ( GND ) + ( \dut|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|divided_clocks [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~45_sumout ),
	.cout(\dut|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~45 .extended_lut = "off";
defparam \dut|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N11
dffeas \dut|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[4] .is_wysiwyg = "true";
defparam \dut|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \dut|Add0~41 (
// Equation(s):
// \dut|Add0~41_sumout  = SUM(( \dut|divided_clocks [5] ) + ( GND ) + ( \dut|Add0~46  ))
// \dut|Add0~42  = CARRY(( \dut|divided_clocks [5] ) + ( GND ) + ( \dut|Add0~46  ))

	.dataa(gnd),
	.datab(!\dut|divided_clocks [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~41_sumout ),
	.cout(\dut|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~41 .extended_lut = "off";
defparam \dut|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N14
dffeas \dut|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[5] .is_wysiwyg = "true";
defparam \dut|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \dut|Add0~37 (
// Equation(s):
// \dut|Add0~37_sumout  = SUM(( \dut|divided_clocks [6] ) + ( GND ) + ( \dut|Add0~42  ))
// \dut|Add0~38  = CARRY(( \dut|divided_clocks [6] ) + ( GND ) + ( \dut|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|divided_clocks [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~37_sumout ),
	.cout(\dut|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~37 .extended_lut = "off";
defparam \dut|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N17
dffeas \dut|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[6] .is_wysiwyg = "true";
defparam \dut|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \dut|Add0~33 (
// Equation(s):
// \dut|Add0~33_sumout  = SUM(( \dut|divided_clocks [7] ) + ( GND ) + ( \dut|Add0~38  ))
// \dut|Add0~34  = CARRY(( \dut|divided_clocks [7] ) + ( GND ) + ( \dut|Add0~38  ))

	.dataa(gnd),
	.datab(!\dut|divided_clocks [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~33_sumout ),
	.cout(\dut|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~33 .extended_lut = "off";
defparam \dut|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \dut|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[7] .is_wysiwyg = "true";
defparam \dut|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \dut|Add0~29 (
// Equation(s):
// \dut|Add0~29_sumout  = SUM(( \dut|divided_clocks [8] ) + ( GND ) + ( \dut|Add0~34  ))
// \dut|Add0~30  = CARRY(( \dut|divided_clocks [8] ) + ( GND ) + ( \dut|Add0~34  ))

	.dataa(!\dut|divided_clocks [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~29_sumout ),
	.cout(\dut|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~29 .extended_lut = "off";
defparam \dut|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N23
dffeas \dut|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[8] .is_wysiwyg = "true";
defparam \dut|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \dut|Add0~25 (
// Equation(s):
// \dut|Add0~25_sumout  = SUM(( \dut|divided_clocks [9] ) + ( GND ) + ( \dut|Add0~30  ))
// \dut|Add0~26  = CARRY(( \dut|divided_clocks [9] ) + ( GND ) + ( \dut|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|divided_clocks [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~25_sumout ),
	.cout(\dut|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~25 .extended_lut = "off";
defparam \dut|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N26
dffeas \dut|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[9] .is_wysiwyg = "true";
defparam \dut|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \dut|Add0~21 (
// Equation(s):
// \dut|Add0~21_sumout  = SUM(( \dut|divided_clocks [10] ) + ( GND ) + ( \dut|Add0~26  ))
// \dut|Add0~22  = CARRY(( \dut|divided_clocks [10] ) + ( GND ) + ( \dut|Add0~26  ))

	.dataa(!\dut|divided_clocks [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~21_sumout ),
	.cout(\dut|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~21 .extended_lut = "off";
defparam \dut|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \dut|divided_clocks[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[10] .is_wysiwyg = "true";
defparam \dut|divided_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \dut|Add0~17 (
// Equation(s):
// \dut|Add0~17_sumout  = SUM(( \dut|divided_clocks [11] ) + ( GND ) + ( \dut|Add0~22  ))
// \dut|Add0~18  = CARRY(( \dut|divided_clocks [11] ) + ( GND ) + ( \dut|Add0~22  ))

	.dataa(gnd),
	.datab(!\dut|divided_clocks [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~17_sumout ),
	.cout(\dut|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~17 .extended_lut = "off";
defparam \dut|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N32
dffeas \dut|divided_clocks[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[11] .is_wysiwyg = "true";
defparam \dut|divided_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \dut|Add0~13 (
// Equation(s):
// \dut|Add0~13_sumout  = SUM(( \dut|divided_clocks [12] ) + ( GND ) + ( \dut|Add0~18  ))
// \dut|Add0~14  = CARRY(( \dut|divided_clocks [12] ) + ( GND ) + ( \dut|Add0~18  ))

	.dataa(!\dut|divided_clocks [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~13_sumout ),
	.cout(\dut|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~13 .extended_lut = "off";
defparam \dut|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \dut|divided_clocks[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[12] .is_wysiwyg = "true";
defparam \dut|divided_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \dut|Add0~9 (
// Equation(s):
// \dut|Add0~9_sumout  = SUM(( \dut|divided_clocks [13] ) + ( GND ) + ( \dut|Add0~14  ))
// \dut|Add0~10  = CARRY(( \dut|divided_clocks [13] ) + ( GND ) + ( \dut|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|divided_clocks [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~9_sumout ),
	.cout(\dut|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~9 .extended_lut = "off";
defparam \dut|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \dut|divided_clocks[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[13] .is_wysiwyg = "true";
defparam \dut|divided_clocks[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \dut|Add0~5 (
// Equation(s):
// \dut|Add0~5_sumout  = SUM(( \dut|divided_clocks [14] ) + ( GND ) + ( \dut|Add0~10  ))
// \dut|Add0~6  = CARRY(( \dut|divided_clocks [14] ) + ( GND ) + ( \dut|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|divided_clocks [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~5_sumout ),
	.cout(\dut|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~5 .extended_lut = "off";
defparam \dut|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N41
dffeas \dut|divided_clocks[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[14] .is_wysiwyg = "true";
defparam \dut|divided_clocks[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \dut|Add0~1 (
// Equation(s):
// \dut|Add0~1_sumout  = SUM(( \dut|divided_clocks [15] ) + ( GND ) + ( \dut|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|divided_clocks [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~1 .extended_lut = "off";
defparam \dut|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N41
dffeas \dut|divided_clocks[15] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\dut|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|divided_clocks [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|divided_clocks[15] .is_wysiwyg = "true";
defparam \dut|divided_clocks[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \calloctemp~0 (
// Equation(s):
// \calloctemp~0_combout  = (\KEY[0]~input_o  & \SW[9]~input_o )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloctemp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloctemp~0 .extended_lut = "off";
defparam \calloctemp~0 .lut_mask = 64'h1111111111111111;
defparam \calloctemp~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \locationtemp~0 (
// Equation(s):
// \locationtemp~0_combout  = (\KEY[0]~input_o  & (\SW[9]~input_o  & location[0]))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!location[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\locationtemp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \locationtemp~0 .extended_lut = "off";
defparam \locationtemp~0 .lut_mask = 64'h0101010101010101;
defparam \locationtemp~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \locationtemp~3 (
// Equation(s):
// \locationtemp~3_combout  = (\KEY[0]~input_o  & (\SW[9]~input_o  & location[2]))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(!location[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\locationtemp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \locationtemp~3 .extended_lut = "off";
defparam \locationtemp~3 .lut_mask = 64'h0011001100110011;
defparam \locationtemp~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N47
dffeas \locationtemp[2] (
	.clk(\dut|divided_clocks [15]),
	.d(\locationtemp~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\locationtemp[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(locationtemp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \locationtemp[2] .is_wysiwyg = "true";
defparam \locationtemp[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \locationtemp~2 (
// Equation(s):
// \locationtemp~2_combout  = (\KEY[0]~input_o  & (\SW[9]~input_o  & location[1]))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(!location[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\locationtemp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \locationtemp~2 .extended_lut = "off";
defparam \locationtemp~2 .lut_mask = 64'h0011001100110011;
defparam \locationtemp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N26
dffeas \locationtemp[1] (
	.clk(\dut|divided_clocks [15]),
	.d(\locationtemp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\locationtemp[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(locationtemp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \locationtemp[1] .is_wysiwyg = "true";
defparam \locationtemp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \calloctemp~1 (
// Equation(s):
// \calloctemp~1_combout  = ( \Equal3~4_combout  & ( (\calloctemp~0_combout  & calloc[0]) ) ) # ( !\Equal3~4_combout  & ( (\calloctemp~0_combout  & calloc[1]) ) )

	.dataa(!\calloctemp~0_combout ),
	.datab(gnd),
	.datac(!calloc[0]),
	.datad(!calloc[1]),
	.datae(gnd),
	.dataf(!\Equal3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloctemp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloctemp~1 .extended_lut = "off";
defparam \calloctemp~1 .lut_mask = 64'h0055005505050505;
defparam \calloctemp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N22
dffeas \calloctemp[0] (
	.clk(\dut|divided_clocks [15]),
	.d(\calloctemp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloctemp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \calloctemp[0] .is_wysiwyg = "true";
defparam \calloctemp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \calloc~0 (
// Equation(s):
// \calloc~0_combout  = ( calloctemp[0] & ( \calloctemp~0_combout  ) )

	.dataa(!\calloctemp~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!calloctemp[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloc~0 .extended_lut = "off";
defparam \calloc~0 .lut_mask = 64'h0000000055555555;
defparam \calloc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N44
dffeas \calloc[0] (
	.clk(\dut|divided_clocks [15]),
	.d(\calloc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \calloc[0] .is_wysiwyg = "true";
defparam \calloc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !locationtemp[0] $ (!calloc[0]) ) + ( !VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( !locationtemp[0] $ (!calloc[0]) ) + ( !VCC ) + ( !VCC ))
// \Add0~3  = SHARE((!calloc[0]) # (locationtemp[0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!locationtemp[0]),
	.datad(!calloc[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !calloc[1] $ (locationtemp[1]) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( !calloc[1] $ (locationtemp[1]) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~7  = SHARE((!calloc[1] & locationtemp[1]))

	.dataa(!calloc[1]),
	.datab(!locationtemp[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(\Add0~3 ),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000222200009999;
defparam \Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !calloc[2] $ (locationtemp[2]) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( !calloc[2] $ (locationtemp[2]) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~11  = SHARE((!calloc[2] & locationtemp[2]))

	.dataa(gnd),
	.datab(!calloc[2]),
	.datac(!locationtemp[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(\Add0~7 ),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( calloc[0] ) + ( locationtemp[0] ) + ( !VCC ))
// \Add1~2  = CARRY(( calloc[0] ) + ( locationtemp[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!locationtemp[0]),
	.datad(!calloc[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( calloc[1] ) + ( locationtemp[1] ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( calloc[1] ) + ( locationtemp[1] ) + ( \Add1~2  ))

	.dataa(!calloc[1]),
	.datab(!locationtemp[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000CCCC00005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( calloc[2] ) + ( locationtemp[2] ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( calloc[2] ) + ( locationtemp[2] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!calloc[2]),
	.datac(!locationtemp[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \locationtemp~4 (
// Equation(s):
// \locationtemp~4_combout  = ( location[3] & ( (\KEY[0]~input_o  & \SW[9]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!location[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\locationtemp~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \locationtemp~4 .extended_lut = "off";
defparam \locationtemp~4 .lut_mask = 64'h00000000000F000F;
defparam \locationtemp~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N20
dffeas \locationtemp[3] (
	.clk(\dut|divided_clocks [15]),
	.d(\locationtemp~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\locationtemp[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(locationtemp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \locationtemp[3] .is_wysiwyg = "true";
defparam \locationtemp[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !locationtemp[3] $ (calloc[3]) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( !locationtemp[3] $ (calloc[3]) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~15  = SHARE((locationtemp[3] & !calloc[3]))

	.dataa(!locationtemp[3]),
	.datab(gnd),
	.datac(!calloc[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(\Add0~11 ),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h000050500000A5A5;
defparam \Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( locationtemp[3] ) + ( calloc[3] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( locationtemp[3] ) + ( calloc[3] ) + ( \Add1~10  ))

	.dataa(!locationtemp[3]),
	.datab(gnd),
	.datac(!calloc[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\dut|divided_clocks [15]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({location[4],location[3],location[2],location[1],location[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram32x8.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram32x8:RAM|altsyncram:altsyncram_component|altsyncram_k7q1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000FA000F4000F0000E6000E1000D4000D2000CE000C8000C7000BD000B9000B4000B100090000880008400082000800006400060000500004C000480004200040000200001000008000040000200001";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \SW[7]~input_o  & ( \RAM|altsyncram_component|auto_generated|q_a [7] & ( (!\SW[6]~input_o  & (!\RAM|altsyncram_component|auto_generated|q_a [5] & (\SW[5]~input_o  & !\RAM|altsyncram_component|auto_generated|q_a [6]))) # 
// (\SW[6]~input_o  & ((!\RAM|altsyncram_component|auto_generated|q_a [6]) # ((!\RAM|altsyncram_component|auto_generated|q_a [5] & \SW[5]~input_o )))) ) ) ) # ( \SW[7]~input_o  & ( !\RAM|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\SW[7]~input_o  & 
// ( !\RAM|altsyncram_component|auto_generated|q_a [7] & ( (!\SW[6]~input_o  & (!\RAM|altsyncram_component|auto_generated|q_a [5] & (\SW[5]~input_o  & !\RAM|altsyncram_component|auto_generated|q_a [6]))) # (\SW[6]~input_o  & 
// ((!\RAM|altsyncram_component|auto_generated|q_a [6]) # ((!\RAM|altsyncram_component|auto_generated|q_a [5] & \SW[5]~input_o )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\SW[7]~input_o ),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h3B02FFFF00003B02;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \SW[4]~input_o  & ( (!\LessThan1~3_combout  & ((!\Equal3~2_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [4]))) ) ) # ( !\SW[4]~input_o  & ( !\LessThan1~3_combout  ) )

	.dataa(!\Equal3~2_combout ),
	.datab(gnd),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\LessThan1~3_combout ),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'hFF00FF00AF00AF00;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \SW[7]~input_o  & ( \RAM|altsyncram_component|auto_generated|q_a [7] & ( (!\SW[6]~input_o  & (((\RAM|altsyncram_component|auto_generated|q_a [5] & !\SW[5]~input_o )) # (\RAM|altsyncram_component|auto_generated|q_a [6]))) # 
// (\SW[6]~input_o  & (\RAM|altsyncram_component|auto_generated|q_a [5] & (!\SW[5]~input_o  & \RAM|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( !\SW[7]~input_o  & ( \RAM|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\SW[7]~input_o  & ( 
// !\RAM|altsyncram_component|auto_generated|q_a [7] & ( (!\SW[6]~input_o  & (((\RAM|altsyncram_component|auto_generated|q_a [5] & !\SW[5]~input_o )) # (\RAM|altsyncram_component|auto_generated|q_a [6]))) # (\SW[6]~input_o  & 
// (\RAM|altsyncram_component|auto_generated|q_a [5] & (!\SW[5]~input_o  & \RAM|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\SW[7]~input_o ),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h40DC0000FFFF40DC;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \SW[4]~input_o  & ( !\LessThan0~3_combout  ) ) # ( !\SW[4]~input_o  & ( (!\LessThan0~3_combout  & ((!\Equal3~2_combout ) # (!\RAM|altsyncram_component|auto_generated|q_a [4]))) ) )

	.dataa(!\Equal3~2_combout ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\LessThan0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'hE0E0E0E0F0F0F0F0;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \location[0]~4 (
// Equation(s):
// \location[0]~4_combout  = ( \LessThan0~4_combout  & ( (!\LessThan1~2_combout  & (!\LessThan0~2_combout  & \LessThan1~4_combout )) ) )

	.dataa(!\LessThan1~2_combout ),
	.datab(gnd),
	.datac(!\LessThan0~2_combout ),
	.datad(!\LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\location[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \location[0]~4 .extended_lut = "off";
defparam \location[0]~4 .lut_mask = 64'h0000000000A000A0;
defparam \location[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !calloc[4] & ( (!calloc[1] & (!calloc[0] & (!calloc[3] & !calloc[2]))) ) )

	.dataa(!calloc[1]),
	.datab(!calloc[0]),
	.datac(!calloc[3]),
	.datad(!calloc[2]),
	.datae(gnd),
	.dataf(!calloc[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \locationtemp~5 (
// Equation(s):
// \locationtemp~5_combout  = ( \Equal0~0_combout  & ( (!\calloctemp~0_combout ) # (locationtemp[4]) ) ) # ( !\Equal0~0_combout  & ( (!\calloctemp~0_combout ) # ((!\location[0]~4_combout  & (location[4])) # (\location[0]~4_combout  & ((locationtemp[4])))) ) 
// )

	.dataa(!location[4]),
	.datab(!\location[0]~4_combout ),
	.datac(!locationtemp[4]),
	.datad(!\calloctemp~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\locationtemp~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \locationtemp~5 .extended_lut = "off";
defparam \locationtemp~5 .lut_mask = 64'hFF47FF47FF0FFF0F;
defparam \locationtemp~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \locationtemp[4] (
	.clk(\dut|divided_clocks [15]),
	.d(gnd),
	.asdata(\locationtemp~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(locationtemp[4]),
	.prn(vcc));
// synopsys translate_off
defparam \locationtemp[4] .is_wysiwyg = "true";
defparam \locationtemp[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( locationtemp[4] ) + ( calloc[4] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!calloc[4]),
	.datac(!locationtemp[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \location~2 (
// Equation(s):
// \location~2_combout  = ( \Add1~17_sumout  & ( ((!\LessThan1~4_combout ) # (location[4])) # (\LessThan1~2_combout ) ) ) # ( !\Add1~17_sumout  & ( (!\LessThan1~2_combout  & (\LessThan1~4_combout  & location[4])) ) )

	.dataa(!\LessThan1~2_combout ),
	.datab(!\LessThan1~4_combout ),
	.datac(!location[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\location~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \location~2 .extended_lut = "off";
defparam \location~2 .lut_mask = 64'h02020202DFDFDFDF;
defparam \location~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !calloc[4] $ (locationtemp[4]) ) + ( \Add0~15  ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!calloc[4]),
	.datac(!locationtemp[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(\Add0~15 ),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h000000000000C3C3;
defparam \Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \location~3 (
// Equation(s):
// \location~3_combout  = ( \Equal0~0_combout  & ( !\calloctemp~0_combout  ) ) # ( !\Equal0~0_combout  & ( (!\calloctemp~0_combout ) # ((!\LessThan0~5_combout  & ((\Add0~17_sumout ))) # (\LessThan0~5_combout  & (\location~2_combout ))) ) )

	.dataa(!\calloctemp~0_combout ),
	.datab(!\location~2_combout ),
	.datac(!\Add0~17_sumout ),
	.datad(!\LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\location~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \location~3 .extended_lut = "off";
defparam \location~3 .lut_mask = 64'hAFBBAFBBAAAAAAAA;
defparam \location~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \location[4] (
	.clk(\dut|divided_clocks [15]),
	.d(\location~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(location[4]),
	.prn(vcc));
// synopsys translate_off
defparam \location[4] .is_wysiwyg = "true";
defparam \location[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \RAM|altsyncram_component|auto_generated|q_a [2] & ( (!\SW[2]~input_o  & ((!\SW[3]~input_o ) # (\RAM|altsyncram_component|auto_generated|q_a [3]))) # (\SW[2]~input_o  & (!\SW[3]~input_o  & 
// \RAM|altsyncram_component|auto_generated|q_a [3])) ) ) # ( !\RAM|altsyncram_component|auto_generated|q_a [2] & ( (!\SW[3]~input_o  & \RAM|altsyncram_component|auto_generated|q_a [3]) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h00F000F0A0FAA0FA;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \SW[0]~input_o  & ( (\RAM|altsyncram_component|auto_generated|q_a [1] & !\SW[1]~input_o ) ) ) # ( !\SW[0]~input_o  & ( (!\RAM|altsyncram_component|auto_generated|q_a [1] & (\RAM|altsyncram_component|auto_generated|q_a [0] & 
// !\SW[1]~input_o )) # (\RAM|altsyncram_component|auto_generated|q_a [1] & ((!\SW[1]~input_o ) # (\RAM|altsyncram_component|auto_generated|q_a [0]))) ) )

	.dataa(gnd),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h3F033F0333003300;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( \RAM|altsyncram_component|auto_generated|q_a [4] & ( !\SW[4]~input_o  ) ) # ( !\RAM|altsyncram_component|auto_generated|q_a [4] & ( \SW[4]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|q_a [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( !\Equal3~1_combout  & ( (\Equal3~2_combout  & (((\Equal3~0_combout  & \LessThan0~0_combout )) # (\LessThan0~1_combout ))) ) )

	.dataa(!\Equal3~0_combout ),
	.datab(!\Equal3~2_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h0313031300000000;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \LessThan0~4_combout  & ( !\LessThan0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \location[0]~1 (
// Equation(s):
// \location[0]~1_combout  = ( \calloctemp~0_combout  & ( \Equal0~0_combout  ) ) # ( !\calloctemp~0_combout  & ( \Equal0~0_combout  ) ) # ( \calloctemp~0_combout  & ( !\Equal0~0_combout  & ( (((!\LessThan1~4_combout ) # (!\LessThan0~4_combout )) # 
// (\LessThan0~2_combout )) # (\LessThan1~2_combout ) ) ) ) # ( !\calloctemp~0_combout  & ( !\Equal0~0_combout  ) )

	.dataa(!\LessThan1~2_combout ),
	.datab(!\LessThan0~2_combout ),
	.datac(!\LessThan1~4_combout ),
	.datad(!\LessThan0~4_combout ),
	.datae(!\calloctemp~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\location[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \location[0]~1 .extended_lut = "off";
defparam \location[0]~1 .lut_mask = 64'hFFFFFFF7FFFFFFFF;
defparam \location[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N11
dffeas \location[3] (
	.clk(\dut|divided_clocks [15]),
	.d(\Add0~13_sumout ),
	.asdata(\Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\location[0]~0_combout ),
	.sload(\LessThan0~5_combout ),
	.ena(\location[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(location[3]),
	.prn(vcc));
// synopsys translate_off
defparam \location[3] .is_wysiwyg = "true";
defparam \location[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = ( \SW[7]~input_o  & ( \RAM|altsyncram_component|auto_generated|q_a [7] & ( (!\RAM|altsyncram_component|auto_generated|q_a [5] & (!\SW[5]~input_o  & (!\SW[6]~input_o  $ (\RAM|altsyncram_component|auto_generated|q_a [6])))) # 
// (\RAM|altsyncram_component|auto_generated|q_a [5] & (\SW[5]~input_o  & (!\SW[6]~input_o  $ (\RAM|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( !\SW[7]~input_o  & ( !\RAM|altsyncram_component|auto_generated|q_a [7] & ( 
// (!\RAM|altsyncram_component|auto_generated|q_a [5] & (!\SW[5]~input_o  & (!\SW[6]~input_o  $ (\RAM|altsyncram_component|auto_generated|q_a [6])))) # (\RAM|altsyncram_component|auto_generated|q_a [5] & (\SW[5]~input_o  & (!\SW[6]~input_o  $ 
// (\RAM|altsyncram_component|auto_generated|q_a [6])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\SW[7]~input_o ),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~2 .extended_lut = "off";
defparam \Equal3~2 .lut_mask = 64'h8421000000008421;
defparam \Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \calloctemp~2 (
// Equation(s):
// \calloctemp~2_combout  = ( \calloctemp~0_combout  & ( calloc[4] & ( (\Equal3~3_combout  & (\Equal3~0_combout  & (\Equal3~2_combout  & !\Equal3~1_combout ))) ) ) )

	.dataa(!\Equal3~3_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Equal3~2_combout ),
	.datad(!\Equal3~1_combout ),
	.datae(!\calloctemp~0_combout ),
	.dataf(!calloc[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloctemp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloctemp~2 .extended_lut = "off";
defparam \calloctemp~2 .lut_mask = 64'h0000000000000100;
defparam \calloctemp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N31
dffeas \calloctemp[4] (
	.clk(\dut|divided_clocks [15]),
	.d(\calloctemp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloctemp[4]),
	.prn(vcc));
// synopsys translate_off
defparam \calloctemp[4] .is_wysiwyg = "true";
defparam \calloctemp[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \calloc~1 (
// Equation(s):
// \calloc~1_combout  = ( calloctemp[4] & ( \calloctemp~0_combout  ) )

	.dataa(gnd),
	.datab(!\calloctemp~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!calloctemp[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloc~1 .extended_lut = "off";
defparam \calloc~1 .lut_mask = 64'h0000000033333333;
defparam \calloc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \calloc[4] (
	.clk(\dut|divided_clocks [15]),
	.d(gnd),
	.asdata(\calloc~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \calloc[4] .is_wysiwyg = "true";
defparam \calloc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \location[0]~0 (
// Equation(s):
// \location[0]~0_combout  = ( calloc[0] & ( calloc[4] & ( !\calloctemp~0_combout  ) ) ) # ( !calloc[0] & ( calloc[4] & ( !\calloctemp~0_combout  ) ) ) # ( calloc[0] & ( !calloc[4] & ( !\calloctemp~0_combout  ) ) ) # ( !calloc[0] & ( !calloc[4] & ( 
// (!\calloctemp~0_combout ) # ((!calloc[1] & (!calloc[2] & !calloc[3]))) ) ) )

	.dataa(!calloc[1]),
	.datab(!calloc[2]),
	.datac(!\calloctemp~0_combout ),
	.datad(!calloc[3]),
	.datae(!calloc[0]),
	.dataf(!calloc[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\location[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \location[0]~0 .extended_lut = "off";
defparam \location[0]~0 .lut_mask = 64'hF8F0F0F0F0F0F0F0;
defparam \location[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N8
dffeas \location[2] (
	.clk(\dut|divided_clocks [15]),
	.d(\Add0~9_sumout ),
	.asdata(\Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\location[0]~0_combout ),
	.sload(\LessThan0~5_combout ),
	.ena(\location[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(location[2]),
	.prn(vcc));
// synopsys translate_off
defparam \location[2] .is_wysiwyg = "true";
defparam \location[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( \RAM|altsyncram_component|auto_generated|q_a [3] & ( \RAM|altsyncram_component|auto_generated|q_a [2] & ( (\SW[3]~input_o  & \SW[2]~input_o ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|q_a [3] & ( 
// \RAM|altsyncram_component|auto_generated|q_a [2] & ( (!\SW[3]~input_o  & \SW[2]~input_o ) ) ) ) # ( \RAM|altsyncram_component|auto_generated|q_a [3] & ( !\RAM|altsyncram_component|auto_generated|q_a [2] & ( (\SW[3]~input_o  & !\SW[2]~input_o ) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|q_a [3] & ( !\RAM|altsyncram_component|auto_generated|q_a [2] & ( (!\SW[3]~input_o  & !\SW[2]~input_o ) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(!\RAM|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'hAA00550000AA0055;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \SW[0]~input_o  & ( (!\RAM|altsyncram_component|auto_generated|q_a [1] & ((!\RAM|altsyncram_component|auto_generated|q_a [0]) # (\SW[1]~input_o ))) # (\RAM|altsyncram_component|auto_generated|q_a [1] & 
// (!\RAM|altsyncram_component|auto_generated|q_a [0] & \SW[1]~input_o )) ) ) # ( !\SW[0]~input_o  & ( (!\RAM|altsyncram_component|auto_generated|q_a [1] & \SW[1]~input_o ) ) )

	.dataa(gnd),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h00CC00CCC0FCC0FC;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \RAM|altsyncram_component|auto_generated|q_a [2] & ( (\SW[3]~input_o  & !\RAM|altsyncram_component|auto_generated|q_a [3]) ) ) # ( !\RAM|altsyncram_component|auto_generated|q_a [2] & ( (!\SW[2]~input_o  & (\SW[3]~input_o  & 
// !\RAM|altsyncram_component|auto_generated|q_a [3])) # (\SW[2]~input_o  & ((!\RAM|altsyncram_component|auto_generated|q_a [3]) # (\SW[3]~input_o ))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h5F055F050F000F00;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \LessThan1~1_combout  & ( (\Equal3~2_combout  & !\Equal3~1_combout ) ) ) # ( !\LessThan1~1_combout  & ( (\Equal3~0_combout  & (\Equal3~2_combout  & (!\Equal3~1_combout  & \LessThan1~0_combout ))) ) )

	.dataa(!\Equal3~0_combout ),
	.datab(!\Equal3~2_combout ),
	.datac(!\Equal3~1_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h0010001030303030;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \locationtemp[3]~1 (
// Equation(s):
// \locationtemp[3]~1_combout  = ( !\calloctemp~0_combout  & ( \Equal0~0_combout  ) ) # ( \calloctemp~0_combout  & ( !\Equal0~0_combout  & ( (((!\LessThan1~4_combout ) # (!\LessThan0~4_combout )) # (\LessThan0~2_combout )) # (\LessThan1~2_combout ) ) ) ) # ( 
// !\calloctemp~0_combout  & ( !\Equal0~0_combout  ) )

	.dataa(!\LessThan1~2_combout ),
	.datab(!\LessThan0~2_combout ),
	.datac(!\LessThan1~4_combout ),
	.datad(!\LessThan0~4_combout ),
	.datae(!\calloctemp~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\locationtemp[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \locationtemp[3]~1 .extended_lut = "off";
defparam \locationtemp[3]~1 .lut_mask = 64'hFFFFFFF7FFFF0000;
defparam \locationtemp[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N44
dffeas \locationtemp[0] (
	.clk(\dut|divided_clocks [15]),
	.d(\locationtemp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\locationtemp[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(locationtemp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \locationtemp[0] .is_wysiwyg = "true";
defparam \locationtemp[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N2
dffeas \location[0] (
	.clk(\dut|divided_clocks [15]),
	.d(\Add0~1_sumout ),
	.asdata(\Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\location[0]~0_combout ),
	.sload(\LessThan0~5_combout ),
	.ena(\location[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(location[0]),
	.prn(vcc));
// synopsys translate_off
defparam \location[0] .is_wysiwyg = "true";
defparam \location[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = ( \RAM|altsyncram_component|auto_generated|q_a [0] & ( (\SW[0]~input_o  & (!\SW[1]~input_o  $ (\RAM|altsyncram_component|auto_generated|q_a [1]))) ) ) # ( !\RAM|altsyncram_component|auto_generated|q_a [0] & ( (!\SW[0]~input_o  & 
// (!\SW[1]~input_o  $ (\RAM|altsyncram_component|auto_generated|q_a [1]))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~3 .extended_lut = "off";
defparam \Equal3~3 .lut_mask = 64'hA500A50000A500A5;
defparam \Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = ( \Equal3~2_combout  & ( (\Equal3~3_combout  & (\Equal3~0_combout  & !\Equal3~1_combout )) ) )

	.dataa(!\Equal3~3_combout ),
	.datab(gnd),
	.datac(!\Equal3~0_combout ),
	.datad(!\Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~4 .extended_lut = "off";
defparam \Equal3~4 .lut_mask = 64'h0000000005000500;
defparam \Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \calloctemp~3 (
// Equation(s):
// \calloctemp~3_combout  = ( calloc[4] & ( (!\Equal3~4_combout ) # ((!\calloctemp~0_combout ) # (calloc[3])) ) ) # ( !calloc[4] & ( (!\calloctemp~0_combout ) # ((\Equal3~4_combout  & calloc[3])) ) )

	.dataa(!\Equal3~4_combout ),
	.datab(!calloc[3]),
	.datac(gnd),
	.datad(!\calloctemp~0_combout ),
	.datae(gnd),
	.dataf(!calloc[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloctemp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloctemp~3 .extended_lut = "off";
defparam \calloctemp~3 .lut_mask = 64'hFF11FF11FFBBFFBB;
defparam \calloctemp~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \calloctemp[3] (
	.clk(\dut|divided_clocks [15]),
	.d(\calloctemp~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloctemp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \calloctemp[3] .is_wysiwyg = "true";
defparam \calloctemp[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \calloc~2 (
// Equation(s):
// \calloc~2_combout  = (!\calloctemp~0_combout ) # (calloctemp[3])

	.dataa(!\calloctemp~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!calloctemp[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloc~2 .extended_lut = "off";
defparam \calloc~2 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \calloc~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \calloc[3] (
	.clk(\dut|divided_clocks [15]),
	.d(\calloc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \calloc[3] .is_wysiwyg = "true";
defparam \calloc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \calloctemp~4 (
// Equation(s):
// \calloctemp~4_combout  = ( calloc[2] & ( (\calloctemp~0_combout  & ((\Equal3~4_combout ) # (calloc[3]))) ) ) # ( !calloc[2] & ( (calloc[3] & (!\Equal3~4_combout  & \calloctemp~0_combout )) ) )

	.dataa(gnd),
	.datab(!calloc[3]),
	.datac(!\Equal3~4_combout ),
	.datad(!\calloctemp~0_combout ),
	.datae(gnd),
	.dataf(!calloc[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloctemp~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloctemp~4 .extended_lut = "off";
defparam \calloctemp~4 .lut_mask = 64'h00300030003F003F;
defparam \calloctemp~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N26
dffeas \calloctemp[2] (
	.clk(\dut|divided_clocks [15]),
	.d(\calloctemp~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloctemp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \calloctemp[2] .is_wysiwyg = "true";
defparam \calloctemp[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \calloc~3 (
// Equation(s):
// \calloc~3_combout  = ( calloctemp[2] & ( \calloctemp~0_combout  ) )

	.dataa(!\calloctemp~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!calloctemp[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloc~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloc~3 .extended_lut = "off";
defparam \calloc~3 .lut_mask = 64'h0000000055555555;
defparam \calloc~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \calloc[2] (
	.clk(\dut|divided_clocks [15]),
	.d(\calloc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \calloc[2] .is_wysiwyg = "true";
defparam \calloc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \calloctemp~5 (
// Equation(s):
// \calloctemp~5_combout  = ( \Equal3~4_combout  & ( (\calloctemp~0_combout  & calloc[1]) ) ) # ( !\Equal3~4_combout  & ( (\calloctemp~0_combout  & calloc[2]) ) )

	.dataa(!\calloctemp~0_combout ),
	.datab(gnd),
	.datac(!calloc[2]),
	.datad(!calloc[1]),
	.datae(gnd),
	.dataf(!\Equal3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloctemp~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloctemp~5 .extended_lut = "off";
defparam \calloctemp~5 .lut_mask = 64'h0505050500550055;
defparam \calloctemp~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N47
dffeas \calloctemp[1] (
	.clk(\dut|divided_clocks [15]),
	.d(\calloctemp~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloctemp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \calloctemp[1] .is_wysiwyg = "true";
defparam \calloctemp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \calloc~4 (
// Equation(s):
// \calloc~4_combout  = (\calloctemp~0_combout  & calloctemp[1])

	.dataa(!\calloctemp~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!calloctemp[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\calloc~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \calloc~4 .extended_lut = "off";
defparam \calloc~4 .lut_mask = 64'h0055005500550055;
defparam \calloc~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N20
dffeas \calloc[1] (
	.clk(\dut|divided_clocks [15]),
	.d(\calloc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(calloc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \calloc[1] .is_wysiwyg = "true";
defparam \calloc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \location[1]~feeder (
// Equation(s):
// \location[1]~feeder_combout  = ( \Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\location[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \location[1]~feeder .extended_lut = "off";
defparam \location[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \location[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \location[1] (
	.clk(\dut|divided_clocks [15]),
	.d(\location[1]~feeder_combout ),
	.asdata(\Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\location[0]~0_combout ),
	.sload(\LessThan0~5_combout ),
	.ena(\location[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(location[1]),
	.prn(vcc));
// synopsys translate_off
defparam \location[1] .is_wysiwyg = "true";
defparam \location[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( location[2] & ( (!location[1] & (!location[3] $ (location[0]))) ) ) # ( !location[2] & ( (location[0] & (!location[1] $ (location[3]))) ) )

	.dataa(!location[1]),
	.datab(!location[3]),
	.datac(!location[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!location[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'h0909090982828282;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = ( location[1] & ( (!location[0] & ((location[2]))) # (location[0] & (location[3])) ) ) # ( !location[1] & ( (location[2] & (!location[0] $ (!location[3]))) ) )

	.dataa(!location[0]),
	.datab(!location[3]),
	.datac(!location[2]),
	.datad(gnd),
	.datae(!location[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'h06061B1B06061B1B;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( location[2] & ( (location[3] & ((!location[0]) # (location[1]))) ) ) # ( !location[2] & ( (location[1] & (!location[3] & !location[0])) ) )

	.dataa(!location[1]),
	.datab(!location[3]),
	.datac(!location[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!location[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'h4040404031313131;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N27
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( location[2] & ( (!location[1] & (!location[3] & !location[0])) # (location[1] & ((location[0]))) ) ) # ( !location[2] & ( (!location[1] & (!location[3] & location[0])) # (location[1] & (location[3] & !location[0])) ) )

	.dataa(!location[1]),
	.datab(!location[3]),
	.datac(gnd),
	.datad(!location[0]),
	.datae(gnd),
	.dataf(!location[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'h1188118888558855;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( location[1] & ( (location[0] & !location[3]) ) ) # ( !location[1] & ( (!location[2] & (location[0])) # (location[2] & ((!location[3]))) ) )

	.dataa(!location[0]),
	.datab(!location[3]),
	.datac(!location[2]),
	.datad(gnd),
	.datae(!location[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h5C5C44445C5C4444;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( location[1] & ( (!location[3] & ((!location[2]) # (location[0]))) ) ) # ( !location[1] & ( (location[0] & (!location[2] $ (location[3]))) ) )

	.dataa(!location[2]),
	.datab(gnd),
	.datac(!location[3]),
	.datad(!location[0]),
	.datae(!location[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h00A5A0F000A5A0F0;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( location[2] & ( (!location[1] & ((!location[3]) # (location[0]))) # (location[1] & ((!location[0]) # (location[3]))) ) ) # ( !location[2] & ( (location[3]) # (location[1]) ) )

	.dataa(!location[1]),
	.datab(!location[3]),
	.datac(gnd),
	.datad(!location[0]),
	.datae(gnd),
	.dataf(!location[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h77777777DDBBDDBB;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \ps~0 (
// Equation(s):
// \ps~0_combout  = ( \KEY[0]~input_o  & ( (ps[0] & !ps[1]) ) )

	.dataa(gnd),
	.datab(!ps[0]),
	.datac(!ps[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ps~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ps~0 .extended_lut = "off";
defparam \ps~0 .lut_mask = 64'h0000000030303030;
defparam \ps~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \ps~1 (
// Equation(s):
// \ps~1_combout  = ( \KEY[0]~input_o  & ( (!ps[1] & (\SW[9]~input_o  & !ps[0])) ) )

	.dataa(!ps[1]),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(!ps[0]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ps~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ps~1 .extended_lut = "off";
defparam \ps~1 .lut_mask = 64'h000000000A000A00;
defparam \ps~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \ps~2 (
// Equation(s):
// \ps~2_combout  = ( \ps~1_combout  & ( \Equal3~2_combout  ) ) # ( !\ps~1_combout  & ( \Equal3~2_combout  & ( (\ps~0_combout  & ((!\Equal3~3_combout ) # ((!\Equal3~0_combout ) # (\Equal3~1_combout )))) ) ) ) # ( \ps~1_combout  & ( !\Equal3~2_combout  ) ) # 
// ( !\ps~1_combout  & ( !\Equal3~2_combout  & ( \ps~0_combout  ) ) )

	.dataa(!\Equal3~3_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\ps~0_combout ),
	.datad(!\Equal3~1_combout ),
	.datae(!\ps~1_combout ),
	.dataf(!\Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ps~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ps~2 .extended_lut = "off";
defparam \ps~2 .lut_mask = 64'h0F0FFFFF0E0FFFFF;
defparam \ps~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N8
dffeas \ps[0] (
	.clk(\dut|divided_clocks [15]),
	.d(\ps~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ps[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ps[0] .is_wysiwyg = "true";
defparam \ps[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \ps~3 (
// Equation(s):
// \ps~3_combout  = ( \SW[9]~input_o  & ( (ps[1] & (\KEY[0]~input_o  & !ps[0])) ) )

	.dataa(!ps[1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!ps[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ps~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ps~3 .extended_lut = "off";
defparam \ps~3 .lut_mask = 64'h0000000010101010;
defparam \ps~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \ps~4 (
// Equation(s):
// \ps~4_combout  = ( \Equal3~1_combout  & ( \ps~0_combout  & ( \ps~3_combout  ) ) ) # ( !\Equal3~1_combout  & ( \ps~0_combout  & ( ((\Equal3~3_combout  & (\Equal3~0_combout  & \Equal3~2_combout ))) # (\ps~3_combout ) ) ) ) # ( \Equal3~1_combout  & ( 
// !\ps~0_combout  & ( \ps~3_combout  ) ) ) # ( !\Equal3~1_combout  & ( !\ps~0_combout  & ( \ps~3_combout  ) ) )

	.dataa(!\Equal3~3_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Equal3~2_combout ),
	.datad(!\ps~3_combout ),
	.datae(!\Equal3~1_combout ),
	.dataf(!\ps~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ps~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ps~4 .extended_lut = "off";
defparam \ps~4 .lut_mask = 64'h00FF00FF01FF00FF;
defparam \ps~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N2
dffeas \ps[1] (
	.clk(\dut|divided_clocks [15]),
	.d(\ps~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ps[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ps[1] .is_wysiwyg = "true";
defparam \ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \found~0 (
// Equation(s):
// \found~0_combout  = ( ps[1] & ( !ps[0] & ( (\Equal3~3_combout  & (\Equal3~0_combout  & (\Equal3~2_combout  & !\Equal3~1_combout ))) ) ) )

	.dataa(!\Equal3~3_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Equal3~2_combout ),
	.datad(!\Equal3~1_combout ),
	.datae(!ps[1]),
	.dataf(!ps[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\found~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \found~0 .extended_lut = "off";
defparam \found~0 .lut_mask = 64'h0000010000000000;
defparam \found~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
