Analysis & Synthesis report for Thesis_Project
Tue Dec 10 18:40:36 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state
  9. State Machine - |AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state
 10. State Machine - |AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state
 11. State Machine - |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK
 19. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ"
 20. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"
 21. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK"
 22. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK"
 23. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE"
 24. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK"
 25. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"
 26. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|or_1bit:OR_GATE_BLOCK_2"
 27. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"
 28. Port Connectivity Checks: "APB_UART:APB_UART_BLOCK"
 29. Port Connectivity Checks: "AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK"
 30. Port Connectivity Checks: "AHB_SLAVE:AHB_APB_BRIDGE"
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Tue Dec 10 18:40:36 2024           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; Thesis_Project                                  ;
; Top-level Entity Name               ; AHB_APB_UART                                    ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 876                                             ;
; Total pins                          ; 179                                             ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 0                                               ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; AHB_APB_UART       ; Thesis_Project     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 32     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; uart_start_bit_detect.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv ;         ;
; tx_fsm.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv                ;         ;
; transmit_FIFO.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/transmit_FIFO.sv         ;         ;
; transfer_validate.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/transfer_validate.sv     ;         ;
; shift_register_wr.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_wr.sv     ;         ;
; shift_register_rd.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv     ;         ;
; rx_fsm.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv                ;         ;
; register_enable_only.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/register_enable_only.sv  ;         ;
; receive_FIFO.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv          ;         ;
; FSM_AHB.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/FSM_AHB.sv               ;         ;
; EncoderDataLength.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/EncoderDataLength.sv     ;         ;
; DataLengthDecoder.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv     ;         ;
; D_FF_32bit_with_Sel.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_32bit_with_Sel.sv   ;         ;
; D_FF_12bit.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_12bit.sv            ;         ;
; D_FF_8bit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_8bit.sv             ;         ;
; D_FF_1bit_with_Sel.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit_with_Sel.sv    ;         ;
; D_FF_1bit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit.sv             ;         ;
; custom_fsm_wr_rd.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv      ;         ;
; BAUD_RATE_GENERATOR.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/BAUD_RATE_GENERATOR.sv   ;         ;
; baud_rate_divisor.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/baud_rate_divisor.sv     ;         ;
; APB_UART.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv              ;         ;
; apb_interface.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv         ;         ;
; AHB_SLAVE.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv             ;         ;
; AHB_APB_UART.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv          ;         ;
; fifo_read_memory.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/fifo_read_memory.sv      ;         ;
; compare_5bit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/compare_5bit.sv          ;         ;
; encoder_method.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/encoder_method.sv        ;         ;
; ctrl_interface_signal.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv ;         ;
; or_1bit.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/or_1bit.sv               ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 612           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 607           ;
;     -- 7 input functions                    ; 2             ;
;     -- 6 input functions                    ; 266           ;
;     -- 5 input functions                    ; 96            ;
;     -- 4 input functions                    ; 61            ;
;     -- <=3 input functions                  ; 182           ;
;                                             ;               ;
; Dedicated logic registers                   ; 876           ;
;                                             ;               ;
; I/O pins                                    ; 179           ;
; Total DSP Blocks                            ; 0             ;
; Maximum fan-out node                        ; HRESETn~input ;
; Maximum fan-out                             ; 860           ;
; Total fan-out                               ; 6711          ;
; Average fan-out                             ; 3.65          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |AHB_APB_UART                                             ; 607 (0)           ; 876 (0)      ; 0                 ; 0          ; 179  ; 0            ; |AHB_APB_UART                                                                                                     ; work         ;
;    |AHB_SLAVE:AHB_APB_BRIDGE|                             ; 66 (3)            ; 74 (2)       ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE                                                                            ; work         ;
;       |D_FF_1bit:D_FF_PENABLE|                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE                                                     ; work         ;
;       |D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK                                        ; work         ;
;       |D_FF_1bit_with_Sel:D_FF_PWRITE|                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE                                             ; work         ;
;       |D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|              ; 1 (1)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK                                       ; work         ;
;       |DataLengthDecoder:D_FF_PWDATA_BLOCK|               ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK                                        ; work         ;
;       |FSM_AHB:State_machine|                             ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine                                                      ; work         ;
;       |encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|       ; 43 (43)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK                                ; work         ;
;       |register_enable_only:RDATA_BLOCK|                  ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK                                           ; work         ;
;    |APB_UART:APB_UART_BLOCK|                              ; 541 (4)           ; 802 (2)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK                                                                             ; work         ;
;       |BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|     ; 18 (18)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK                               ; work         ;
;       |D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|       ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE                                 ; work         ;
;       |D_FF_8bit:DFF_TEMPORARY_STORING_READ|              ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ                                        ; work         ;
;       |D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE                                       ; work         ;
;       |apb_interface:APB_INTERFACE_BLOCK|                 ; 23 (16)           ; 23 (18)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK                                           ; work         ;
;          |baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|      ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK ; work         ;
;          |or_1bit:OR_GATE_BLOCK_1|                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|or_1bit:OR_GATE_BLOCK_1                   ; work         ;
;       |ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK                           ; work         ;
;       |custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|           ; 21 (21)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK                                     ; work         ;
;       |fifo_read_memory:FIFO_READ_MEMORY_BLOCK|           ; 168 (168)         ; 396 (396)    ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK                                     ; work         ;
;       |receive_FIFO:RECEIVE_FIFO_BLOCK|                   ; 15 (15)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK                                             ; work         ;
;       |rx_fsm:RX_FSM_BLOCK|                               ; 22 (22)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK                                                         ; work         ;
;       |shift_register_rd:SHIFT_REGISTER_BLOCK|            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK                                      ; work         ;
;       |shift_register_wr:SHIFT_REGISTER_TX_BLOCK|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK                                   ; work         ;
;       |transfer_validate:TRANSFER_VALID_BLOCK|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transfer_validate:TRANSFER_VALID_BLOCK                                      ; work         ;
;       |transmit_FIFO:TX_FIFO_BLOCK|                       ; 165 (165)         ; 274 (274)    ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK                                                 ; work         ;
;       |tx_fsm:TX_FSM_BLOCK|                               ; 22 (22)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK                                                         ; work         ;
;       |uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK| ; 43 (43)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK                           ; work         ;
+-----------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state                                                                                                                                                                                                       ;
+-------------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+--------------------+
; Name                    ; present_state.TIMEOUT ; present_state.ERROR ; present_state.STOP_1 ; present_state.STOP_0 ; present_state.PARITY ; present_state.DATA_IS_8 ; present_state.DATA_IS_7 ; present_state.DATA_IS_6 ; present_state.DATA_IS_5 ; present_state.START ; present_state.IDLE ;
+-------------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+--------------------+
; present_state.IDLE      ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                  ;
; present_state.START     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 1                   ; 1                  ;
; present_state.DATA_IS_5 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 1                       ; 0                   ; 1                  ;
; present_state.DATA_IS_6 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 1                       ; 0                       ; 0                   ; 1                  ;
; present_state.DATA_IS_7 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 1                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.DATA_IS_8 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 1                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.PARITY    ; 0                     ; 0                   ; 0                    ; 0                    ; 1                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.STOP_0    ; 0                     ; 0                   ; 0                    ; 1                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.STOP_1    ; 0                     ; 0                   ; 1                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.ERROR     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.TIMEOUT   ; 1                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
+-------------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state                                                                                                                                                                                                                                                    ;
+----------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+
; Name                 ; present_state.ERROR ; present_state.STOP_1 ; present_state.STOP_0 ; present_state.PARITY ; present_state.DATA7 ; present_state.DATA6 ; present_state.DATA5 ; present_state.DATA4 ; present_state.DATA3 ; present_state.DATA2 ; present_state.DATA1 ; present_state.DATA0 ; present_state.START ; present_state.IDLE ;
+----------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+
; present_state.IDLE   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ;
; present_state.START  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                  ;
; present_state.DATA0  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                  ;
; present_state.DATA1  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA2  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA3  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA4  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA5  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA6  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA7  ; 0                   ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.PARITY ; 0                   ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.STOP_0 ; 0                   ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.STOP_1 ; 0                   ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.ERROR  ; 1                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
+----------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state                                                                ;
+---------------------+--------------------+---------------------+---------------------+---------------------+--------------------+---------------------+--------------------+
; Name                ; present_state.IDLE ; present_state.ERROR ; present_state.WWAIT ; present_state.RWAIT ; present_state.READ ; present_state.TRANS ; present_state.INIT ;
+---------------------+--------------------+---------------------+---------------------+---------------------+--------------------+---------------------+--------------------+
; present_state.INIT  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                  ;
; present_state.TRANS ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 1                  ;
; present_state.READ  ; 0                  ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 1                  ;
; present_state.RWAIT ; 0                  ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 1                  ;
; present_state.WWAIT ; 0                  ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 1                  ;
; present_state.ERROR ; 0                  ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                  ;
; present_state.IDLE  ; 1                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+---------------------+---------------------+---------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state                                                                                                                                              ;
+---------------------------+---------------------------+-------------------------+------------------------+--------------------------+--------------------------+------------------------+-----------------------+-----------------------+
; Name                      ; present_state.ST_WENABLEP ; present_state.ST_WRITEP ; present_state.ST_WWAIT ; present_state.ST_WENABLE ; present_state.ST_RENABLE ; present_state.ST_WRITE ; present_state.ST_READ ; present_state.ST_IDLE ;
+---------------------------+---------------------------+-------------------------+------------------------+--------------------------+--------------------------+------------------------+-----------------------+-----------------------+
; present_state.ST_IDLE     ; 0                         ; 0                       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                     ; 0                     ;
; present_state.ST_READ     ; 0                         ; 0                       ; 0                      ; 0                        ; 0                        ; 0                      ; 1                     ; 1                     ;
; present_state.ST_WRITE    ; 0                         ; 0                       ; 0                      ; 0                        ; 0                        ; 1                      ; 0                     ; 1                     ;
; present_state.ST_RENABLE  ; 0                         ; 0                       ; 0                      ; 0                        ; 1                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WENABLE  ; 0                         ; 0                       ; 0                      ; 1                        ; 0                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WWAIT    ; 0                         ; 0                       ; 1                      ; 0                        ; 0                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WRITEP   ; 0                         ; 1                       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WENABLEP ; 1                         ; 0                       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                     ; 1                     ;
+---------------------------+---------------------------+-------------------------+------------------------+--------------------------+--------------------------+------------------------+-----------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                               ; Latch Enable Signal                                                                 ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
; APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ; HRESETn                                                                             ; yes                    ;
; APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ; HRESETn                                                                             ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]    ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10]   ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11]   ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen                     ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector14          ; yes                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                     ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector13          ; yes                    ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|ctrl_rx_buffer                               ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|WideOr1                                 ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]                 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]                 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]                 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]                 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]                 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]                 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]                 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]                 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207      ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_175     ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199     ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0]                   ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7]                   ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6]                   ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5]                   ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4]                   ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3]                   ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2]                   ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1]                   ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_183     ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191      ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0]               ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1]               ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2]               ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3]               ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4]               ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5]               ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6]               ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7]               ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; Number of user-specified and inferred latches = 46                                       ;                                                                                     ;                        ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                                             ;
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|ctrl_o[0]    ; Stuck at VCC due to stuck port clock_enable                                                    ;
; APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|ctrl_o[2..6] ; Stuck at GND due to stuck port clock_enable                                                    ;
; APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|ctrl_o[1]    ; Stuck at VCC due to stuck port clock_enable                                                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|HRESP[1]                                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[8..31]           ; Stuck at GND due to stuck port data_in                                                         ;
; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8..31]                     ; Stuck at GND due to stuck port data_in                                                         ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[1]                     ; Merged with AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[0]                 ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[1]     ; Merged with AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[0] ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR    ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~13                           ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~14                           ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~15                           ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~16                           ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~17                           ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~4                            ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~5                            ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~6                            ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~7                            ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~4        ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~5        ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~6        ; Lost fanout                                                                                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state~4                         ; Lost fanout                                                                                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state~5                         ; Lost fanout                                                                                    ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state~6                         ; Lost fanout                                                                                    ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[0]                       ; Merged with APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.TIMEOUT                      ; Stuck at GND due to stuck port data_in                                                         ;
; Total Number of Removed Registers = 76                                                 ;                                                                                                ;
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                             ;
+---------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                          ;
+---------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[31] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[31] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[30] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[30] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[29] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[29] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[28] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[28] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[27] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[27] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[26] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[26] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[25] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[25] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[24] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[24] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[23] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[23] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[22] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[22] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[21] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[21] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[20] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[20] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[19] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[19] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[18] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[18] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[17] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[17] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[16] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[16] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[15] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[15] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[14] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[14] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[13] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[13] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[12] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[12] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[11] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[11] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[10] ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[10] ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[9]  ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[9]  ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[8]  ; Stuck at GND              ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8]  ;
;                                                                           ; due to stuck port data_in ;                                                                 ;
+---------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 876   ;
; Number of registers using Synchronous Clear  ; 315   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 856   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 776   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[10] ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[31] ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx   ; 13      ;
; Total number of inverted registers = 3                                              ;         ;
+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][7]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][7]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][4]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][5]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][5]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][0]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][0]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][0]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][1]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][4]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][1]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][1]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][1]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][1]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][1]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][4]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][2]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][4]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][7]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0] ;
; 128:1              ; 2 bits    ; 170 LEs       ; 4 LEs                ; 166 LEs                ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[4]               ;
; 128:1              ; 2 bits    ; 170 LEs       ; 4 LEs                ; 166 LEs                ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[1]               ;
; 34:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]                       ;
; 35:1               ; 12 bits   ; 276 LEs       ; 264 LEs              ; 12 LEs                 ; Yes        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|temp_read[9]           ;
; 14:1               ; 28 bits   ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[24]    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; Yes        ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[10]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.DATA_IS_8                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; ADDRBIT        ; 5     ; Signed Integer                                                                      ;
; DATA_WIDTH     ; 12    ; Signed Integer                                                                      ;
; FIFO_DEPTH     ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; timeout_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK"                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "A[5..5]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK"                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ptr_addr_wr_i ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK"                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; counter_baud ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cd_count     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; cfg_en ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|or_1bit:OR_GATE_BLOCK_2"      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rx_buffer_overrun ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; tx_buffer_overrun ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APB_UART:APB_UART_BLOCK"                                                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rx_write_en    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rx_read_en     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ctrl_rx_buffer ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AHB_SLAVE:AHB_APB_BRIDGE"                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; PWDATA[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PADDR[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 10 18:40:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/xor_comp.sv
    Info (12023): Found entity 1: xor_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/xor_32bit.sv
    Info (12023): Found entity 1: xor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/wrapper_mod2.sv
    Info (12023): Found entity 1: wrapper_mod2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/wb_cycle.sv
    Info (12023): Found entity 1: wb_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/sub_comp.sv
    Info (12023): Found entity 1: sub_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/store_inst.sv
    Info (12023): Found entity 1: store_inst
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/srl_32bit.sv
    Info (12023): Found entity 1: srl_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/sra_32bit.sv
    Info (12023): Found entity 1: sra_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/slt_sltu_comp.sv
    Info (12023): Found entity 1: slt_sltu_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/shift_overflow.sv
    Info (12023): Found entity 1: shift_overflow
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/shift_left_32bit.sv
    Info (12023): Found entity 1: shift_left_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/shift_comp.sv
    Info (12023): Found entity 1: shift_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/pipeline_riscv_mod2.sv
    Info (12023): Found entity 1: pipeline_riscv_mod2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/or_comp.sv
    Info (12023): Found entity 1: or_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/or_32bit.sv
    Info (12023): Found entity 1: or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux10to1_32bit.sv
    Info (12023): Found entity 1: mux10to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux3to1_32bit.sv
    Info (12023): Found entity 1: mux3to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux2to1_32bit.sv
    Info (12023): Found entity 1: mux2to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux2to1_5bitlow.sv
    Info (12023): Found entity 1: MUX2TO1_5BITLOW
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux2to1_1bit.sv
    Info (12023): Found entity 1: MUX2TO1_1BIT
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mem_cycle.sv
    Info (12023): Found entity 1: mem_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_slave.sv
    Info (12023): Found entity 1: mag_comparator_4bit_slave
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_master.sv
    Info (12023): Found entity 1: mag_comparator_4bit_master
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/load_inst.sv
    Info (12023): Found entity 1: load_inst
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/inverter_32bit.sv
    Info (12023): Found entity 1: inverter_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/imm_gen.sv
    Info (12023): Found entity 1: imm_gen
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/fulladder_1bit.sv
    Info (12023): Found entity 1: fulladder_1bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/forward_ctr_unit.sv
    Info (12023): Found entity 1: forward_ctr_unit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/fetch_cycle.sv
    Info (12023): Found entity 1: fetch_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/execute_cycle.sv
    Info (12023): Found entity 1: execute_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/dmem.sv
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/decode_hex.sv
    Info (12023): Found entity 1: decode_hex
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/decode_cycle.sv
    Info (12023): Found entity 1: decode_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/d_ff_32bit.sv
    Info (12023): Found entity 1: D_FF_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv
    Info (12023): Found entity 1: ctrl_unit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/comparator_un.sv
    Info (12023): Found entity 1: Comparator_Un
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/comparator_s.sv
    Info (12023): Found entity 1: Comparator_S
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/comparator_32bit.sv
    Info (12023): Found entity 1: comparator_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/check_mux.sv
    Info (12023): Found entity 1: check_mux
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/branch_detect_unit.sv
    Info (12023): Found entity 1: branch_detect_unit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/branch_comparator.sv
    Info (12023): Found entity 1: branch_comparator
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/and_comp.sv
    Info (12023): Found entity 1: and_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/and_32bit.sv
    Info (12023): Found entity 1: and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/alu_component.sv
    Info (12023): Found entity 1: alu_component
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/adder_32bit.sv
    Info (12023): Found entity 1: adder_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/adder_1bit.sv
    Info (12023): Found entity 1: adder_1bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/add_comp.sv
    Info (12023): Found entity 1: add_comp
Info (12021): Found 1 design units, including 1 entities, in source file wrapper.sv
    Info (12023): Found entity 1: wrapper
Info (12021): Found 1 design units, including 1 entities, in source file uart_start_bit_detect.sv
    Info (12023): Found entity 1: uart_start_bit_detect
Info (12021): Found 1 design units, including 1 entities, in source file tx_fsm.sv
    Info (12023): Found entity 1: tx_fsm
Info (12021): Found 1 design units, including 1 entities, in source file transmit_fifo.sv
    Info (12023): Found entity 1: transmit_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file transfer_validate.sv
    Info (12023): Found entity 1: transfer_validate
Info (12021): Found 1 design units, including 1 entities, in source file test_ver4.sv
    Info (12023): Found entity 1: test_ver4
Info (12021): Found 1 design units, including 1 entities, in source file test_ver3.sv
    Info (12023): Found entity 1: test_ver3
Info (12021): Found 1 design units, including 1 entities, in source file test_ver2.sv
    Info (12023): Found entity 1: test_ver2
Info (12021): Found 1 design units, including 1 entities, in source file tb_ahb_apb_bridge.sv
    Info (12023): Found entity 1: tb_AHB_SLAVE
Info (12021): Found 1 design units, including 1 entities, in source file shift_register_wr.sv
    Info (12023): Found entity 1: shift_register_wr
Info (12021): Found 1 design units, including 1 entities, in source file shift_register_rd.sv
    Info (12023): Found entity 1: shift_register_rd
Info (12021): Found 1 design units, including 1 entities, in source file sel_clk.sv
    Info (12023): Found entity 1: Sel_Clk
Info (12021): Found 1 design units, including 1 entities, in source file rx_fsm.sv
    Info (12023): Found entity 1: rx_fsm
Info (12021): Found 1 design units, including 1 entities, in source file register_enable_only.sv
    Info (12023): Found entity 1: register_enable_only
Info (12021): Found 1 design units, including 1 entities, in source file receive_fifo.sv
    Info (12023): Found entity 1: receive_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_4bit.sv
    Info (12023): Found entity 1: mux4to1_4bit
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_1bit.sv
    Info (12023): Found entity 1: MUX2TO1_1bit
Info (12021): Found 1 design units, including 1 entities, in source file fsm_apb.sv
    Info (12023): Found entity 1: FSM_APB
Info (12021): Found 1 design units, including 1 entities, in source file fsm_ahb.sv
    Info (12023): Found entity 1: FSM_AHB
Info (12021): Found 1 design units, including 1 entities, in source file encoderdatalength.sv
    Info (12023): Found entity 1: EncoderDataLength
Info (12021): Found 1 design units, including 1 entities, in source file encoderaddressbehave.sv
    Info (12023): Found entity 1: EncoderAddressBehave
Info (12021): Found 1 design units, including 1 entities, in source file divider.sv
    Info (12023): Found entity 1: DIVIDER
Info (12021): Found 0 design units, including 0 entities, in source file defines.sv
Info (12021): Found 1 design units, including 1 entities, in source file datalengthdecoder.sv
    Info (12023): Found entity 1: DataLengthDecoder
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_64bit.sv
    Info (12023): Found entity 1: D_FF_64bit
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_32bit_with_sel.sv
    Info (12023): Found entity 1: D_FF_32bit_with_Sel
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_12bit.sv
    Info (12023): Found entity 1: D_FF_12bit
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_8bit.sv
    Info (12023): Found entity 1: D_FF_8bit
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_4bit.sv
    Info (12023): Found entity 1: D_FF_4BIT
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_1bit_with_sel.sv
    Info (12023): Found entity 1: D_FF_1bit_with_Sel
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_1bit.sv
    Info (12023): Found entity 1: D_FF_1bit
Info (12021): Found 1 design units, including 1 entities, in source file custom_fsm_wr_rd.sv
    Info (12023): Found entity 1: custom_fsm_wr_rd
Info (12021): Found 1 design units, including 1 entities, in source file comparator_unsigned_32bit.sv
    Info (12023): Found entity 1: comparator_unsigned_32bit
Info (12021): Found 1 design units, including 1 entities, in source file comparator_bit.sv
    Info (12023): Found entity 1: comparator_bit
Info (12021): Found 1 design units, including 1 entities, in source file bit_counter_unit.sv
    Info (12023): Found entity 1: bit_counter_unit
Info (12021): Found 1 design units, including 1 entities, in source file bcdtohex.sv
    Info (12023): Found entity 1: bcdtohex
Info (12021): Found 1 design units, including 1 entities, in source file baud_rate_generator.sv
    Info (12023): Found entity 1: BAUD_RATE_GENERATOR
Info (12021): Found 1 design units, including 1 entities, in source file baud_rate_divisor.sv
    Info (12023): Found entity 1: baud_rate_divisor
Info (12021): Found 1 design units, including 1 entities, in source file apb_uart_tb.sv
    Info (12023): Found entity 1: testbench_APB_UART
Info (12021): Found 1 design units, including 1 entities, in source file apb_uart.sv
    Info (12023): Found entity 1: APB_UART
Info (12021): Found 1 design units, including 1 entities, in source file apb_master.sv
    Info (12023): Found entity 1: APB_MASTER
Info (12021): Found 1 design units, including 1 entities, in source file apb_interface.sv
    Info (12023): Found entity 1: apb_interface
Info (12021): Found 1 design units, including 1 entities, in source file ahb_slave.sv
    Info (12023): Found entity 1: AHB_SLAVE
Info (12021): Found 1 design units, including 1 entities, in source file ahb_busmatrix.sv
    Info (12023): Found entity 1: AHB_BusMatrix
Info (12021): Found 1 design units, including 1 entities, in source file ahb_apb_uart.sv
    Info (12023): Found entity 1: AHB_APB_UART
Info (12021): Found 1 design units, including 1 entities, in source file address_decode.sv
    Info (12023): Found entity 1: address_decode
Warning (10229): Verilog HDL Expression warning at Thesis_Project.sv(111): truncated literal to match 20 bits
Info (12021): Found 1 design units, including 1 entities, in source file thesis_project.sv
    Info (12023): Found entity 1: Thesis_Project
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: tb_ram
Info (12021): Found 1 design units, including 1 entities, in source file tb_baud_rate_generator.sv
    Info (12023): Found entity 1: BAUD_RATE_GENERATOR_tb
Info (12021): Found 1 design units, including 1 entities, in source file arbiter.sv
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file arbiter_tb.sv
    Info (12023): Found entity 1: arbiter_tb
Info (12021): Found 1 design units, including 1 entities, in source file transmit_fifo_tb.sv
    Info (12023): Found entity 1: transmit_FIFO_tb
Info (12021): Found 1 design units, including 1 entities, in source file tb_receive_fifo.sv
    Info (12023): Found entity 1: tb_receive_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file fifo_read_memory.sv
    Info (12023): Found entity 1: fifo_read_memory
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_trick.sv
    Info (12023): Found entity 1: d_ff_trick
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_trick_tb.sv
    Info (12023): Found entity 1: d_ff_trick_tb
Info (12021): Found 1 design units, including 1 entities, in source file test_ver5.sv
    Info (12023): Found entity 1: test_ver5
Info (12021): Found 1 design units, including 1 entities, in source file compare_5bit.sv
    Info (12023): Found entity 1: compare_5bit
Info (12021): Found 1 design units, including 1 entities, in source file encoder_method.sv
    Info (12023): Found entity 1: encoder_method
Info (12021): Found 1 design units, including 1 entities, in source file ahb_slave_if.sv
    Info (12023): Found entity 1: ahb_slave_if
Info (12021): Found 1 design units, including 1 entities, in source file tb_ahb_master_ram.sv
    Info (12023): Found entity 1: tb_ahb_master
Info (12021): Found 1 design units, including 1 entities, in source file sram.sv
    Info (12023): Found entity 1: sram
Info (12021): Found 1 design units, including 1 entities, in source file tb_sram.sv
    Info (12023): Found entity 1: tb_sram
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_interface_signal.sv
    Info (12023): Found entity 1: ctrl_interface_signal
Info (12021): Found 1 design units, including 1 entities, in source file or_1bit.sv
    Info (12023): Found entity 1: or_1bit
Info (12021): Found 1 design units, including 1 entities, in source file priority_selector.sv
    Info (12023): Found entity 1: priority_selector
Info (12021): Found 1 design units, including 1 entities, in source file tb_priority_selector.sv
    Info (12023): Found entity 1: tb_priority_selector
Info (12021): Found 1 design units, including 1 entities, in source file error_ram.sv
    Info (12023): Found entity 1: error_ram
Info (12021): Found 1 design units, including 1 entities, in source file tb_error_ram.sv
    Info (12023): Found entity 1: tb_error_ram
Warning (10236): Verilog HDL Implicit Net warning at bit_counter_unit.sv(30): created implicit net for "bit_used"
Warning (10236): Verilog HDL Implicit Net warning at APB_UART.sv(385): created implicit net for "notempty"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(80): created implicit net for "PWDATA"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(84): created implicit net for "error_tx_detect"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(90): created implicit net for "clk_div16"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(106): created implicit net for "state_i"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(110): created implicit net for "state"
Info (12127): Elaborating entity "AHB_APB_UART" for the top level hierarchy
Info (12128): Elaborating entity "AHB_SLAVE" for hierarchy "AHB_SLAVE:AHB_APB_BRIDGE"
Warning (10235): Verilog HDL Always Construct warning at AHB_SLAVE.sv(92): variable "HTRANS_ERROR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "FSM_AHB" for hierarchy "AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine"
Info (12128): Elaborating entity "EncoderDataLength" for hierarchy "AHB_SLAVE:AHB_APB_BRIDGE|EncoderDataLength:ENCODER_DATA_LENGTH_BLOCK"
Info (12128): Elaborating entity "register_enable_only" for hierarchy "AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK"
Info (12128): Elaborating entity "D_FF_1bit" for hierarchy "AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE"
Info (12128): Elaborating entity "D_FF_1bit_with_Sel" for hierarchy "AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE"
Info (12128): Elaborating entity "encoder_method" for hierarchy "AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK"
Info (12128): Elaborating entity "D_FF_32bit_with_Sel" for hierarchy "AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK"
Info (12128): Elaborating entity "DataLengthDecoder" for hierarchy "AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"
Info (10264): Verilog HDL Case Statement information at DataLengthDecoder.sv(41): all case item expressions in this case statement are onehot
Warning (10235): Verilog HDL Always Construct warning at DataLengthDecoder.sv(75): variable "PWDATA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at DataLengthDecoder.sv(39): inferring latch(es) for variable "PWDATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "PWDATA[0]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[1]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[2]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[3]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[4]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[5]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[6]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[7]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[8]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[9]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[10]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[11]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[12]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[13]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[14]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[15]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[16]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[17]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[18]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[19]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[20]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[21]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[22]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[23]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[24]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[25]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[26]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[27]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[28]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[29]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[30]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[31]" at DataLengthDecoder.sv(74)
Info (12128): Elaborating entity "APB_UART" for hierarchy "APB_UART:APB_UART_BLOCK"
Warning (10036): Verilog HDL or VHDL warning at APB_UART.sv(61): object "data_is_avail" assigned a value but never read
Info (12128): Elaborating entity "apb_interface" for hierarchy "APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"
Warning (10034): Output port "rx_buffer_overrun" at apb_interface.sv(34) has no driver
Warning (10034): Output port "tx_buffer_overrun" at apb_interface.sv(35) has no driver
Info (12128): Elaborating entity "baud_rate_divisor" for hierarchy "APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK"
Info (12128): Elaborating entity "or_1bit" for hierarchy "APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|or_1bit:OR_GATE_BLOCK_1"
Info (12128): Elaborating entity "ctrl_interface_signal" for hierarchy "APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"
Warning (10240): Verilog HDL Always Construct warning at ctrl_interface_signal.sv(52): inferring latch(es) for variable "state_isr_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrl_interface_signal.sv(52): inferring latch(es) for variable "cd_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "cd_o[0]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[1]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[2]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[3]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[4]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[5]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[6]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[7]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[8]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[9]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[10]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[11]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "cd_o[12]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "state_isr_o[0]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "state_isr_o[1]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "state_isr_o[2]" at ctrl_interface_signal.sv(52)
Info (10041): Inferred latch for "state_isr_o[3]" at ctrl_interface_signal.sv(52)
Info (12128): Elaborating entity "transfer_validate" for hierarchy "APB_UART:APB_UART_BLOCK|transfer_validate:TRANSFER_VALID_BLOCK"
Info (12128): Elaborating entity "custom_fsm_wr_rd" for hierarchy "APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"
Warning (10235): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(60): variable "error_ctrl" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(61): variable "TXen" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(62): variable "RXen" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at custom_fsm_wr_rd.sv(64): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at custom_fsm_wr_rd.sv(64): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable "error_ctrl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable "TXen", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable "RXen", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "next_state.ERROR" at custom_fsm_wr_rd.sv(53)
Info (10041): Inferred latch for "next_state.WWAIT" at custom_fsm_wr_rd.sv(53)
Info (10041): Inferred latch for "next_state.RWAIT" at custom_fsm_wr_rd.sv(53)
Info (10041): Inferred latch for "next_state.READ" at custom_fsm_wr_rd.sv(53)
Info (10041): Inferred latch for "next_state.TRANS" at custom_fsm_wr_rd.sv(53)
Info (10041): Inferred latch for "next_state.IDLE" at custom_fsm_wr_rd.sv(53)
Info (10041): Inferred latch for "RXen" at custom_fsm_wr_rd.sv(53)
Info (10041): Inferred latch for "TXen" at custom_fsm_wr_rd.sv(53)
Info (10041): Inferred latch for "error_ctrl" at custom_fsm_wr_rd.sv(53)
Info (12128): Elaborating entity "BAUD_RATE_GENERATOR" for hierarchy "APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK"
Info (12128): Elaborating entity "tx_fsm" for hierarchy "APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"
Warning (10235): Verilog HDL Always Construct warning at tx_fsm.sv(91): variable "next_state" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at tx_fsm.sv(85): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "next_state.ERROR" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.STOP_1" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.STOP_0" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.PARITY" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.DATA7" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.DATA6" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.DATA5" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.DATA4" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.DATA3" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.DATA2" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.DATA1" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.DATA0" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.START" at tx_fsm.sv(85)
Info (10041): Inferred latch for "next_state.IDLE" at tx_fsm.sv(85)
Info (12128): Elaborating entity "D_FF_8bit" for hierarchy "APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE"
Info (12128): Elaborating entity "shift_register_wr" for hierarchy "APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK"
Info (10264): Verilog HDL Case Statement information at shift_register_wr.sv(51): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "transmit_FIFO" for hierarchy "APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK"
Info (12128): Elaborating entity "uart_start_bit_detect" for hierarchy "APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"
Warning (10036): Verilog HDL or VHDL warning at uart_start_bit_detect.sv(45): object "ctrl_count_clock" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart_start_bit_detect.sv(51): object "counter_clock_div2" assigned a value but never read
Warning (10272): Verilog HDL Case Statement warning at uart_start_bit_detect.sv(118): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at uart_start_bit_detect.sv(106): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at uart_start_bit_detect.sv(185): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_out[0]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[1]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[2]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[3]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[4]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[5]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[6]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[7]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[8]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[9]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[10]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[11]" at uart_start_bit_detect.sv(185)
Info (12128): Elaborating entity "receive_FIFO" for hierarchy "APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK"
Warning (10240): Verilog HDL Always Construct warning at receive_FIFO.sv(78): inferring latch(es) for variable "fifo_rd", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "compare_5bit" for hierarchy "APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK"
Info (12128): Elaborating entity "D_FF_12bit" for hierarchy "APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE"
Info (12128): Elaborating entity "fifo_read_memory" for hierarchy "APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK"
Info (12128): Elaborating entity "rx_fsm" for hierarchy "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"
Warning (10036): Verilog HDL or VHDL warning at rx_fsm.sv(45): object "data_is_legit" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at rx_fsm.sv(101): variable "ctrl_rx_buffer" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at rx_fsm.sv(102): variable "next_state" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at rx_fsm.sv(96): inferring latch(es) for variable "ctrl_rx_buffer", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at rx_fsm.sv(96): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "next_state.ERROR" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.STOP_1" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.STOP_0" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.PARITY" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.DATA_IS_8" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.DATA_IS_7" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.DATA_IS_6" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.DATA_IS_5" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.START" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.IDLE" at rx_fsm.sv(96)
Info (10041): Inferred latch for "ctrl_rx_buffer" at rx_fsm.sv(96)
Info (12128): Elaborating entity "shift_register_rd" for hierarchy "APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"
Warning (10240): Verilog HDL Always Construct warning at shift_register_rd.sv(50): inferring latch(es) for variable "temp_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at shift_register_rd.sv(128): inferring latch(es) for variable "rx_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rx_out[0]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[1]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[2]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[3]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[4]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[5]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[6]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[7]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "temp_reg[0]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[1]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[2]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[3]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[4]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[5]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[6]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[7]" at shift_register_rd.sv(50)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|baud_tick
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.DATA_IS_7_488" is permanently enabled
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.DATA_IS_6_508" is permanently enabled
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.DATA_IS_5_528" is permanently enabled
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.STOP_0_428" is permanently enabled
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.PARITY_448" is permanently enabled
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.DATA_IS_8_468" is permanently enabled
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.START_548" is permanently enabled
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.IDLE_568" is permanently enabled
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.STOP_1_408" is permanently enabled
Warning (14026): LATCH primitive "APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.ERROR_388" is permanently enabled
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE
Warning (13012): Latch APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE
Warning (13012): Latch APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|ctrl_rx_buffer has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HRESP[1]" is stuck at GND
    Warning (13410): Pin "HRDATA[8]" is stuck at GND
    Warning (13410): Pin "HRDATA[9]" is stuck at GND
    Warning (13410): Pin "HRDATA[10]" is stuck at GND
    Warning (13410): Pin "HRDATA[11]" is stuck at GND
    Warning (13410): Pin "HRDATA[12]" is stuck at GND
    Warning (13410): Pin "HRDATA[13]" is stuck at GND
    Warning (13410): Pin "HRDATA[14]" is stuck at GND
    Warning (13410): Pin "HRDATA[15]" is stuck at GND
    Warning (13410): Pin "HRDATA[16]" is stuck at GND
    Warning (13410): Pin "HRDATA[17]" is stuck at GND
    Warning (13410): Pin "HRDATA[18]" is stuck at GND
    Warning (13410): Pin "HRDATA[19]" is stuck at GND
    Warning (13410): Pin "HRDATA[20]" is stuck at GND
    Warning (13410): Pin "HRDATA[21]" is stuck at GND
    Warning (13410): Pin "HRDATA[22]" is stuck at GND
    Warning (13410): Pin "HRDATA[23]" is stuck at GND
    Warning (13410): Pin "HRDATA[24]" is stuck at GND
    Warning (13410): Pin "HRDATA[25]" is stuck at GND
    Warning (13410): Pin "HRDATA[26]" is stuck at GND
    Warning (13410): Pin "HRDATA[27]" is stuck at GND
    Warning (13410): Pin "HRDATA[28]" is stuck at GND
    Warning (13410): Pin "HRDATA[29]" is stuck at GND
    Warning (13410): Pin "HRDATA[30]" is stuck at GND
    Warning (13410): Pin "HRDATA[31]" is stuck at GND
    Warning (13410): Pin "UART_ERROR_FLAG[2]" is stuck at GND
    Warning (13410): Pin "UART_ERROR_FLAG[3]" is stuck at GND
    Warning (13410): Pin "UART_ERROR_FLAG[6]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "HSIZES[0]"
    Warning (15610): No output dependent on input pin "HSIZES[1]"
    Warning (15610): No output dependent on input pin "HWDATA[8]"
    Warning (15610): No output dependent on input pin "HWDATA[9]"
    Warning (15610): No output dependent on input pin "HWDATA[10]"
    Warning (15610): No output dependent on input pin "HWDATA[11]"
    Warning (15610): No output dependent on input pin "HWDATA[12]"
    Warning (15610): No output dependent on input pin "HWDATA[13]"
    Warning (15610): No output dependent on input pin "HWDATA[14]"
    Warning (15610): No output dependent on input pin "HWDATA[15]"
    Warning (15610): No output dependent on input pin "HWDATA[16]"
    Warning (15610): No output dependent on input pin "HWDATA[17]"
    Warning (15610): No output dependent on input pin "HWDATA[18]"
    Warning (15610): No output dependent on input pin "HWDATA[19]"
    Warning (15610): No output dependent on input pin "HWDATA[20]"
    Warning (15610): No output dependent on input pin "HWDATA[21]"
    Warning (15610): No output dependent on input pin "HWDATA[22]"
    Warning (15610): No output dependent on input pin "HWDATA[23]"
    Warning (15610): No output dependent on input pin "HWDATA[24]"
    Warning (15610): No output dependent on input pin "HWDATA[25]"
    Warning (15610): No output dependent on input pin "HWDATA[26]"
    Warning (15610): No output dependent on input pin "HWDATA[27]"
    Warning (15610): No output dependent on input pin "HWDATA[28]"
    Warning (15610): No output dependent on input pin "HWDATA[29]"
    Warning (15610): No output dependent on input pin "HWDATA[30]"
    Warning (15610): No output dependent on input pin "HWDATA[31]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[0]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[1]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[2]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[3]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[4]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[5]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[6]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[7]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[8]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[9]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[10]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[11]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[12]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[13]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[14]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[15]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[16]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[17]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[18]"
    Warning (15610): No output dependent on input pin "desired_baud_rate[19]"
    Warning (15610): No output dependent on input pin "ctrl_i[0]"
    Warning (15610): No output dependent on input pin "ctrl_i[1]"
    Warning (15610): No output dependent on input pin "ctrl_i[2]"
    Warning (15610): No output dependent on input pin "ctrl_i[3]"
    Warning (15610): No output dependent on input pin "ctrl_i[4]"
    Warning (15610): No output dependent on input pin "ctrl_i[5]"
    Warning (15610): No output dependent on input pin "ctrl_i[6]"
    Warning (15610): No output dependent on input pin "state_isr[0]"
    Warning (15610): No output dependent on input pin "state_isr[1]"
    Warning (15610): No output dependent on input pin "HTRANS[0]"
Info (21057): Implemented 1495 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 88 input pins
    Info (21059): Implemented 91 output pins
    Info (21061): Implemented 1316 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 145 warnings
    Info: Peak virtual memory: 4659 megabytes
    Info: Processing ended: Tue Dec 10 18:40:36 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg.


