13:26:43 INFO  : Registering command handlers for SDK TCF services
13:26:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\domin\OneDrive\Homework\ECE_4305_Software\FinalProject\temp_xsdb_launch_script.tcl
13:26:51 INFO  : XSCT server has started successfully.
13:26:55 INFO  : Processing command line option -hwspec C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete.hdf.
13:26:55 INFO  : Successfully done setting XSCT server connection channel  
13:26:55 INFO  : Successfully done setting SDK workspace  
13:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8B1FAA" && level==0} -index 0' command is executed.
13:31:29 INFO  : FPGA configured successfully with bitstream "C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete_hw_platform_0/download.bit"
13:36:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575322574586,  Project:1575321262888
13:36:44 INFO  : Project mcs_top_complete_hw_platform_0's source hardware specification located at C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:36:46 INFO  : Copied contents of C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete.hdf into \mcs_top_complete_hw_platform_0\system.hdf.
13:36:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:36:51 INFO  : 
13:36:52 INFO  : Updating hardware inferred compiler options for FinalProject_Imp.
13:36:52 INFO  : Clearing existing target manager status.
13:36:52 INFO  : Closing and re-opening the MSS file of ther project FinalProjectbsp
13:36:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:36:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8B1FAA" && level==0} -index 0' command is executed.
13:37:54 INFO  : FPGA configured successfully with bitstream "C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete_hw_platform_0/download.bit"
13:39:11 INFO  : Inferring section assignments and sizes from elf file: C:\Users\domin\OneDrive\Homework\ECE_4305_Software\FinalProject\FinalProject_Imp\Debug\FinalProject_Imp.elf
13:39:15 INFO  : Successfully generated C:\Users\domin\OneDrive\Homework\ECE_4305_Software\FinalProject\FinalProject_Imp\src\lscript.ld.
13:39:15 INFO  : Applying linker script to all configurations of project FinalProject_Imp.
13:39:15 INFO  : Setting rebuild state to true for all configurations of project FinalProject_Imp.
13:39:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8B1FAA" && level==0} -index 0' command is executed.
13:39:54 INFO  : FPGA configured successfully with bitstream "C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete_hw_platform_0/download.bit"
13:59:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575323905962,  Project:1575322574586
13:59:29 INFO  : Project mcs_top_complete_hw_platform_0's source hardware specification located at C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:59:31 INFO  : Copied contents of C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete.hdf into \mcs_top_complete_hw_platform_0\system.hdf.
13:59:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:59:35 INFO  : 
13:59:36 INFO  : Updating hardware inferred compiler options for FinalProject_Imp.
13:59:36 INFO  : Clearing existing target manager status.
13:59:36 INFO  : Closing and re-opening the MSS file of ther project FinalProjectbsp
13:59:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:59:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8B1FAA" && level==0} -index 0' command is executed.
14:00:42 INFO  : FPGA configured successfully with bitstream "C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete_hw_platform_0/download.bit"
14:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8B1FAA" && level==0} -index 0' command is executed.
14:02:56 INFO  : FPGA configured successfully with bitstream "C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete_hw_platform_0/download.bit"
14:04:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8B1FAA" && level==0} -index 0' command is executed.
14:04:08 INFO  : FPGA configured successfully with bitstream "C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete_hw_platform_0/download.bit"
14:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8B1FAA" && level==0} -index 0' command is executed.
14:05:26 INFO  : FPGA configured successfully with bitstream "C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete_hw_platform_0/download.bit"
14:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8B1FAA" && level==0} -index 0' command is executed.
14:10:26 INFO  : FPGA configured successfully with bitstream "C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete_hw_platform_0/download.bit"
14:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8B1FAA" && level==0} -index 0' command is executed.
14:12:11 INFO  : FPGA configured successfully with bitstream "C:/Users/domin/OneDrive/Homework/ECE_4305_Software/FinalProject/mcs_top_complete_hw_platform_0/download.bit"
