//
// File created by:  irun
// Do not modify this file
//
+prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0
+incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim
+define+SYN+prog0
+access+r
-SDF_FILE
/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf
-ACCESS
+r
-MESSAGES
-XLMODE
./INCA_libs/irun.lnx86.15.20.nc
-RUNMODE
-CDSLIB
./INCA_libs/irun.lnx86.15.20.nc/cds.lib
-HDLVAR
./INCA_libs/irun.lnx86.15.20.nc/hdl.var
-WORK
worklib
-HASXLMODE
