
Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1703 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M9
Warning: 923 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 933 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 460 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 466 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 229 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 232 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 113 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 76 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 55 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   67  Alloctr   66  Proc    0 
[End of Read DB] Total (MB): Used   72  Alloctr   72  Proc 1703 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,149.68,148.08)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   72  Alloctr   72  Proc 1703 
Net statistics:
Total number of nets     = 670
Number of nets to route  = 667
Number of single or zero port nets = 2
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   73  Proc 1703 
Average gCell capacity  4.48	 on layer (1)	 M1
Average gCell capacity  7.41	 on layer (2)	 M2
Average gCell capacity  4.25	 on layer (3)	 M3
Average gCell capacity  4.17	 on layer (4)	 M4
Average gCell capacity  2.13	 on layer (5)	 M5
Average gCell capacity  2.10	 on layer (6)	 M6
Average gCell capacity  2.12	 on layer (7)	 M7
Average gCell capacity  1.02	 on layer (8)	 M8
Average gCell capacity  0.72	 on layer (9)	 M9
Average number of tracks per gCell 9.10	 on layer (1)	 M1
Average number of tracks per gCell 9.02	 on layer (2)	 M2
Average number of tracks per gCell 4.57	 on layer (3)	 M3
Average number of tracks per gCell 4.52	 on layer (4)	 M4
Average number of tracks per gCell 2.29	 on layer (5)	 M5
Average number of tracks per gCell 2.29	 on layer (6)	 M6
Average number of tracks per gCell 2.29	 on layer (7)	 M7
Average number of tracks per gCell 1.52	 on layer (8)	 M8
Average number of tracks per gCell 1.16	 on layer (9)	 M9
Number of gCells = 23868
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   72  Alloctr   73  Proc 1703 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   72  Alloctr   73  Proc 1703 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   72  Alloctr   73  Proc 1703 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 
Initial. Routing result:
Initial. Both Dirs: Overflow =    71 Max = 3 GRCs =   148 (2.79%)
Initial. H routing: Overflow =    33 Max = 2 (GRCs = 16) GRCs =    98 (3.70%)
Initial. V routing: Overflow =    38 Max = 3 (GRCs =  3) GRCs =    50 (1.89%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    38 Max = 3 (GRCs =  3) GRCs =    50 (1.89%)
Initial. M3         Overflow =    32 Max = 2 (GRCs = 16) GRCs =    97 (3.66%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 17990.39
Initial. Layer M1 wire length = 2.25
Initial. Layer M2 wire length = 7013.65
Initial. Layer M3 wire length = 7905.18
Initial. Layer M4 wire length = 1533.21
Initial. Layer M5 wire length = 1508.38
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 27.71
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 4915
Initial. Via VIA12C count = 2345
Initial. Via VIA23C count = 2214
Initial. Via VIA34C count = 245
Initial. Via VIA45C count = 104
Initial. Via VIA56C count = 3
Initial. Via VIA67C count = 3
Initial. Via VIA78C count = 1
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 
phase1. Routing result:
phase1. Both Dirs: Overflow =    36 Max = 3 GRCs =    59 (1.11%)
phase1. H routing: Overflow =     2 Max = 2 (GRCs =  2) GRCs =    17 (0.64%)
phase1. V routing: Overflow =    34 Max = 3 (GRCs =  2) GRCs =    42 (1.58%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    34 Max = 3 (GRCs =  2) GRCs =    42 (1.58%)
phase1. M3         Overflow =     2 Max = 2 (GRCs =  2) GRCs =    17 (0.64%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 18195.67
phase1. Layer M1 wire length = 2.25
phase1. Layer M2 wire length = 7085.62
phase1. Layer M3 wire length = 7651.12
phase1. Layer M4 wire length = 1676.16
phase1. Layer M5 wire length = 1704.39
phase1. Layer M6 wire length = 5.95
phase1. Layer M7 wire length = 70.18
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 5010
phase1. Via VIA12C count = 2346
phase1. Via VIA23C count = 2199
phase1. Via VIA34C count = 303
phase1. Via VIA45C count = 147
phase1. Via VIA56C count = 7
phase1. Via VIA67C count = 7
phase1. Via VIA78C count = 1
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 
phase2. Routing result:
phase2. Both Dirs: Overflow =    32 Max = 3 GRCs =    32 (0.60%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase2. V routing: Overflow =    30 Max = 3 (GRCs =  2) GRCs =    30 (1.13%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    30 Max = 3 (GRCs =  2) GRCs =    30 (1.13%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 18198.29
phase2. Layer M1 wire length = 2.25
phase2. Layer M2 wire length = 7079.78
phase2. Layer M3 wire length = 7653.73
phase2. Layer M4 wire length = 1682.01
phase2. Layer M5 wire length = 1704.39
phase2. Layer M6 wire length = 5.95
phase2. Layer M7 wire length = 70.18
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 5013
phase2. Via VIA12C count = 2346
phase2. Via VIA23C count = 2200
phase2. Via VIA34C count = 305
phase2. Via VIA45C count = 147
phase2. Via VIA56C count = 7
phase2. Via VIA67C count = 7
phase2. Via VIA78C count = 1
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 
phase3. Routing result:
phase3. Both Dirs: Overflow =    32 Max = 3 GRCs =    32 (0.60%)
phase3. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase3. V routing: Overflow =    30 Max = 3 (GRCs =  2) GRCs =    30 (1.13%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    30 Max = 3 (GRCs =  2) GRCs =    30 (1.13%)
phase3. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 18198.29
phase3. Layer M1 wire length = 2.25
phase3. Layer M2 wire length = 7079.78
phase3. Layer M3 wire length = 7653.73
phase3. Layer M4 wire length = 1682.01
phase3. Layer M5 wire length = 1704.39
phase3. Layer M6 wire length = 5.95
phase3. Layer M7 wire length = 70.18
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 5013
phase3. Via VIA12C count = 2346
phase3. Via VIA23C count = 2200
phase3. Via VIA34C count = 305
phase3. Via VIA45C count = 147
phase3. Via VIA56C count = 7
phase3. Via VIA67C count = 7
phase3. Via VIA78C count = 1
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 13.00 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 12.27 %
Peak    horizontal track utilization = 87.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   73  Proc 1703 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   67  Alloctr   67  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   73  Proc 1703 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1703 

****************************************
Report : congestion
Design : i2c_master_top
Version: O-2018.06-SP1
Date   : Mon May 20 01:00:04 2024
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |      41 |     3 |      32  ( 0.60%) |       2
H routing |       2 |     1 |       2  ( 0.08%) |       2
V routing |      39 |     3 |      30  ( 1.13%) |       2

1
