// File: exer1207w.pepcpu
// Computer Systems, Fourth Edition
// Exercise 12.7(w)
// MOVFLGA
// RTL: A<0..11> <- 0, A<12..15> <- NZVC
// Shortest known implementation: 2 cycles

UnitPre: IR=0x030000, A=0xFFF0, N=1, Z=0, V=1, C=0
UnitPost: A=0x000A

1. CMux=0, C=1; LoadCk
2. A=22, AMux=1, ALU=0, CMux=1, C=0; LoadCk
