

================================================================
== Vitis HLS Report for 'Block_entry_gmem_rd_proc'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_convolution_1_1_fu_62  |convolution_1_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pooling_1_1_fu_76      |pooling_1_1      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pooling_2_1_fu_87      |pooling_2_1      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pooling_1_2_fu_98      |pooling_1_2      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   22|    3614|   4969|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    382|    -|
|Register         |        -|    -|     141|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|    3755|   5353|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------+---------+----+------+------+-----+
    |          Instance         |      Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------+---------+----+------+------+-----+
    |grp_convolution_1_1_fu_62  |convolution_1_1  |        0|   4|  1357|  1859|    0|
    |grp_pooling_1_1_fu_76      |pooling_1_1      |        0|   6|   752|  1046|    0|
    |grp_pooling_1_2_fu_98      |pooling_1_2      |        0|   6|   753|  1018|    0|
    |grp_pooling_2_1_fu_87      |pooling_2_1      |        0|   6|   752|  1046|    0|
    +---------------------------+-----------------+---------+----+------+------+-----+
    |Total                      |                 |        0|  22|  3614|  4969|    0|
    +---------------------------+-----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  48|          9|    1|          9|
    |ap_done                |   9|          2|    1|          2|
    |m_axi_gmem_0_ARADDR    |  25|          5|   64|        320|
    |m_axi_gmem_0_ARBURST   |  25|          5|    2|         10|
    |m_axi_gmem_0_ARCACHE   |  25|          5|    4|         20|
    |m_axi_gmem_0_ARID      |  25|          5|    1|          5|
    |m_axi_gmem_0_ARLEN     |  25|          5|   32|        160|
    |m_axi_gmem_0_ARLOCK    |  25|          5|    2|         10|
    |m_axi_gmem_0_ARPROT    |  25|          5|    3|         15|
    |m_axi_gmem_0_ARQOS     |  25|          5|    4|         20|
    |m_axi_gmem_0_ARREGION  |  25|          5|    4|         20|
    |m_axi_gmem_0_ARSIZE    |  25|          5|    3|         15|
    |m_axi_gmem_0_ARUSER    |  25|          5|    1|          5|
    |m_axi_gmem_0_ARVALID   |  25|          5|    1|          5|
    |m_axi_gmem_0_RREADY    |  25|          5|    1|          5|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 382|         76|  124|        621|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   8|   0|    8|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |grp_convolution_1_1_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |grp_pooling_1_1_fu_76_ap_start_reg      |   1|   0|    1|          0|
    |grp_pooling_1_2_fu_98_ap_start_reg      |   1|   0|    1|          0|
    |grp_pooling_2_1_fu_87_ap_start_reg      |   1|   0|    1|          0|
    |img_height_read_reg_117                 |  32|   0|   32|          0|
    |img_width_read_reg_109                  |  32|   0|   32|          0|
    |input_r_read_reg_125                    |  64|   0|   64|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 141|   0|  141|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Block_entry_gmem_rd_proc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Block_entry_gmem_rd_proc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Block_entry_gmem_rd_proc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Block_entry_gmem_rd_proc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  Block_entry_gmem_rd_proc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Block_entry_gmem_rd_proc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Block_entry_gmem_rd_proc|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|    8|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|    8|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   11|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|input_r                |   in|   64|     ap_none|                   input_r|        scalar|
|conv_result_address0   |  out|   22|   ap_memory|               conv_result|         array|
|conv_result_ce0        |  out|    1|   ap_memory|               conv_result|         array|
|conv_result_we0        |  out|    1|   ap_memory|               conv_result|         array|
|conv_result_d0         |  out|    8|   ap_memory|               conv_result|         array|
|img_height             |   in|   32|     ap_none|                img_height|        scalar|
|img_width              |   in|   32|     ap_none|                 img_width|        scalar|
|max_result_address0    |  out|   20|   ap_memory|                max_result|         array|
|max_result_ce0         |  out|    1|   ap_memory|                max_result|         array|
|max_result_we0         |  out|    1|   ap_memory|                max_result|         array|
|max_result_d0          |  out|    8|   ap_memory|                max_result|         array|
|min_result_address0    |  out|   20|   ap_memory|                min_result|         array|
|min_result_ce0         |  out|    1|   ap_memory|                min_result|         array|
|min_result_we0         |  out|    1|   ap_memory|                min_result|         array|
|min_result_d0          |  out|    8|   ap_memory|                min_result|         array|
|avg_result_address0    |  out|   20|   ap_memory|                avg_result|         array|
|avg_result_ce0         |  out|    1|   ap_memory|                avg_result|         array|
|avg_result_we0         |  out|    1|   ap_memory|                avg_result|         array|
|avg_result_d0          |  out|    8|   ap_memory|                avg_result|         array|
+-----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width" [HLSEindoefening/hls_process_images.c:76]   --->   Operation 9 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_height" [HLSEindoefening/hls_process_images.c:76]   --->   Operation 10 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [HLSEindoefening/hls_process_images.c:76]   --->   Operation 11 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.55ns)   --->   "%call_ln76 = call void @convolution.1.1, i8 %gmem, i64 %input_r_read, i8 %conv_result, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:76]   --->   Operation 12 'call' 'call_ln76' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 13 [1/2] (2.55ns)   --->   "%call_ln76 = call void @convolution.1.1, i8 %gmem, i64 %input_r_read, i8 %conv_result, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:76]   --->   Operation 13 'call' 'call_ln76' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 7.56>
ST_3 : Operation 14 [2/2] (7.56ns)   --->   "%call_ln79 = call void @pooling.1.1, i8 %gmem, i64 %input_r_read, i8 %max_result, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:79]   --->   Operation 14 'call' 'call_ln79' <Predicate = true> <Delay = 7.56> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln79 = call void @pooling.1.1, i8 %gmem, i64 %input_r_read, i8 %max_result, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:79]   --->   Operation 15 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.56>
ST_5 : Operation 16 [2/2] (7.56ns)   --->   "%call_ln80 = call void @pooling.2.1, i8 %gmem, i64 %input_r_read, i8 %min_result, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:80]   --->   Operation 16 'call' 'call_ln80' <Predicate = true> <Delay = 7.56> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln80 = call void @pooling.2.1, i8 %gmem, i64 %input_r_read, i8 %min_result, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:80]   --->   Operation 17 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.56>
ST_7 : Operation 18 [2/2] (7.56ns)   --->   "%call_ln81 = call void @pooling.1.2, i8 %gmem, i64 %input_r_read, i8 %avg_result, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:81]   --->   Operation 18 'call' 'call_ln81' <Predicate = true> <Delay = 7.56> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln81 = call void @pooling.1.2, i8 %gmem, i64 %input_r_read, i8 %avg_result, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:81]   --->   Operation 20 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ min_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ avg_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_width_read    (read         ) [ 001111111]
img_height_read   (read         ) [ 001111111]
input_r_read      (read         ) [ 001111111]
call_ln76         (call         ) [ 000000000]
call_ln79         (call         ) [ 000000000]
call_ln80         (call         ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
call_ln81         (call         ) [ 000000000]
ret_ln0           (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_result">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_result">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="min_result">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="avg_result">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.1.1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling.1.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling.2.1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling.1.2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="img_width_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="img_height_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="input_r_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_convolution_1_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="64" slack="0"/>
<pin id="66" dir="0" index="3" bw="8" slack="0"/>
<pin id="67" dir="0" index="4" bw="32" slack="0"/>
<pin id="68" dir="0" index="5" bw="32" slack="0"/>
<pin id="69" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_pooling_1_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="2"/>
<pin id="80" dir="0" index="3" bw="8" slack="0"/>
<pin id="81" dir="0" index="4" bw="32" slack="2"/>
<pin id="82" dir="0" index="5" bw="32" slack="2"/>
<pin id="83" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_pooling_2_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="64" slack="4"/>
<pin id="91" dir="0" index="3" bw="8" slack="0"/>
<pin id="92" dir="0" index="4" bw="32" slack="4"/>
<pin id="93" dir="0" index="5" bw="32" slack="4"/>
<pin id="94" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_pooling_1_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="6"/>
<pin id="102" dir="0" index="3" bw="8" slack="0"/>
<pin id="103" dir="0" index="4" bw="32" slack="6"/>
<pin id="104" dir="0" index="5" bw="32" slack="6"/>
<pin id="105" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/7 "/>
</bind>
</comp>

<comp id="109" class="1005" name="img_width_read_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="117" class="1005" name="img_height_read_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="125" class="1005" name="input_r_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="56" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="74"><net_src comp="50" pin="2"/><net_sink comp="62" pin=4"/></net>

<net id="75"><net_src comp="44" pin="2"/><net_sink comp="62" pin=5"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="44" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="62" pin=5"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="76" pin=5"/></net>

<net id="115"><net_src comp="109" pin="1"/><net_sink comp="87" pin=5"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="120"><net_src comp="50" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="98" pin=4"/></net>

<net id="128"><net_src comp="56" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="131"><net_src comp="125" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: conv_result | {1 2 }
	Port: max_result | {3 4 }
	Port: min_result | {5 6 }
	Port: avg_result | {7 8 }
 - Input state : 
	Port: Block_entry_gmem_rd_proc : gmem | {1 2 3 4 5 6 7 8 }
	Port: Block_entry_gmem_rd_proc : input_r | {1 }
	Port: Block_entry_gmem_rd_proc : img_height | {1 }
	Port: Block_entry_gmem_rd_proc : img_width | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |  grp_convolution_1_1_fu_62 |    4    |  1.588  |   1162  |   1401  |
|   call   |    grp_pooling_1_1_fu_76   |    6    |    0    |   688   |   897   |
|          |    grp_pooling_2_1_fu_87   |    6    |    0    |   688   |   897   |
|          |    grp_pooling_1_2_fu_98   |    6    |    0    |   689   |   872   |
|----------|----------------------------|---------|---------|---------|---------|
|          |  img_width_read_read_fu_44 |    0    |    0    |    0    |    0    |
|   read   | img_height_read_read_fu_50 |    0    |    0    |    0    |    0    |
|          |   input_r_read_read_fu_56  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    22   |  1.588  |   3227  |   4067  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|img_height_read_reg_117|   32   |
| img_width_read_reg_109|   32   |
|  input_r_read_reg_125 |   64   |
+-----------------------+--------+
|         Total         |   128  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------||---------|
| grp_convolution_1_1_fu_62 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_convolution_1_1_fu_62 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
| grp_convolution_1_1_fu_62 |  p5  |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------|------|------|------|--------||---------||---------||---------|
|           Total           |      |      |      |   256  ||  4.764  ||    0    ||    27   |
|---------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    1   |  3227  |  4067  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |    6   |  3355  |  4094  |
+-----------+--------+--------+--------+--------+
