Classic Timing Analyzer report for Q3
Tue Dec 06 23:36:08 2022
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.658 ns   ; A[2] ; S[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 10.658 ns       ; A[2] ; S[3] ;
; N/A   ; None              ; 10.637 ns       ; A[2] ; S[2] ;
; N/A   ; None              ; 10.552 ns       ; A[2] ; Co   ;
; N/A   ; None              ; 10.516 ns       ; B[0] ; S[3] ;
; N/A   ; None              ; 10.504 ns       ; Ci   ; S[3] ;
; N/A   ; None              ; 10.495 ns       ; B[0] ; S[2] ;
; N/A   ; None              ; 10.483 ns       ; Ci   ; S[2] ;
; N/A   ; None              ; 10.410 ns       ; B[0] ; Co   ;
; N/A   ; None              ; 10.398 ns       ; Ci   ; Co   ;
; N/A   ; None              ; 10.366 ns       ; A[2] ; S[1] ;
; N/A   ; None              ; 10.293 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 10.272 ns       ; B[1] ; S[2] ;
; N/A   ; None              ; 10.224 ns       ; B[0] ; S[1] ;
; N/A   ; None              ; 10.212 ns       ; Ci   ; S[1] ;
; N/A   ; None              ; 10.187 ns       ; B[1] ; Co   ;
; N/A   ; None              ; 10.178 ns       ; B[2] ; S[3] ;
; N/A   ; None              ; 10.157 ns       ; A[2] ; S[4] ;
; N/A   ; None              ; 10.157 ns       ; B[2] ; S[2] ;
; N/A   ; None              ; 10.104 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 10.083 ns       ; A[0] ; S[2] ;
; N/A   ; None              ; 10.072 ns       ; B[2] ; Co   ;
; N/A   ; None              ; 10.015 ns       ; B[0] ; S[4] ;
; N/A   ; None              ; 10.003 ns       ; Ci   ; S[4] ;
; N/A   ; None              ; 10.001 ns       ; B[1] ; S[1] ;
; N/A   ; None              ; 9.998 ns        ; A[0] ; Co   ;
; N/A   ; None              ; 9.948 ns        ; A[3] ; S[3] ;
; N/A   ; None              ; 9.931 ns        ; A[3] ; S[2] ;
; N/A   ; None              ; 9.929 ns        ; A[1] ; S[3] ;
; N/A   ; None              ; 9.908 ns        ; A[1] ; S[2] ;
; N/A   ; None              ; 9.886 ns        ; B[2] ; S[1] ;
; N/A   ; None              ; 9.846 ns        ; A[3] ; Co   ;
; N/A   ; None              ; 9.823 ns        ; A[1] ; Co   ;
; N/A   ; None              ; 9.812 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 9.790 ns        ; B[1] ; S[4] ;
; N/A   ; None              ; 9.677 ns        ; B[2] ; S[4] ;
; N/A   ; None              ; 9.660 ns        ; A[3] ; S[1] ;
; N/A   ; None              ; 9.637 ns        ; A[1] ; S[1] ;
; N/A   ; None              ; 9.603 ns        ; A[0] ; S[4] ;
; N/A   ; None              ; 9.490 ns        ; A[3] ; S[4] ;
; N/A   ; None              ; 9.426 ns        ; A[1] ; S[4] ;
; N/A   ; None              ; 9.113 ns        ; B[0] ; S[0] ;
; N/A   ; None              ; 9.101 ns        ; Ci   ; S[0] ;
; N/A   ; None              ; 8.920 ns        ; B[3] ; S[3] ;
; N/A   ; None              ; 8.898 ns        ; B[3] ; S[2] ;
; N/A   ; None              ; 8.813 ns        ; B[3] ; Co   ;
; N/A   ; None              ; 8.702 ns        ; A[0] ; S[0] ;
; N/A   ; None              ; 8.627 ns        ; B[3] ; S[1] ;
; N/A   ; None              ; 8.421 ns        ; B[3] ; S[4] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 06 23:36:08 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q3 -c Q3 --timing_analysis_only
Info: Longest tpd from source pin "A[2]" to destination pin "S[3]" is 10.658 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'A[2]'
    Info: 2: + IC(4.890 ns) + CELL(0.366 ns) = 6.113 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 4; COMB Node = 'adder_4bit:adder1|FullAdder:gen_loop[2].FA|Sum'
    Info: 3: + IC(0.268 ns) + CELL(0.346 ns) = 6.727 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'adder_4bit:adder2|FullAdder:gen_loop[3].FA|Sum'
    Info: 4: + IC(1.933 ns) + CELL(1.998 ns) = 10.658 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'S[3]'
    Info: Total cell delay = 3.567 ns ( 33.47 % )
    Info: Total interconnect delay = 7.091 ns ( 66.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Tue Dec 06 23:36:08 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


