git clone --depth 1 --no-tags https://github.com/SoorajKumar35/Apple-2-Plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188804192
git clone --depth 1 --no-tags https://github.com/gokulvgopal/Prime-Prediction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185292181
git clone --depth 1 --no-tags https://github.com/d347h4ck/ABC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186090342
git clone --depth 1 --no-tags https://github.com/khans218/ECE241-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186549870
git clone --depth 1 --no-tags https://github.com/PiotrMekal/divider_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186581120
git clone --depth 1 --no-tags https://github.com/Manoj-97/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186678735
git clone --depth 1 --no-tags https://github.com/williamtbui/xd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187316790
git clone --depth 1 --no-tags https://github.com/JeckSmit/i8058.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186409312
git clone --depth 1 --no-tags https://github.com/JeckSmit/MOS6502-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186409916
git clone --depth 1 --no-tags https://github.com/gowrijsuria/verilog_EHD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185607920
git clone --depth 1 --no-tags https://github.com/pranjaliparse/Verilog-Codes---Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185773947
git clone --depth 1 --no-tags https://github.com/jeydudee/SoC-Chip-Specification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185790751
git clone --depth 1 --no-tags https://github.com/Fishonground/ElCircuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188202742
git clone --depth 1 --no-tags https://github.com/lucashca/FPGA_GENIUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187489934
git clone --depth 1 --no-tags https://github.com/helix-osu-firmware/dnpcie_aurora_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187675462
git clone --depth 1 --no-tags https://github.com/Akbar30Bill/CA_CA4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187647335
git clone --depth 1 --no-tags https://github.com/JorisPellereau/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185372843
git clone --depth 1 --no-tags https://github.com/PiotrMekal/rs_232_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186582929
git clone --depth 1 --no-tags https://github.com/akkakak/32Bit_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186179296
git clone --depth 1 --no-tags https://github.com/EthanLiao/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186198947
git clone --depth 1 --no-tags https://github.com/pvargasj/Proyecto1Digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186486707
git clone --depth 1 --no-tags https://github.com/ryuurioncode/avalon-like-bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186878241
git clone --depth 1 --no-tags https://github.com/lsmanoel/vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187423782
git clone --depth 1 --no-tags https://github.com/haoheliu/courseProject_ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187339479
git clone --depth 1 --no-tags https://github.com/RichDeFano/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187539957
git clone --depth 1 --no-tags https://github.com/aayushg97/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188517059
git clone --depth 1 --no-tags https://github.com/niudai/COD-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188177478
git clone --depth 1 --no-tags https://github.com/syednayl/R-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187394607
git clone --depth 1 --no-tags https://github.com/shakur48/Arcade-Game-Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189676690
git clone --depth 1 --no-tags https://github.com/koooko/vhdl_pid_robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189851468
git clone --depth 1 --no-tags https://github.com/rjlv2/DE0-transmission-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188712917
git clone --depth 1 --no-tags https://github.com/borisgarcia/Proyecto_Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188924944
git clone --depth 1 --no-tags https://github.com/JihadElhofy/AES_SMALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190209070
git clone --depth 1 --no-tags https://github.com/ayan7926/RC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190900949
git clone --depth 1 --no-tags https://github.com/tai/hdl-samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190982343
git clone --depth 1 --no-tags https://github.com/MannarAmuthan/32-Bit-Arithmetic-Logic-Unit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190990066
git clone --depth 1 --no-tags https://github.com/abpwrs/ece-3350-sp19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185662042
git clone --depth 1 --no-tags https://github.com/amazingabc/user-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185802391
git clone --depth 1 --no-tags https://github.com/vitorquezada/pj-sist-embarcados-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185485680
git clone --depth 1 --no-tags https://github.com/ayush12d/check_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185647768
git clone --depth 1 --no-tags https://github.com/fundou1081/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186804799
git clone --depth 1 --no-tags https://github.com/plunify/InTime-Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186776878
git clone --depth 1 --no-tags https://github.com/kitman98/RPN-Calculator-ELEN30010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186981705
git clone --depth 1 --no-tags https://github.com/harris-mohamed/Project-LD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187094460
git clone --depth 1 --no-tags https://github.com/frentester/Hello-World.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187985273
git clone --depth 1 --no-tags https://github.com/mohsenfayyaz/MIPS_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188231048
git clone --depth 1 --no-tags https://github.com/Diyarmo/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188045184
git clone --depth 1 --no-tags https://github.com/tyc105u/2018_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187821090
git clone --depth 1 --no-tags https://github.com/nganinho/uart_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188012245
git clone --depth 1 --no-tags https://github.com/abrutech/system-bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189593190
git clone --depth 1 --no-tags https://github.com/xinghuaman/xc2c256-cpld-cape-for-the-beaglebone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189290645
git clone --depth 1 --no-tags https://github.com/NEWxGAME/PSESI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188816917
git clone --depth 1 --no-tags https://github.com/wkohlenberg/FFNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190920696
git clone --depth 1 --no-tags https://github.com/yjbong/hdl_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188126304
git clone --depth 1 --no-tags https://github.com/LuisDev99/prueba2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188326509
git clone --depth 1 --no-tags https://github.com/7smd7/MIPS-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188505121
git clone --depth 1 --no-tags https://github.com/cesar21456/ESTEFANO-HUIRTELE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188633768
git clone --depth 1 --no-tags https://github.com/ferdiakdogan/pinball-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191067028
git clone --depth 1 --no-tags https://github.com/sykwer/sound_poyo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188645214
git clone --depth 1 --no-tags https://github.com/pawel-antoniuk/mors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188747747
git clone --depth 1 --no-tags https://github.com/ylwang68/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188008116
git clone --depth 1 --no-tags https://github.com/XuezhiTeng/UVM_Based_Verif_of_XGMACCORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188135751
git clone --depth 1 --no-tags https://github.com/JeckSmit/i8031.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186408356
git clone --depth 1 --no-tags https://github.com/GAYATHRI101/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185641130
git clone --depth 1 --no-tags https://github.com/jrs322/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185884641
git clone --depth 1 --no-tags https://github.com/youssefwally/passant.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186690248
git clone --depth 1 --no-tags https://github.com/MarziehAhmadiNa/Compute-architecture-lab-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188253125
git clone --depth 1 --no-tags https://github.com/gurwindersinghchahan/CSC137---CSUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188374758
git clone --depth 1 --no-tags https://github.com/HaoguangYang/DynamiCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190680822
git clone --depth 1 --no-tags https://github.com/Hilx/regalign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190738732
git clone --depth 1 --no-tags https://github.com/satake0916/le3-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190976965
git clone --depth 1 --no-tags https://github.com/veenanitk/Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189570646
git clone --depth 1 --no-tags https://github.com/Cesartarantula/Digitales2I2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189268108
git clone --depth 1 --no-tags https://github.com/zhanghang0194/zh-personal-show.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189970465
git clone --depth 1 --no-tags https://github.com/sparkersdigital/AES_FAST_RATE_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188711235
git clone --depth 1 --no-tags https://github.com/kolbik/xc2v1000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188684383
git clone --depth 1 --no-tags https://github.com/chasedjones88/Advanced-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186040744
git clone --depth 1 --no-tags https://github.com/mhadih/computerArchitectureCA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186227431
git clone --depth 1 --no-tags https://github.com/AdarshKC/Swithcing_Theory_CS226.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187158940
git clone --depth 1 --no-tags https://github.com/oparace/SingleCycle-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187081853
git clone --depth 1 --no-tags https://github.com/jph83405/FPGAStuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185499293
git clone --depth 1 --no-tags https://github.com/KrishnaSolo/MarathonGameTrainer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187297937
git clone --depth 1 --no-tags https://github.com/ucsd-cse-140l-ltsaur/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187405820
git clone --depth 1 --no-tags https://github.com/greenburg/USBtoMIPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188164564
git clone --depth 1 --no-tags https://github.com/zsylov/iic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187728894
git clone --depth 1 --no-tags https://github.com/lbytony/MIPS32-MultiCycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188449612
git clone --depth 1 --no-tags https://github.com/sroy729/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189767145
git clone --depth 1 --no-tags https://github.com/hungx92/UART-SoC-chipspec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191256939
git clone --depth 1 --no-tags https://github.com/lucassgomes/TP2OCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190210255
git clone --depth 1 --no-tags https://github.com/dl1211/duanlei.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190158525
git clone --depth 1 --no-tags https://github.com/chozhankothandan/Displaying-the-contents-of-Data-and-Instruction-memory-on-Xilinx-FPGA-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190617356
git clone --depth 1 --no-tags https://github.com/tasnime0/sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188703376
git clone --depth 1 --no-tags https://github.com/surya2191997/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188775284
git clone --depth 1 --no-tags https://github.com/hanjjm/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186433670
git clone --depth 1 --no-tags https://github.com/MitchellEK/LEGv8-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185887308
git clone --depth 1 --no-tags https://github.com/RainMoon00/CSCB58-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185975665
git clone --depth 1 --no-tags https://github.com/nobotro/my-created-fpga-verilog-samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188729502
