Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 08 23:59:13 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_control_sets_placed.rpt
| Design       : VGA
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+--------------------+------------------+----------------+
|      Clock Signal      | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------+---------------+--------------------+------------------+----------------+
|  divider/inst/clk_out1 |               | hsync_i_1_n_0      |                1 |              1 |
|  divider/inst/clk_out1 |               | vsync_i_1_n_0      |                1 |              1 |
|  divider/inst/clk_out1 |               |                    |                3 |              5 |
|  divider/inst/clk_out1 |               | hcount__0          |                6 |             11 |
|  divider/inst/clk_out1 | hcount__0     | vcount[10]_i_1_n_0 |                4 |             11 |
+------------------------+---------------+--------------------+------------------+----------------+


