// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "juliaset")
  (DATE "03/24/2015 18:05:36")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 11.0 Build 157 04/27/2011 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1485:1485:1485) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1485:1485:1485) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3200:3200:3200))
        (PORT clk (2477:2477:2477) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4752:4752:4752))
        (PORT d[1] (2704:2704:2704) (2831:2831:2831))
        (PORT d[2] (4716:4716:4716) (4831:4831:4831))
        (PORT d[3] (3171:3171:3171) (3370:3370:3370))
        (PORT d[4] (3658:3658:3658) (3655:3655:3655))
        (PORT d[5] (3949:3949:3949) (4062:4062:4062))
        (PORT d[6] (3567:3567:3567) (3719:3719:3719))
        (PORT d[7] (4266:4266:4266) (4420:4420:4420))
        (PORT d[8] (3804:3804:3804) (3910:3910:3910))
        (PORT d[9] (3275:3275:3275) (3285:3285:3285))
        (PORT d[10] (4393:4393:4393) (4387:4387:4387))
        (PORT d[11] (2989:2989:2989) (3150:3150:3150))
        (PORT d[12] (5373:5373:5373) (5517:5517:5517))
        (PORT clk (2473:2473:2473) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3542:3542:3542))
        (PORT clk (2473:2473:2473) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2496:2496:2496))
        (PORT d[0] (4623:4623:4623) (4471:4471:4471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2961:2961:2961))
        (PORT clk (2436:2436:2436) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2769:2769:2769))
        (PORT d[1] (2767:2767:2767) (2783:2783:2783))
        (PORT d[2] (2414:2414:2414) (2477:2477:2477))
        (PORT d[3] (2726:2726:2726) (2733:2733:2733))
        (PORT d[4] (2679:2679:2679) (2677:2677:2677))
        (PORT d[5] (2701:2701:2701) (2704:2704:2704))
        (PORT d[6] (2576:2576:2576) (2576:2576:2576))
        (PORT d[7] (2824:2824:2824) (2847:2847:2847))
        (PORT d[8] (2704:2704:2704) (2718:2718:2718))
        (PORT d[9] (3995:3995:3995) (3987:3987:3987))
        (PORT d[10] (2447:2447:2447) (2539:2539:2539))
        (PORT d[11] (3123:3123:3123) (3118:3118:3118))
        (PORT d[12] (3117:3117:3117) (3115:3115:3115))
        (PORT clk (2431:2431:2431) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (2961:2961:2961))
        (PORT clk (2431:2431:2431) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2418:2418:2418))
        (PORT d[0] (4780:4780:4780) (4832:4832:4832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3891:3891:3891))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4432:4432:4432))
        (PORT d[1] (3383:3383:3383) (3489:3489:3489))
        (PORT d[2] (4661:4661:4661) (4901:4901:4901))
        (PORT d[3] (3059:3059:3059) (3204:3204:3204))
        (PORT d[4] (2873:2873:2873) (2913:2913:2913))
        (PORT d[5] (3082:3082:3082) (2989:2989:2989))
        (PORT d[6] (2878:2878:2878) (2959:2959:2959))
        (PORT d[7] (3519:3519:3519) (3633:3633:3633))
        (PORT d[8] (4332:4332:4332) (4600:4600:4600))
        (PORT d[9] (2057:2057:2057) (2180:2180:2180))
        (PORT d[10] (1952:1952:1952) (2058:2058:2058))
        (PORT d[11] (3249:3249:3249) (3344:3344:3344))
        (PORT d[12] (3999:3999:3999) (4121:4121:4121))
        (PORT clk (2535:2535:2535) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (2855:2855:2855))
        (PORT clk (2535:2535:2535) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (PORT d[0] (4381:4381:4381) (4157:4157:4157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3556:3556:3556))
        (PORT clk (2498:2498:2498) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2451:2451:2451))
        (PORT d[1] (2680:2680:2680) (2730:2730:2730))
        (PORT d[2] (3740:3740:3740) (3932:3932:3932))
        (PORT d[3] (3055:3055:3055) (3042:3042:3042))
        (PORT d[4] (2525:2525:2525) (2652:2652:2652))
        (PORT d[5] (2327:2327:2327) (2466:2466:2466))
        (PORT d[6] (2566:2566:2566) (2613:2613:2613))
        (PORT d[7] (2985:2985:2985) (3011:3011:3011))
        (PORT d[8] (2191:2191:2191) (2251:2251:2251))
        (PORT d[9] (2996:2996:2996) (2998:2998:2998))
        (PORT d[10] (2286:2286:2286) (2341:2341:2341))
        (PORT d[11] (3326:3326:3326) (3223:3223:3223))
        (PORT d[12] (2585:2585:2585) (2628:2628:2628))
        (PORT clk (2493:2493:2493) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (1877:1877:1877))
        (PORT clk (2493:2493:2493) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (PORT d[0] (2398:2398:2398) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4321:4321:4321))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4721:4721:4721) (4921:4921:4921))
        (PORT d[1] (3346:3346:3346) (3496:3496:3496))
        (PORT d[2] (5093:5093:5093) (5383:5383:5383))
        (PORT d[3] (2288:2288:2288) (2438:2438:2438))
        (PORT d[4] (4370:4370:4370) (4166:4166:4166))
        (PORT d[5] (4218:4218:4218) (4096:4096:4096))
        (PORT d[6] (2664:2664:2664) (2795:2795:2795))
        (PORT d[7] (3594:3594:3594) (3751:3751:3751))
        (PORT d[8] (4453:4453:4453) (4770:4770:4770))
        (PORT d[9] (3485:3485:3485) (3711:3711:3711))
        (PORT d[10] (4943:4943:4943) (4909:4909:4909))
        (PORT d[11] (3640:3640:3640) (3778:3778:3778))
        (PORT d[12] (3927:3927:3927) (4087:4087:4087))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4610:4610:4610) (4358:4358:4358))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (PORT d[0] (3145:3145:3145) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (3892:3892:3892))
        (PORT clk (2514:2514:2514) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3535:3535:3535))
        (PORT d[1] (3458:3458:3458) (3531:3531:3531))
        (PORT d[2] (4206:4206:4206) (4489:4489:4489))
        (PORT d[3] (4713:4713:4713) (4733:4733:4733))
        (PORT d[4] (3591:3591:3591) (3632:3632:3632))
        (PORT d[5] (2759:2759:2759) (2913:2913:2913))
        (PORT d[6] (2955:2955:2955) (3052:3052:3052))
        (PORT d[7] (3431:3431:3431) (3486:3486:3486))
        (PORT d[8] (2314:2314:2314) (2459:2459:2459))
        (PORT d[9] (3439:3439:3439) (3481:3481:3481))
        (PORT d[10] (2226:2226:2226) (2322:2322:2322))
        (PORT d[11] (4267:4267:4267) (4166:4166:4166))
        (PORT d[12] (2528:2528:2528) (2605:2605:2605))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3063:3063:3063))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (PORT d[0] (3335:3335:3335) (3295:3295:3295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2480:2480:2480))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3935:3935:3935))
        (PORT d[1] (3454:3454:3454) (3619:3619:3619))
        (PORT d[2] (4156:4156:4156) (4333:4333:4333))
        (PORT d[3] (3234:3234:3234) (3432:3432:3432))
        (PORT d[4] (3838:3838:3838) (3856:3856:3856))
        (PORT d[5] (3271:3271:3271) (3424:3424:3424))
        (PORT d[6] (4068:4068:4068) (4298:4298:4298))
        (PORT d[7] (4384:4384:4384) (4619:4619:4619))
        (PORT d[8] (2670:2670:2670) (2810:2810:2810))
        (PORT d[9] (4094:4094:4094) (4018:4018:4018))
        (PORT d[10] (3844:3844:3844) (3869:3869:3869))
        (PORT d[11] (3068:3068:3068) (3243:3243:3243))
        (PORT d[12] (4741:4741:4741) (4843:4843:4843))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (3882:3882:3882))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (PORT d[0] (4416:4416:4416) (4337:4337:4337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2970:2970:2970))
        (PORT clk (2520:2520:2520) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2904:2904:2904))
        (PORT d[1] (3186:3186:3186) (3287:3287:3287))
        (PORT d[2] (4605:4605:4605) (4886:4886:4886))
        (PORT d[3] (3508:3508:3508) (3516:3516:3516))
        (PORT d[4] (4149:4149:4149) (4094:4094:4094))
        (PORT d[5] (4455:4455:4455) (4378:4378:4378))
        (PORT d[6] (4201:4201:4201) (4433:4433:4433))
        (PORT d[7] (4762:4762:4762) (4979:4979:4979))
        (PORT d[8] (2430:2430:2430) (2604:2604:2604))
        (PORT d[9] (6233:6233:6233) (6293:6293:6293))
        (PORT d[10] (4177:4177:4177) (4285:4285:4285))
        (PORT d[11] (4615:4615:4615) (4730:4730:4730))
        (PORT d[12] (4486:4486:4486) (4485:4485:4485))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2071:2071:2071))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (PORT d[0] (3144:3144:3144) (3073:3073:3073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2587:2587:2587))
        (PORT clk (2507:2507:2507) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4396:4396:4396))
        (PORT d[1] (2716:2716:2716) (2847:2847:2847))
        (PORT d[2] (4436:4436:4436) (4559:4559:4559))
        (PORT d[3] (3091:3091:3091) (3258:3258:3258))
        (PORT d[4] (3003:3003:3003) (3013:3013:3013))
        (PORT d[5] (3621:3621:3621) (3742:3742:3742))
        (PORT d[6] (3361:3361:3361) (3523:3523:3523))
        (PORT d[7] (3613:3613:3613) (3778:3778:3778))
        (PORT d[8] (3456:3456:3456) (3569:3569:3569))
        (PORT d[9] (2893:2893:2893) (2905:2905:2905))
        (PORT d[10] (4038:4038:4038) (4038:4038:4038))
        (PORT d[11] (3047:3047:3047) (3215:3215:3215))
        (PORT d[12] (5047:5047:5047) (5196:5196:5196))
        (PORT clk (2503:2503:2503) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2665:2665:2665))
        (PORT clk (2503:2503:2503) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2527:2527:2527))
        (PORT d[0] (3365:3365:3365) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2602:2602:2602))
        (PORT clk (2466:2466:2466) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2458:2458:2458))
        (PORT d[1] (2397:2397:2397) (2427:2427:2427))
        (PORT d[2] (3147:3147:3147) (3204:3204:3204))
        (PORT d[3] (2353:2353:2353) (2377:2377:2377))
        (PORT d[4] (2266:2266:2266) (2270:2270:2270))
        (PORT d[5] (2291:2291:2291) (2301:2301:2301))
        (PORT d[6] (2229:2229:2229) (2243:2243:2243))
        (PORT d[7] (2819:2819:2819) (2835:2835:2835))
        (PORT d[8] (2412:2412:2412) (2439:2439:2439))
        (PORT d[9] (4780:4780:4780) (4765:4765:4765))
        (PORT d[10] (2617:2617:2617) (2641:2641:2641))
        (PORT d[11] (2713:2713:2713) (2707:2707:2707))
        (PORT d[12] (2796:2796:2796) (2800:2800:2800))
        (PORT clk (2461:2461:2461) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2776:2776:2776))
        (PORT clk (2461:2461:2461) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2449:2449:2449))
        (PORT d[0] (2955:2955:2955) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3506:3506:3506))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4923:4923:4923) (5047:5047:5047))
        (PORT d[1] (3064:3064:3064) (3233:3233:3233))
        (PORT d[2] (4031:4031:4031) (4192:4192:4192))
        (PORT d[3] (2644:2644:2644) (2783:2783:2783))
        (PORT d[4] (1809:1809:1809) (1813:1813:1813))
        (PORT d[5] (3011:3011:3011) (2971:2971:2971))
        (PORT d[6] (2961:2961:2961) (3087:3087:3087))
        (PORT d[7] (3481:3481:3481) (3578:3578:3578))
        (PORT d[8] (1928:1928:1928) (1916:1916:1916))
        (PORT d[9] (2095:2095:2095) (2223:2223:2223))
        (PORT d[10] (1677:1677:1677) (1792:1792:1792))
        (PORT d[11] (3262:3262:3262) (3388:3388:3388))
        (PORT d[12] (2087:2087:2087) (2092:2092:2092))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2484:2484:2484))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (3119:3119:3119) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3237:3237:3237))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2525:2525:2525))
        (PORT d[1] (2757:2757:2757) (2710:2710:2710))
        (PORT d[2] (3021:3021:3021) (3189:3189:3189))
        (PORT d[3] (3027:3027:3027) (2970:2970:2970))
        (PORT d[4] (2806:2806:2806) (2866:2866:2866))
        (PORT d[5] (2286:2286:2286) (2371:2371:2371))
        (PORT d[6] (2634:2634:2634) (2758:2758:2758))
        (PORT d[7] (3109:3109:3109) (3185:3185:3185))
        (PORT d[8] (2331:2331:2331) (2421:2421:2421))
        (PORT d[9] (2983:2983:2983) (2947:2947:2947))
        (PORT d[10] (2481:2481:2481) (2578:2578:2578))
        (PORT d[11] (3300:3300:3300) (3283:3283:3283))
        (PORT d[12] (3079:3079:3079) (3216:3216:3216))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (2872:2872:2872))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT d[0] (3127:3127:3127) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2289:2289:2289))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1623:1623:1623))
        (PORT d[1] (2270:2270:2270) (2352:2352:2352))
        (PORT d[2] (1601:1601:1601) (1652:1652:1652))
        (PORT d[3] (1938:1938:1938) (1983:1983:1983))
        (PORT d[4] (1570:1570:1570) (1624:1624:1624))
        (PORT d[5] (1906:1906:1906) (1956:1956:1956))
        (PORT d[6] (1926:1926:1926) (1971:1971:1971))
        (PORT d[7] (1529:1529:1529) (1572:1572:1572))
        (PORT d[8] (1327:1327:1327) (1395:1395:1395))
        (PORT d[9] (1804:1804:1804) (1838:1838:1838))
        (PORT d[10] (1875:1875:1875) (1912:1912:1912))
        (PORT d[11] (1861:1861:1861) (1888:1888:1888))
        (PORT d[12] (2702:2702:2702) (2689:2689:2689))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2706:2706:2706))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT d[0] (2656:2656:2656) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2526:2526:2526))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2509:2509:2509))
        (PORT d[1] (2378:2378:2378) (2423:2423:2423))
        (PORT d[2] (3320:3320:3320) (3443:3443:3443))
        (PORT d[3] (3231:3231:3231) (3246:3246:3246))
        (PORT d[4] (2575:2575:2575) (2550:2550:2550))
        (PORT d[5] (3221:3221:3221) (3288:3288:3288))
        (PORT d[6] (2128:2128:2128) (2155:2155:2155))
        (PORT d[7] (3888:3888:3888) (4009:4009:4009))
        (PORT d[8] (2498:2498:2498) (2668:2668:2668))
        (PORT d[9] (2638:2638:2638) (2660:2660:2660))
        (PORT d[10] (2503:2503:2503) (2606:2606:2606))
        (PORT d[11] (2580:2580:2580) (2598:2598:2598))
        (PORT d[12] (2655:2655:2655) (2673:2673:2673))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1310:1310:1310))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (2714:2714:2714) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3276:3276:3276))
        (PORT clk (2513:2513:2513) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3451:3451:3451))
        (PORT d[1] (3349:3349:3349) (3496:3496:3496))
        (PORT d[2] (4894:4894:4894) (5097:5097:5097))
        (PORT d[3] (2619:2619:2619) (2733:2733:2733))
        (PORT d[4] (3634:3634:3634) (3602:3602:3602))
        (PORT d[5] (3407:3407:3407) (3369:3369:3369))
        (PORT d[6] (2968:2968:2968) (3096:3096:3096))
        (PORT d[7] (3200:3200:3200) (3311:3311:3311))
        (PORT d[8] (3570:3570:3570) (3798:3798:3798))
        (PORT d[9] (3068:3068:3068) (3219:3219:3219))
        (PORT d[10] (2368:2368:2368) (2536:2536:2536))
        (PORT d[11] (3389:3389:3389) (3586:3586:3586))
        (PORT d[12] (3915:3915:3915) (4013:4013:4013))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (2877:2877:2877))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (PORT d[0] (3395:3395:3395) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2520:2520:2520))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3240:3240:3240))
        (PORT d[1] (3799:3799:3799) (3733:3733:3733))
        (PORT d[2] (3765:3765:3765) (4002:4002:4002))
        (PORT d[3] (4145:4145:4145) (4093:4093:4093))
        (PORT d[4] (2834:2834:2834) (2950:2950:2950))
        (PORT d[5] (3448:3448:3448) (3628:3628:3628))
        (PORT d[6] (2669:2669:2669) (2794:2794:2794))
        (PORT d[7] (3508:3508:3508) (3613:3613:3613))
        (PORT d[8] (2939:2939:2939) (3091:3091:3091))
        (PORT d[9] (3209:3209:3209) (3270:3270:3270))
        (PORT d[10] (2260:2260:2260) (2366:2366:2366))
        (PORT d[11] (3038:3038:3038) (3031:3031:3031))
        (PORT d[12] (3304:3304:3304) (3355:3355:3355))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (998:998:998))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (PORT d[0] (3406:3406:3406) (3270:3270:3270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2229:2229:2229))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2332:2332:2332))
        (PORT d[1] (3120:3120:3120) (3295:3295:3295))
        (PORT d[2] (3749:3749:3749) (3843:3843:3843))
        (PORT d[3] (2693:2693:2693) (2862:2862:2862))
        (PORT d[4] (2930:2930:2930) (2930:2930:2930))
        (PORT d[5] (2995:2995:2995) (3095:3095:3095))
        (PORT d[6] (3885:3885:3885) (3878:3878:3878))
        (PORT d[7] (4215:4215:4215) (4196:4196:4196))
        (PORT d[8] (2438:2438:2438) (2550:2550:2550))
        (PORT d[9] (2804:2804:2804) (2811:2811:2811))
        (PORT d[10] (2521:2521:2521) (2529:2529:2529))
        (PORT d[11] (2675:2675:2675) (2811:2811:2811))
        (PORT d[12] (4328:4328:4328) (4476:4476:4476))
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2469:2469:2469))
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (PORT d[0] (3129:3129:3129) (3043:3043:3043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3036:3036:3036))
        (PORT clk (2504:2504:2504) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2558:2558:2558))
        (PORT d[1] (2089:2089:2089) (2107:2107:2107))
        (PORT d[2] (1596:1596:1596) (1614:1614:1614))
        (PORT d[3] (1886:1886:1886) (1892:1892:1892))
        (PORT d[4] (1687:1687:1687) (1705:1705:1705))
        (PORT d[5] (2312:2312:2312) (2321:2321:2321))
        (PORT d[6] (1988:1988:1988) (1994:1994:1994))
        (PORT d[7] (1350:1350:1350) (1377:1377:1377))
        (PORT d[8] (2379:2379:2379) (2518:2518:2518))
        (PORT d[9] (1581:1581:1581) (1592:1592:1592))
        (PORT d[10] (1612:1612:1612) (1624:1624:1624))
        (PORT d[11] (1592:1592:1592) (1588:1588:1588))
        (PORT d[12] (1629:1629:1629) (1645:1645:1645))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1022:1022:1022))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (PORT d[0] (3409:3409:3409) (3319:3319:3319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3153:3153:3153))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3828:3828:3828) (3959:3959:3959))
        (PORT d[1] (3109:3109:3109) (3281:3281:3281))
        (PORT d[2] (4503:4503:4503) (4680:4680:4680))
        (PORT d[3] (2836:2836:2836) (3043:3043:3043))
        (PORT d[4] (4027:4027:4027) (4017:4017:4017))
        (PORT d[5] (3770:3770:3770) (3927:3927:3927))
        (PORT d[6] (4319:4319:4319) (4536:4536:4536))
        (PORT d[7] (4424:4424:4424) (4662:4662:4662))
        (PORT d[8] (3487:3487:3487) (3619:3619:3619))
        (PORT d[9] (3354:3354:3354) (3288:3288:3288))
        (PORT d[10] (4509:4509:4509) (4510:4510:4510))
        (PORT d[11] (3053:3053:3053) (3225:3225:3225))
        (PORT d[12] (4414:4414:4414) (4600:4600:4600))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (5126:5126:5126))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (PORT d[0] (5306:5306:5306) (5140:5140:5140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3683:3683:3683))
        (PORT clk (2513:2513:2513) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2547:2547:2547))
        (PORT d[1] (3496:3496:3496) (3582:3582:3582))
        (PORT d[2] (4271:4271:4271) (4559:4559:4559))
        (PORT d[3] (3255:3255:3255) (3284:3284:3284))
        (PORT d[4] (3427:3427:3427) (3371:3371:3371))
        (PORT d[5] (3480:3480:3480) (3412:3412:3412))
        (PORT d[6] (3924:3924:3924) (4173:4173:4173))
        (PORT d[7] (4741:4741:4741) (4966:4966:4966))
        (PORT d[8] (2709:2709:2709) (2896:2896:2896))
        (PORT d[9] (5851:5851:5851) (5875:5875:5875))
        (PORT d[10] (3163:3163:3163) (3284:3284:3284))
        (PORT d[11] (4500:4500:4500) (4609:4609:4609))
        (PORT d[12] (3565:3565:3565) (3585:3585:3585))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1388:1388:1388))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (PORT d[0] (3231:3231:3231) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3870:3870:3870))
        (PORT clk (2511:2511:2511) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (4068:4068:4068))
        (PORT d[1] (3458:3458:3458) (3657:3657:3657))
        (PORT d[2] (5020:5020:5020) (5285:5285:5285))
        (PORT d[3] (2019:2019:2019) (2142:2142:2142))
        (PORT d[4] (4061:4061:4061) (3982:3982:3982))
        (PORT d[5] (3831:3831:3831) (3745:3745:3745))
        (PORT d[6] (3177:3177:3177) (3269:3269:3269))
        (PORT d[7] (3504:3504:3504) (3656:3656:3656))
        (PORT d[8] (3628:3628:3628) (3859:3859:3859))
        (PORT d[9] (3198:3198:3198) (3300:3300:3300))
        (PORT d[10] (3137:3137:3137) (3353:3353:3353))
        (PORT d[11] (3402:3402:3402) (3596:3596:3596))
        (PORT d[12] (4213:4213:4213) (4290:4290:4290))
        (PORT clk (2507:2507:2507) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (3881:3881:3881))
        (PORT clk (2507:2507:2507) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2531:2531:2531))
        (PORT d[0] (4533:4533:4533) (4333:4333:4333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2932:2932:2932))
        (PORT clk (2470:2470:2470) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2936:2936:2936))
        (PORT d[1] (3070:3070:3070) (3130:3130:3130))
        (PORT d[2] (4182:4182:4182) (4458:4458:4458))
        (PORT d[3] (5197:5197:5197) (5164:5164:5164))
        (PORT d[4] (2915:2915:2915) (3078:3078:3078))
        (PORT d[5] (3168:3168:3168) (3376:3376:3376))
        (PORT d[6] (3556:3556:3556) (3599:3599:3599))
        (PORT d[7] (3843:3843:3843) (3903:3903:3903))
        (PORT d[8] (2423:2423:2423) (2592:2592:2592))
        (PORT d[9] (3234:3234:3234) (3311:3311:3311))
        (PORT d[10] (2756:2756:2756) (2907:2907:2907))
        (PORT d[11] (3711:3711:3711) (3729:3729:3729))
        (PORT d[12] (2919:2919:2919) (2988:2988:2988))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1068:1068:1068))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2453:2453:2453))
        (PORT d[0] (4182:4182:4182) (3983:3983:3983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1582:1582:1582))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1289:1289:1289))
        (PORT d[1] (2569:2569:2569) (2654:2654:2654))
        (PORT d[2] (1170:1170:1170) (1217:1217:1217))
        (PORT d[3] (1286:1286:1286) (1337:1337:1337))
        (PORT d[4] (1163:1163:1163) (1217:1217:1217))
        (PORT d[5] (1561:1561:1561) (1609:1609:1609))
        (PORT d[6] (1480:1480:1480) (1520:1520:1520))
        (PORT d[7] (1162:1162:1162) (1206:1206:1206))
        (PORT d[8] (857:857:857) (914:914:914))
        (PORT d[9] (1090:1090:1090) (1133:1133:1133))
        (PORT d[10] (1115:1115:1115) (1157:1157:1157))
        (PORT d[11] (1136:1136:1136) (1166:1166:1166))
        (PORT d[12] (1175:1175:1175) (1226:1226:1226))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2088:2088:2088))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (PORT d[0] (2369:2369:2369) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2158:2158:2158))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1551:1551:1551))
        (PORT d[1] (1592:1592:1592) (1633:1633:1633))
        (PORT d[2] (3490:3490:3490) (3702:3702:3702))
        (PORT d[3] (2459:2459:2459) (2469:2469:2469))
        (PORT d[4] (2140:2140:2140) (2227:2227:2227))
        (PORT d[5] (2095:2095:2095) (2090:2090:2090))
        (PORT d[6] (3079:3079:3079) (3062:3062:3062))
        (PORT d[7] (2143:2143:2143) (2153:2153:2153))
        (PORT d[8] (2205:2205:2205) (2238:2238:2238))
        (PORT d[9] (1868:1868:1868) (1886:1886:1886))
        (PORT d[10] (2507:2507:2507) (2609:2609:2609))
        (PORT d[11] (1890:1890:1890) (1916:1916:1916))
        (PORT d[12] (2244:2244:2244) (2255:2255:2255))
        (PORT clk (2489:2489:2489) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1213:1213:1213))
        (PORT clk (2489:2489:2489) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT d[0] (2378:2378:2378) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3610:3610:3610))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4484:4484:4484))
        (PORT d[1] (3069:3069:3069) (3180:3180:3180))
        (PORT d[2] (4613:4613:4613) (4845:4845:4845))
        (PORT d[3] (3001:3001:3001) (3107:3107:3107))
        (PORT d[4] (3332:3332:3332) (3243:3243:3243))
        (PORT d[5] (3029:3029:3029) (2933:2933:2933))
        (PORT d[6] (3004:3004:3004) (3098:3098:3098))
        (PORT d[7] (3192:3192:3192) (3312:3312:3312))
        (PORT d[8] (4319:4319:4319) (4584:4584:4584))
        (PORT d[9] (2725:2725:2725) (2827:2827:2827))
        (PORT d[10] (2298:2298:2298) (2403:2403:2403))
        (PORT d[11] (4428:4428:4428) (4609:4609:4609))
        (PORT d[12] (3944:3944:3944) (4059:4059:4059))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (2935:2935:2935))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT d[0] (2430:2430:2430) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3223:3223:3223))
        (PORT clk (2514:2514:2514) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2811:2811:2811))
        (PORT d[1] (3066:3066:3066) (3111:3111:3111))
        (PORT d[2] (4068:4068:4068) (4253:4253:4253))
        (PORT d[3] (3392:3392:3392) (3369:3369:3369))
        (PORT d[4] (2938:2938:2938) (3067:3067:3067))
        (PORT d[5] (2705:2705:2705) (2840:2840:2840))
        (PORT d[6] (1950:1950:1950) (2035:2035:2035))
        (PORT d[7] (3024:3024:3024) (3057:3057:3057))
        (PORT d[8] (2550:2550:2550) (2608:2608:2608))
        (PORT d[9] (3045:3045:3045) (3053:3053:3053))
        (PORT d[10] (2209:2209:2209) (2268:2268:2268))
        (PORT d[11] (3358:3358:3358) (3249:3249:3249))
        (PORT d[12] (3242:3242:3242) (3315:3315:3315))
        (PORT clk (2509:2509:2509) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3787:3787:3787))
        (PORT clk (2509:2509:2509) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2502:2502:2502))
        (PORT d[0] (2978:2978:2978) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4343:4343:4343))
        (PORT clk (2556:2556:2556) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4680:4680:4680) (4889:4889:4889))
        (PORT d[1] (3967:3967:3967) (4089:4089:4089))
        (PORT d[2] (5049:5049:5049) (5335:5335:5335))
        (PORT d[3] (2681:2681:2681) (2827:2827:2827))
        (PORT d[4] (4939:4939:4939) (4692:4692:4692))
        (PORT d[5] (4500:4500:4500) (4373:4373:4373))
        (PORT d[6] (3408:3408:3408) (3531:3531:3531))
        (PORT d[7] (3909:3909:3909) (4063:4063:4063))
        (PORT d[8] (4433:4433:4433) (4752:4752:4752))
        (PORT d[9] (3173:3173:3173) (3401:3401:3401))
        (PORT d[10] (4895:4895:4895) (4854:4854:4854))
        (PORT d[11] (3311:3311:3311) (3450:3450:3450))
        (PORT d[12] (3944:3944:3944) (4094:4094:4094))
        (PORT clk (2552:2552:2552) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (4518:4518:4518))
        (PORT clk (2552:2552:2552) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (PORT d[0] (4724:4724:4724) (4488:4488:4488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4336:4336:4336) (4216:4216:4216))
        (PORT clk (2515:2515:2515) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4062:4062:4062))
        (PORT d[1] (3457:3457:3457) (3530:3530:3530))
        (PORT d[2] (4585:4585:4585) (4859:4859:4859))
        (PORT d[3] (4718:4718:4718) (4740:4740:4740))
        (PORT d[4] (4257:4257:4257) (4278:4278:4278))
        (PORT d[5] (2789:2789:2789) (2948:2948:2948))
        (PORT d[6] (2636:2636:2636) (2726:2726:2726))
        (PORT d[7] (3413:3413:3413) (3466:3466:3466))
        (PORT d[8] (2972:2972:2972) (3092:3092:3092))
        (PORT d[9] (4214:4214:4214) (4331:4331:4331))
        (PORT d[10] (2911:2911:2911) (2978:2978:2978))
        (PORT d[11] (4632:4632:4632) (4507:4507:4507))
        (PORT d[12] (2860:2860:2860) (2930:2930:2930))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2038:2038:2038))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2504:2504:2504))
        (PORT d[0] (2980:2980:2980) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (3032:3032:3032))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3049:3049:3049))
        (PORT d[1] (3158:3158:3158) (3327:3327:3327))
        (PORT d[2] (3638:3638:3638) (3722:3722:3722))
        (PORT d[3] (2075:2075:2075) (2212:2212:2212))
        (PORT d[4] (3291:3291:3291) (3310:3310:3310))
        (PORT d[5] (2612:2612:2612) (2704:2704:2704))
        (PORT d[6] (3193:3193:3193) (3191:3191:3191))
        (PORT d[7] (3544:3544:3544) (3537:3537:3537))
        (PORT d[8] (2793:2793:2793) (2914:2914:2914))
        (PORT d[9] (3302:3302:3302) (3550:3550:3550))
        (PORT d[10] (3599:3599:3599) (3592:3592:3592))
        (PORT d[11] (3475:3475:3475) (3541:3541:3541))
        (PORT d[12] (3640:3640:3640) (3752:3752:3752))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2406:2406:2406))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (3409:3409:3409) (3323:3323:3323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2283:2283:2283))
        (PORT clk (2474:2474:2474) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2643:2643:2643))
        (PORT d[1] (2872:2872:2872) (2891:2891:2891))
        (PORT d[2] (1981:1981:1981) (1998:1998:1998))
        (PORT d[3] (2629:2629:2629) (2641:2641:2641))
        (PORT d[4] (2083:2083:2083) (2111:2111:2111))
        (PORT d[5] (2680:2680:2680) (2689:2689:2689))
        (PORT d[6] (2710:2710:2710) (2721:2721:2721))
        (PORT d[7] (2309:2309:2309) (2306:2306:2306))
        (PORT d[8] (2076:2076:2076) (2221:2221:2221))
        (PORT d[9] (2271:2271:2271) (2280:2280:2280))
        (PORT d[10] (1966:1966:1966) (1979:1979:1979))
        (PORT d[11] (2027:2027:2027) (2022:2022:2022))
        (PORT d[12] (1986:1986:1986) (1995:1995:1995))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1761:1761:1761))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT d[0] (3693:3693:3693) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2266:2266:2266))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1968:1968:1968))
        (PORT d[1] (2604:2604:2604) (2690:2690:2690))
        (PORT d[2] (1934:1934:1934) (1965:1965:1965))
        (PORT d[3] (1990:1990:1990) (2043:2043:2043))
        (PORT d[4] (1942:1942:1942) (1996:1996:1996))
        (PORT d[5] (1910:1910:1910) (1957:1957:1957))
        (PORT d[6] (1933:1933:1933) (1979:1979:1979))
        (PORT d[7] (1872:1872:1872) (1912:1912:1912))
        (PORT d[8] (1611:1611:1611) (1667:1667:1667))
        (PORT d[9] (2166:2166:2166) (2194:2194:2194))
        (PORT d[10] (1876:1876:1876) (1913:1913:1913))
        (PORT d[11] (1868:1868:1868) (1896:1896:1896))
        (PORT d[12] (2329:2329:2329) (2332:2332:2332))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2496:2496:2496))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (3800:3800:3800) (3699:3699:3699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2911:2911:2911))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2199:2199:2199))
        (PORT d[1] (2351:2351:2351) (2394:2394:2394))
        (PORT d[2] (3337:3337:3337) (3458:3458:3458))
        (PORT d[3] (3185:3185:3185) (3197:3197:3197))
        (PORT d[4] (2791:2791:2791) (2868:2868:2868))
        (PORT d[5] (3236:3236:3236) (3305:3305:3305))
        (PORT d[6] (2757:2757:2757) (2750:2750:2750))
        (PORT d[7] (4227:4227:4227) (4347:4347:4347))
        (PORT d[8] (2619:2619:2619) (2664:2664:2664))
        (PORT d[9] (2608:2608:2608) (2625:2625:2625))
        (PORT d[10] (2503:2503:2503) (2604:2604:2604))
        (PORT d[11] (2587:2587:2587) (2606:2606:2606))
        (PORT d[12] (2993:2993:2993) (3002:3002:3002))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1773:1773:1773))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (PORT d[0] (4130:4130:4130) (4013:4013:4013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3723:3723:3723))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4287:4287:4287) (4468:4468:4468))
        (PORT d[1] (3015:3015:3015) (3141:3141:3141))
        (PORT d[2] (4962:4962:4962) (5192:5192:5192))
        (PORT d[3] (2006:2006:2006) (2130:2130:2130))
        (PORT d[4] (3051:3051:3051) (2975:2975:2975))
        (PORT d[5] (2761:2761:2761) (2681:2681:2681))
        (PORT d[6] (2320:2320:2320) (2434:2434:2434))
        (PORT d[7] (3181:3181:3181) (3303:3303:3303))
        (PORT d[8] (4312:4312:4312) (4546:4546:4546))
        (PORT d[9] (3018:3018:3018) (3114:3114:3114))
        (PORT d[10] (2306:2306:2306) (2412:2412:2412))
        (PORT d[11] (3235:3235:3235) (3334:3334:3334))
        (PORT d[12] (3612:3612:3612) (3736:3736:3736))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (2987:2987:2987))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (PORT d[0] (3823:3823:3823) (3602:3602:3602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (2930:2930:2930))
        (PORT clk (2513:2513:2513) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2815:2815:2815))
        (PORT d[1] (3094:3094:3094) (3141:3141:3141))
        (PORT d[2] (4096:4096:4096) (4283:4283:4283))
        (PORT d[3] (3690:3690:3690) (3666:3666:3666))
        (PORT d[4] (2886:2886:2886) (3011:3011:3011))
        (PORT d[5] (2680:2680:2680) (2814:2814:2814))
        (PORT d[6] (2535:2535:2535) (2587:2587:2587))
        (PORT d[7] (3322:3322:3322) (3329:3329:3329))
        (PORT d[8] (2545:2545:2545) (2600:2600:2600))
        (PORT d[9] (3046:3046:3046) (3054:3054:3054))
        (PORT d[10] (1674:1674:1674) (1761:1761:1761))
        (PORT d[11] (3017:3017:3017) (2916:2916:2916))
        (PORT d[12] (2177:2177:2177) (2225:2225:2225))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2490:2490:2490))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (PORT d[0] (2932:2932:2932) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3558:3558:3558))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4582:4582:4582) (4709:4709:4709))
        (PORT d[1] (3394:3394:3394) (3559:3559:3559))
        (PORT d[2] (1256:1256:1256) (1248:1248:1248))
        (PORT d[3] (2963:2963:2963) (3097:3097:3097))
        (PORT d[4] (2147:2147:2147) (2149:2149:2149))
        (PORT d[5] (2630:2630:2630) (2589:2589:2589))
        (PORT d[6] (3004:3004:3004) (3137:3137:3137))
        (PORT d[7] (3465:3465:3465) (3541:3541:3541))
        (PORT d[8] (2320:2320:2320) (2306:2306:2306))
        (PORT d[9] (1955:1955:1955) (2070:2070:2070))
        (PORT d[10] (1584:1584:1584) (1683:1683:1683))
        (PORT d[11] (2943:2943:2943) (3073:3073:3073))
        (PORT d[12] (2464:2464:2464) (2473:2473:2473))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1853:1853:1853))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT d[0] (2584:2584:2584) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2878:2878:2878))
        (PORT clk (2507:2507:2507) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2899:2899:2899))
        (PORT d[1] (2645:2645:2645) (2618:2618:2618))
        (PORT d[2] (3298:3298:3298) (3466:3466:3466))
        (PORT d[3] (2710:2710:2710) (2659:2659:2659))
        (PORT d[4] (3105:3105:3105) (3161:3161:3161))
        (PORT d[5] (1962:1962:1962) (2053:2053:2053))
        (PORT d[6] (3335:3335:3335) (3435:3435:3435))
        (PORT d[7] (3430:3430:3430) (3502:3502:3502))
        (PORT d[8] (1994:1994:1994) (2088:2088:2088))
        (PORT d[9] (2631:2631:2631) (2596:2596:2596))
        (PORT d[10] (2902:2902:2902) (3001:3001:3001))
        (PORT d[11] (2974:2974:2974) (2927:2927:2927))
        (PORT d[12] (3395:3395:3395) (3522:3522:3522))
        (PORT clk (2502:2502:2502) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (1998:1998:1998))
        (PORT clk (2502:2502:2502) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2492:2492:2492))
        (PORT d[0] (2314:2314:2314) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (863:863:863) (912:912:912))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1202:1202:1202))
        (PORT d[1] (1883:1883:1883) (1930:1930:1930))
        (PORT d[2] (1248:1248:1248) (1301:1301:1301))
        (PORT d[3] (1468:1468:1468) (1501:1501:1501))
        (PORT d[4] (1226:1226:1226) (1284:1284:1284))
        (PORT d[5] (854:854:854) (907:907:907))
        (PORT d[6] (1881:1881:1881) (1924:1924:1924))
        (PORT d[7] (1831:1831:1831) (1881:1881:1881))
        (PORT d[8] (925:925:925) (992:992:992))
        (PORT d[9] (1128:1128:1128) (1169:1169:1169))
        (PORT d[10] (2130:2130:2130) (2160:2160:2160))
        (PORT d[11] (1697:1697:1697) (1728:1728:1728))
        (PORT d[12] (2475:2475:2475) (2504:2504:2504))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1559:1559:1559))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT d[0] (2008:2008:2008) (1947:1947:1947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1744:1744:1744))
        (PORT clk (2517:2517:2517) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1265:1265:1265))
        (PORT d[1] (1267:1267:1267) (1306:1306:1306))
        (PORT d[2] (2008:2008:2008) (2006:2006:2006))
        (PORT d[3] (2078:2078:2078) (2085:2085:2085))
        (PORT d[4] (2107:2107:2107) (2191:2191:2191))
        (PORT d[5] (1724:1724:1724) (1721:1721:1721))
        (PORT d[6] (1873:1873:1873) (1911:1911:1911))
        (PORT d[7] (1898:1898:1898) (1876:1876:1876))
        (PORT d[8] (1255:1255:1255) (1296:1296:1296))
        (PORT d[9] (1518:1518:1518) (1540:1540:1540))
        (PORT d[10] (1337:1337:1337) (1390:1390:1390))
        (PORT d[11] (1488:1488:1488) (1508:1508:1508))
        (PORT d[12] (1472:1472:1472) (1485:1485:1485))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2200:2200:2200))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT d[0] (2518:2518:2518) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1531:1531:1531))
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1192:1192:1192))
        (PORT d[1] (1884:1884:1884) (1931:1931:1931))
        (PORT d[2] (1249:1249:1249) (1303:1303:1303))
        (PORT d[3] (1250:1250:1250) (1298:1298:1298))
        (PORT d[4] (1215:1215:1215) (1271:1271:1271))
        (PORT d[5] (1170:1170:1170) (1213:1213:1213))
        (PORT d[6] (1840:1840:1840) (1880:1880:1880))
        (PORT d[7] (2144:2144:2144) (2188:2188:2188))
        (PORT d[8] (928:928:928) (1002:1002:1002))
        (PORT d[9] (1466:1466:1466) (1503:1503:1503))
        (PORT d[10] (2473:2473:2473) (2497:2497:2497))
        (PORT d[11] (1391:1391:1391) (1424:1424:1424))
        (PORT d[12] (1527:1527:1527) (1577:1577:1577))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1382:1382:1382))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (PORT d[0] (2298:2298:2298) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1467:1467:1467))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1273:1273:1273))
        (PORT d[1] (1240:1240:1240) (1277:1277:1277))
        (PORT d[2] (1640:1640:1640) (1643:1643:1643))
        (PORT d[3] (2087:2087:2087) (2094:2094:2094))
        (PORT d[4] (2061:2061:2061) (2142:2142:2142))
        (PORT d[5] (1756:1756:1756) (1761:1761:1761))
        (PORT d[6] (1867:1867:1867) (1904:1904:1904))
        (PORT d[7] (1473:1473:1473) (1495:1495:1495))
        (PORT d[8] (1225:1225:1225) (1261:1261:1261))
        (PORT d[9] (1488:1488:1488) (1504:1504:1504))
        (PORT d[10] (1308:1308:1308) (1352:1352:1352))
        (PORT d[11] (1457:1457:1457) (1473:1473:1473))
        (PORT d[12] (1851:1851:1851) (1861:1861:1861))
        (PORT clk (2510:2510:2510) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2394:2394:2394))
        (PORT clk (2510:2510:2510) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (3010:3010:3010) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (4144:4144:4144))
        (PORT clk (2492:2492:2492) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4922:4922:4922))
        (PORT d[1] (3078:3078:3078) (3236:3236:3236))
        (PORT d[2] (5046:5046:5046) (5318:5318:5318))
        (PORT d[3] (2663:2663:2663) (2795:2795:2795))
        (PORT d[4] (2916:2916:2916) (2964:2964:2964))
        (PORT d[5] (4254:4254:4254) (4475:4475:4475))
        (PORT d[6] (3216:3216:3216) (3305:3305:3305))
        (PORT d[7] (3608:3608:3608) (3758:3758:3758))
        (PORT d[8] (4403:4403:4403) (4709:4709:4709))
        (PORT d[9] (2388:2388:2388) (2508:2508:2508))
        (PORT d[10] (1977:1977:1977) (2113:2113:2113))
        (PORT d[11] (3412:3412:3412) (3610:3610:3610))
        (PORT d[12] (3195:3195:3195) (3279:3279:3279))
        (PORT clk (2488:2488:2488) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (3963:3963:3963))
        (PORT clk (2488:2488:2488) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2514:2514:2514))
        (PORT d[0] (3246:3246:3246) (3263:3263:3263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3680:3680:3680))
        (PORT clk (2451:2451:2451) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2934:2934:2934))
        (PORT d[1] (3307:3307:3307) (3355:3355:3355))
        (PORT d[2] (3404:3404:3404) (3605:3605:3605))
        (PORT d[3] (3465:3465:3465) (3503:3503:3503))
        (PORT d[4] (4891:4891:4891) (4968:4968:4968))
        (PORT d[5] (2766:2766:2766) (2930:2930:2930))
        (PORT d[6] (2703:2703:2703) (2863:2863:2863))
        (PORT d[7] (3080:3080:3080) (3148:3148:3148))
        (PORT d[8] (2982:2982:2982) (3128:3128:3128))
        (PORT d[9] (4094:4094:4094) (4101:4101:4101))
        (PORT d[10] (3305:3305:3305) (3358:3358:3358))
        (PORT d[11] (3720:3720:3720) (3730:3730:3730))
        (PORT d[12] (2929:2929:2929) (3006:3006:3006))
        (PORT clk (2446:2446:2446) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1310:1310:1310))
        (PORT clk (2446:2446:2446) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (PORT d[0] (3365:3365:3365) (3349:3349:3349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3703:3703:3703))
        (PORT clk (2516:2516:2516) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5105:5105:5105) (5325:5325:5325))
        (PORT d[1] (3433:3433:3433) (3582:3582:3582))
        (PORT d[2] (5387:5387:5387) (5656:5656:5656))
        (PORT d[3] (2359:2359:2359) (2515:2515:2515))
        (PORT d[4] (2558:2558:2558) (2612:2612:2612))
        (PORT d[5] (3903:3903:3903) (4125:4125:4125))
        (PORT d[6] (3284:3284:3284) (3367:3367:3367))
        (PORT d[7] (3996:3996:3996) (4144:4144:4144))
        (PORT d[8] (4710:4710:4710) (5008:5008:5008))
        (PORT d[9] (2035:2035:2035) (2158:2158:2158))
        (PORT d[10] (1976:1976:1976) (2078:2078:2078))
        (PORT d[11] (3362:3362:3362) (3557:3557:3557))
        (PORT d[12] (3534:3534:3534) (3612:3612:3612))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2650:2650:2650))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2536:2536:2536))
        (PORT d[0] (3894:3894:3894) (3798:3798:3798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (3967:3967:3967))
        (PORT clk (2475:2475:2475) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2924:2924:2924))
        (PORT d[1] (3618:3618:3618) (3659:3659:3659))
        (PORT d[2] (3806:3806:3806) (4003:4003:4003))
        (PORT d[3] (3870:3870:3870) (3900:3900:3900))
        (PORT d[4] (4547:4547:4547) (4626:4626:4626))
        (PORT d[5] (3112:3112:3112) (3274:3274:3274))
        (PORT d[6] (3086:3086:3086) (3246:3246:3246))
        (PORT d[7] (3459:3459:3459) (3528:3528:3528))
        (PORT d[8] (2847:2847:2847) (2897:2897:2897))
        (PORT d[9] (3697:3697:3697) (3702:3702:3702))
        (PORT d[10] (2980:2980:2980) (3038:3038:3038))
        (PORT d[11] (4419:4419:4419) (4419:4419:4419))
        (PORT d[12] (2988:2988:2988) (3069:3069:3069))
        (PORT clk (2470:2470:2470) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (725:725:725))
        (PORT clk (2470:2470:2470) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2458:2458:2458))
        (PORT d[0] (3338:3338:3338) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3184:3184:3184))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (4277:4277:4277))
        (PORT d[1] (3803:3803:3803) (3969:3969:3969))
        (PORT d[2] (1685:1685:1685) (1688:1688:1688))
        (PORT d[3] (3059:3059:3059) (3170:3170:3170))
        (PORT d[4] (2468:2468:2468) (2463:2463:2463))
        (PORT d[5] (3242:3242:3242) (3169:3169:3169))
        (PORT d[6] (2570:2570:2570) (2656:2656:2656))
        (PORT d[7] (3127:3127:3127) (3207:3207:3207))
        (PORT d[8] (2716:2716:2716) (2705:2705:2705))
        (PORT d[9] (2001:2001:2001) (2119:2119:2119))
        (PORT d[10] (1658:1658:1658) (1769:1769:1769))
        (PORT d[11] (2908:2908:2908) (3036:3036:3036))
        (PORT d[12] (2814:2814:2814) (2823:2823:2823))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1796:1796:1796))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT d[0] (2835:2835:2835) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2504:2504:2504))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2508:2508:2508))
        (PORT d[1] (2602:2602:2602) (2558:2558:2558))
        (PORT d[2] (3620:3620:3620) (3786:3786:3786))
        (PORT d[3] (2479:2479:2479) (2415:2415:2415))
        (PORT d[4] (3467:3467:3467) (3522:3522:3522))
        (PORT d[5] (1899:1899:1899) (1978:1978:1978))
        (PORT d[6] (2688:2688:2688) (2763:2763:2763))
        (PORT d[7] (2339:2339:2339) (2311:2311:2311))
        (PORT d[8] (1904:1904:1904) (1990:1990:1990))
        (PORT d[9] (2998:2998:2998) (2961:2961:2961))
        (PORT d[10] (1865:1865:1865) (1936:1936:1936))
        (PORT d[11] (2621:2621:2621) (2577:2577:2577))
        (PORT d[12] (2217:2217:2217) (2270:2270:2270))
        (PORT clk (2521:2521:2521) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1062:1062:1062))
        (PORT clk (2521:2521:2521) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (2312:2312:2312) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2510:2510:2510))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3232:3232:3232))
        (PORT clk (2527:2527:2527) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4276:4276:4276))
        (PORT d[1] (3081:3081:3081) (3235:3235:3235))
        (PORT d[2] (4622:4622:4622) (4834:4834:4834))
        (PORT d[3] (2969:2969:2969) (3070:3070:3070))
        (PORT d[4] (3616:3616:3616) (3581:3581:3581))
        (PORT d[5] (3381:3381:3381) (3338:3338:3338))
        (PORT d[6] (2939:2939:2939) (3066:3066:3066))
        (PORT d[7] (3201:3201:3201) (3314:3314:3314))
        (PORT d[8] (4238:4238:4238) (4453:4453:4453))
        (PORT d[9] (2707:2707:2707) (2862:2862:2862))
        (PORT d[10] (2334:2334:2334) (2461:2461:2461))
        (PORT d[11] (3346:3346:3346) (3501:3501:3501))
        (PORT d[12] (3985:3985:3985) (4083:4083:4083))
        (PORT clk (2523:2523:2523) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2568:2568:2568))
        (PORT clk (2523:2523:2523) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (PORT d[0] (3196:3196:3196) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2663:2663:2663))
        (PORT clk (2486:2486:2486) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2976:2976:2976))
        (PORT d[1] (3481:3481:3481) (3594:3594:3594))
        (PORT d[2] (3790:3790:3790) (4022:4022:4022))
        (PORT d[3] (4441:4441:4441) (4360:4360:4360))
        (PORT d[4] (3217:3217:3217) (3334:3334:3334))
        (PORT d[5] (3149:3149:3149) (3362:3362:3362))
        (PORT d[6] (2710:2710:2710) (2835:2835:2835))
        (PORT d[7] (3876:3876:3876) (3970:3970:3970))
        (PORT d[8] (2719:2719:2719) (2871:2871:2871))
        (PORT d[9] (3135:3135:3135) (3200:3200:3200))
        (PORT d[10] (2579:2579:2579) (2685:2685:2685))
        (PORT d[11] (2960:2960:2960) (2950:2950:2950))
        (PORT d[12] (2933:2933:2933) (2989:2989:2989))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1561:1561:1561))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (PORT d[0] (2937:2937:2937) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (3919:3919:3919))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5352:5352:5352) (5600:5600:5600))
        (PORT d[1] (3408:3408:3408) (3567:3567:3567))
        (PORT d[2] (4909:4909:4909) (5102:5102:5102))
        (PORT d[3] (2993:2993:2993) (3126:3126:3126))
        (PORT d[4] (3134:3134:3134) (3188:3188:3188))
        (PORT d[5] (4071:4071:4071) (4247:4247:4247))
        (PORT d[6] (3376:3376:3376) (3537:3537:3537))
        (PORT d[7] (3813:3813:3813) (3943:3943:3943))
        (PORT d[8] (2921:2921:2921) (2892:2892:2892))
        (PORT d[9] (2369:2369:2369) (2518:2518:2518))
        (PORT d[10] (2466:2466:2466) (2642:2642:2642))
        (PORT d[11] (3409:3409:3409) (3609:3609:3609))
        (PORT d[12] (2421:2421:2421) (2461:2461:2461))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3181:3181:3181))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (PORT d[0] (3408:3408:3408) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4289:4289:4289))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3408:3408:3408))
        (PORT d[1] (3465:3465:3465) (3574:3574:3574))
        (PORT d[2] (2893:2893:2893) (3012:3012:3012))
        (PORT d[3] (4167:4167:4167) (4103:4103:4103))
        (PORT d[4] (3808:3808:3808) (3888:3888:3888))
        (PORT d[5] (3315:3315:3315) (3392:3392:3392))
        (PORT d[6] (2731:2731:2731) (2857:2857:2857))
        (PORT d[7] (3473:3473:3473) (3541:3541:3541))
        (PORT d[8] (2811:2811:2811) (2978:2978:2978))
        (PORT d[9] (4029:4029:4029) (3984:3984:3984))
        (PORT d[10] (2872:2872:2872) (2971:2971:2971))
        (PORT d[11] (3586:3586:3586) (3562:3562:3562))
        (PORT d[12] (3790:3790:3790) (3919:3919:3919))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (783:783:783) (724:724:724))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (PORT d[0] (3042:3042:3042) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2884:2884:2884))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (4015:4015:4015))
        (PORT d[1] (4130:4130:4130) (4290:4290:4290))
        (PORT d[2] (2054:2054:2054) (2059:2059:2059))
        (PORT d[3] (2693:2693:2693) (2796:2796:2796))
        (PORT d[4] (2544:2544:2544) (2509:2509:2509))
        (PORT d[5] (2280:2280:2280) (2241:2241:2241))
        (PORT d[6] (2483:2483:2483) (2573:2573:2573))
        (PORT d[7] (2776:2776:2776) (2847:2847:2847))
        (PORT d[8] (3081:3081:3081) (3069:3069:3069))
        (PORT d[9] (2333:2333:2333) (2445:2445:2445))
        (PORT d[10] (2040:2040:2040) (2156:2156:2156))
        (PORT d[11] (3268:3268:3268) (3396:3396:3396))
        (PORT d[12] (3225:3225:3225) (3242:3242:3242))
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1903:1903:1903))
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2598:2598:2598))
        (PORT d[0] (2501:2501:2501) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2502:2502:2502))
        (PORT clk (2530:2530:2530) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2806:2806:2806))
        (PORT d[1] (2997:2997:2997) (2974:2974:2974))
        (PORT d[2] (3400:3400:3400) (3608:3608:3608))
        (PORT d[3] (3078:3078:3078) (3025:3025:3025))
        (PORT d[4] (3839:3839:3839) (3896:3896:3896))
        (PORT d[5] (2330:2330:2330) (2414:2414:2414))
        (PORT d[6] (2317:2317:2317) (2396:2396:2396))
        (PORT d[7] (5039:5039:5039) (5131:5131:5131))
        (PORT d[8] (1900:1900:1900) (1974:1974:1974))
        (PORT d[9] (3290:3290:3290) (3257:3257:3257))
        (PORT d[10] (2204:2204:2204) (2278:2278:2278))
        (PORT d[11] (3297:3297:3297) (3286:3286:3286))
        (PORT d[12] (2554:2554:2554) (2597:2597:2597))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (2919:2919:2919))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2520:2520:2520))
        (PORT d[0] (2294:2294:2294) (2176:2176:2176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2734:2734:2734))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2286:2286:2286))
        (PORT d[1] (2239:2239:2239) (2289:2289:2289))
        (PORT d[2] (2000:2000:2000) (2062:2062:2062))
        (PORT d[3] (1598:1598:1598) (1688:1688:1688))
        (PORT d[4] (1903:1903:1903) (1961:1961:1961))
        (PORT d[5] (2208:2208:2208) (2251:2251:2251))
        (PORT d[6] (2623:2623:2623) (2663:2663:2663))
        (PORT d[7] (1783:1783:1783) (1831:1831:1831))
        (PORT d[8] (1661:1661:1661) (1737:1737:1737))
        (PORT d[9] (1897:1897:1897) (1938:1938:1938))
        (PORT d[10] (2176:2176:2176) (2216:2216:2216))
        (PORT d[11] (2129:2129:2129) (2167:2167:2167))
        (PORT d[12] (3502:3502:3502) (3566:3566:3566))
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1555:1555:1555))
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT d[0] (2235:2235:2235) (2162:2162:2162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1150:1150:1150))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1615:1615:1615))
        (PORT d[1] (1591:1591:1591) (1622:1622:1622))
        (PORT d[2] (2739:2739:2739) (2747:2747:2747))
        (PORT d[3] (1627:1627:1627) (1669:1669:1669))
        (PORT d[4] (2942:2942:2942) (3017:3017:3017))
        (PORT d[5] (2104:2104:2104) (2100:2100:2100))
        (PORT d[6] (3194:3194:3194) (3398:3398:3398))
        (PORT d[7] (2044:2044:2044) (2036:2036:2036))
        (PORT d[8] (1965:1965:1965) (2042:2042:2042))
        (PORT d[9] (1805:1805:1805) (1808:1808:1808))
        (PORT d[10] (1674:1674:1674) (1721:1721:1721))
        (PORT d[11] (1888:1888:1888) (1908:1908:1908))
        (PORT d[12] (2203:2203:2203) (2208:2208:2208))
        (PORT clk (2489:2489:2489) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1813:1813:1813))
        (PORT clk (2489:2489:2489) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (3103:3103:3103) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3767:3767:3767))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (5136:5136:5136))
        (PORT d[1] (3328:3328:3328) (3441:3441:3441))
        (PORT d[2] (4929:4929:4929) (5159:5159:5159))
        (PORT d[3] (3009:3009:3009) (3115:3115:3115))
        (PORT d[4] (3345:3345:3345) (3265:3265:3265))
        (PORT d[5] (3066:3066:3066) (2979:2979:2979))
        (PORT d[6] (2954:2954:2954) (3041:3041:3041))
        (PORT d[7] (3241:3241:3241) (3361:3361:3361))
        (PORT d[8] (4311:4311:4311) (4545:4545:4545))
        (PORT d[9] (2386:2386:2386) (2502:2502:2502))
        (PORT d[10] (3546:3546:3546) (3451:3451:3451))
        (PORT d[11] (3604:3604:3604) (3698:3698:3698))
        (PORT d[12] (3604:3604:3604) (3729:3729:3729))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2542:2542:2542))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (PORT d[0] (4215:4215:4215) (3996:3996:3996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3224:3224:3224))
        (PORT clk (2513:2513:2513) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3195:3195:3195))
        (PORT d[1] (3470:3470:3470) (3514:3514:3514))
        (PORT d[2] (4467:4467:4467) (4654:4654:4654))
        (PORT d[3] (3745:3745:3745) (3725:3725:3725))
        (PORT d[4] (3289:3289:3289) (3413:3413:3413))
        (PORT d[5] (3035:3035:3035) (3169:3169:3169))
        (PORT d[6] (2677:2677:2677) (2799:2799:2799))
        (PORT d[7] (3080:3080:3080) (3121:3121:3121))
        (PORT d[8] (2915:2915:2915) (2966:2966:2966))
        (PORT d[9] (3419:3419:3419) (3425:3425:3425))
        (PORT d[10] (2224:2224:2224) (2282:2282:2282))
        (PORT d[11] (3658:3658:3658) (3536:3536:3536))
        (PORT d[12] (2785:2785:2785) (2811:2811:2811))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1580:1580:1580))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (PORT d[0] (3369:3369:3369) (3310:3310:3310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2219:2219:2219))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1648:1648:1648))
        (PORT d[1] (2956:2956:2956) (3040:3040:3040))
        (PORT d[2] (1601:1601:1601) (1651:1651:1651))
        (PORT d[3] (1652:1652:1652) (1710:1710:1710))
        (PORT d[4] (1570:1570:1570) (1621:1621:1621))
        (PORT d[5] (1903:1903:1903) (1950:1950:1950))
        (PORT d[6] (1520:1520:1520) (1566:1566:1566))
        (PORT d[7] (1528:1528:1528) (1571:1571:1571))
        (PORT d[8] (1599:1599:1599) (1659:1659:1659))
        (PORT d[9] (1809:1809:1809) (1839:1839:1839))
        (PORT d[10] (1869:1869:1869) (1905:1905:1905))
        (PORT d[11] (1846:1846:1846) (1871:1871:1871))
        (PORT d[12] (1530:1530:1530) (1573:1573:1573))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (1974:1974:1974))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (2972:2972:2972) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2856:2856:2856))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2248:2248:2248))
        (PORT d[1] (2384:2384:2384) (2423:2423:2423))
        (PORT d[2] (3321:3321:3321) (3444:3444:3444))
        (PORT d[3] (2838:2838:2838) (2854:2854:2854))
        (PORT d[4] (2930:2930:2930) (2900:2900:2900))
        (PORT d[5] (2868:2868:2868) (2935:2935:2935))
        (PORT d[6] (2202:2202:2202) (2225:2225:2225))
        (PORT d[7] (3918:3918:3918) (4043:4043:4043))
        (PORT d[8] (2246:2246:2246) (2287:2287:2287))
        (PORT d[9] (2599:2599:2599) (2615:2615:2615))
        (PORT d[10] (2502:2502:2502) (2605:2605:2605))
        (PORT d[11] (2570:2570:2570) (2589:2589:2589))
        (PORT d[12] (2624:2624:2624) (2636:2636:2636))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1201:1201:1201))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d[0] (2565:2565:2565) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2168:2168:2168))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4588:4588:4588))
        (PORT d[1] (2644:2644:2644) (2768:2768:2768))
        (PORT d[2] (4002:4002:4002) (4120:4120:4120))
        (PORT d[3] (2427:2427:2427) (2610:2610:2610))
        (PORT d[4] (2974:2974:2974) (2973:2973:2973))
        (PORT d[5] (3283:3283:3283) (3405:3405:3405))
        (PORT d[6] (4606:4606:4606) (4596:4596:4596))
        (PORT d[7] (3591:3591:3591) (3752:3752:3752))
        (PORT d[8] (2796:2796:2796) (2918:2918:2918))
        (PORT d[9] (2199:2199:2199) (2214:2214:2214))
        (PORT d[10] (3322:3322:3322) (3325:3325:3325))
        (PORT d[11] (2646:2646:2646) (2777:2777:2777))
        (PORT d[12] (4031:4031:4031) (4180:4180:4180))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2432:2432:2432))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (PORT d[0] (3216:3216:3216) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3403:3403:3403))
        (PORT clk (2494:2494:2494) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1983:1983:1983))
        (PORT d[1] (2040:2040:2040) (2064:2064:2064))
        (PORT d[2] (3566:3566:3566) (3621:3621:3621))
        (PORT d[3] (1994:1994:1994) (2019:2019:2019))
        (PORT d[4] (2035:2035:2035) (2054:2054:2054))
        (PORT d[5] (1976:1976:1976) (1981:1981:1981))
        (PORT d[6] (4292:4292:4292) (4531:4531:4531))
        (PORT d[7] (2048:2048:2048) (2064:2064:2064))
        (PORT d[8] (2364:2364:2364) (2389:2389:2389))
        (PORT d[9] (5166:5166:5166) (5156:5156:5156))
        (PORT d[10] (3279:3279:3279) (3302:3302:3302))
        (PORT d[11] (2059:2059:2059) (2060:2060:2060))
        (PORT d[12] (2076:2076:2076) (2089:2089:2089))
        (PORT clk (2489:2489:2489) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1322:1322:1322))
        (PORT clk (2489:2489:2489) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (PORT d[0] (2993:2993:2993) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2164:2164:2164))
        (PORT clk (2493:2493:2493) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1986:1986:1986))
        (PORT d[1] (2630:2630:2630) (2716:2716:2716))
        (PORT d[2] (1964:1964:1964) (2012:2012:2012))
        (PORT d[3] (1996:1996:1996) (2051:2051:2051))
        (PORT d[4] (1957:1957:1957) (2014:2014:2014))
        (PORT d[5] (2285:2285:2285) (2336:2336:2336))
        (PORT d[6] (1903:1903:1903) (1944:1944:1944))
        (PORT d[7] (1879:1879:1879) (1919:1919:1919))
        (PORT d[8] (1621:1621:1621) (1685:1685:1685))
        (PORT d[9] (2148:2148:2148) (2175:2175:2175))
        (PORT d[10] (1858:1858:1858) (1901:1901:1901))
        (PORT d[11] (1900:1900:1900) (1932:1932:1932))
        (PORT d[12] (3039:3039:3039) (3029:3029:3029))
        (PORT clk (2489:2489:2489) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2399:2399:2399))
        (PORT clk (2489:2489:2489) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2512:2512:2512))
        (PORT d[0] (2987:2987:2987) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3162:3162:3162))
        (PORT clk (2452:2452:2452) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1810:1810:1810))
        (PORT d[1] (2695:2695:2695) (2736:2736:2736))
        (PORT d[2] (3357:3357:3357) (3478:3478:3478))
        (PORT d[3] (3186:3186:3186) (3198:3198:3198))
        (PORT d[4] (2819:2819:2819) (2897:2897:2897))
        (PORT d[5] (3269:3269:3269) (3341:3341:3341))
        (PORT d[6] (2773:2773:2773) (2769:2769:2769))
        (PORT d[7] (4236:4236:4236) (4355:4355:4355))
        (PORT d[8] (2588:2588:2588) (2630:2630:2630))
        (PORT d[9] (2951:2951:2951) (2964:2964:2964))
        (PORT d[10] (2855:2855:2855) (2953:2953:2953))
        (PORT d[11] (2562:2562:2562) (2580:2580:2580))
        (PORT d[12] (2955:2955:2955) (2963:2963:2963))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1363:1363:1363))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2434:2434:2434))
        (PORT d[0] (2405:2405:2405) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4261:4261:4261))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4166:4166:4166) (4291:4291:4291))
        (PORT d[1] (3105:3105:3105) (3272:3272:3272))
        (PORT d[2] (4874:4874:4874) (5043:5043:5043))
        (PORT d[3] (3136:3136:3136) (3325:3325:3325))
        (PORT d[4] (4166:4166:4166) (4205:4205:4205))
        (PORT d[5] (4386:4386:4386) (4510:4510:4510))
        (PORT d[6] (4677:4677:4677) (4879:4879:4879))
        (PORT d[7] (4754:4754:4754) (4983:4983:4983))
        (PORT d[8] (3813:3813:3813) (3936:3936:3936))
        (PORT d[9] (3710:3710:3710) (3636:3636:3636))
        (PORT d[10] (4479:4479:4479) (4519:4519:4519))
        (PORT d[11] (3415:3415:3415) (3584:3584:3584))
        (PORT d[12] (4362:4362:4362) (4540:4540:4540))
        (PORT clk (2538:2538:2538) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (5450:5450:5450))
        (PORT clk (2538:2538:2538) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2568:2568:2568))
        (PORT d[0] (4749:4749:4749) (4562:4562:4562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (4013:4013:4013))
        (PORT clk (2501:2501:2501) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2497:2497:2497))
        (PORT d[1] (3826:3826:3826) (3908:3908:3908))
        (PORT d[2] (4525:4525:4525) (4806:4806:4806))
        (PORT d[3] (3599:3599:3599) (3623:3623:3623))
        (PORT d[4] (3777:3777:3777) (3724:3724:3724))
        (PORT d[5] (3799:3799:3799) (3721:3721:3721))
        (PORT d[6] (4588:4588:4588) (4822:4822:4822))
        (PORT d[7] (5076:5076:5076) (5295:5295:5295))
        (PORT d[8] (2681:2681:2681) (2868:2868:2868))
        (PORT d[9] (5900:5900:5900) (5935:5935:5935))
        (PORT d[10] (3522:3522:3522) (3639:3639:3639))
        (PORT d[11] (4817:4817:4817) (4916:4916:4916))
        (PORT d[12] (3872:3872:3872) (3874:3874:3874))
        (PORT clk (2496:2496:2496) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (982:982:982))
        (PORT clk (2496:2496:2496) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (PORT d[0] (5081:5081:5081) (5152:5152:5152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2483:2483:2483))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3260:3260:3260))
        (PORT clk (2502:2502:2502) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4404:4404:4404))
        (PORT d[1] (2735:2735:2735) (2867:2867:2867))
        (PORT d[2] (4043:4043:4043) (4171:4171:4171))
        (PORT d[3] (2848:2848:2848) (3056:3056:3056))
        (PORT d[4] (3326:3326:3326) (3330:3330:3330))
        (PORT d[5] (3622:3622:3622) (3742:3742:3742))
        (PORT d[6] (3360:3360:3360) (3522:3522:3522))
        (PORT d[7] (3942:3942:3942) (4100:4100:4100))
        (PORT d[8] (3463:3463:3463) (3577:3577:3577))
        (PORT d[9] (2927:2927:2927) (2941:2941:2941))
        (PORT d[10] (4042:4042:4042) (4039:4039:4039))
        (PORT d[11] (2987:2987:2987) (3148:3148:3148))
        (PORT d[12] (5048:5048:5048) (5197:5197:5197))
        (PORT clk (2498:2498:2498) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2680:2680:2680))
        (PORT clk (2498:2498:2498) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2522:2522:2522))
        (PORT d[0] (3346:3346:3346) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2657:2657:2657))
        (PORT clk (2461:2461:2461) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2436:2436:2436))
        (PORT d[1] (2732:2732:2732) (2753:2753:2753))
        (PORT d[2] (2802:2802:2802) (2864:2864:2864))
        (PORT d[3] (2403:2403:2403) (2423:2423:2423))
        (PORT d[4] (2643:2643:2643) (2655:2655:2655))
        (PORT d[5] (3006:3006:3006) (3006:3006:3006))
        (PORT d[6] (2553:2553:2553) (2556:2556:2556))
        (PORT d[7] (2426:2426:2426) (2446:2446:2446))
        (PORT d[8] (2352:2352:2352) (2385:2385:2385))
        (PORT d[9] (4400:4400:4400) (4389:4389:4389))
        (PORT d[10] (2768:2768:2768) (2851:2851:2851))
        (PORT d[11] (2782:2782:2782) (2780:2780:2780))
        (PORT d[12] (2785:2785:2785) (2790:2790:2790))
        (PORT clk (2456:2456:2456) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2819:2819:2819))
        (PORT clk (2456:2456:2456) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2444:2444:2444))
        (PORT d[0] (3311:3311:3311) (3250:3250:3250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2967:2967:2967))
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3505:3505:3505))
        (PORT d[1] (3017:3017:3017) (3067:3067:3067))
        (PORT d[2] (3113:3113:3113) (3168:3168:3168))
        (PORT d[3] (2277:2277:2277) (2361:2361:2361))
        (PORT d[4] (3011:3011:3011) (3060:3060:3060))
        (PORT d[5] (2837:2837:2837) (2860:2860:2860))
        (PORT d[6] (3168:3168:3168) (3183:3183:3183))
        (PORT d[7] (2826:2826:2826) (2857:2857:2857))
        (PORT d[8] (3975:3975:3975) (4242:4242:4242))
        (PORT d[9] (3463:3463:3463) (3640:3640:3640))
        (PORT d[10] (3097:3097:3097) (3106:3106:3106))
        (PORT d[11] (3482:3482:3482) (3507:3507:3507))
        (PORT d[12] (3918:3918:3918) (3972:3972:3972))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2251:2251:2251))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (PORT d[0] (2939:2939:2939) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1857:1857:1857))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2552:2552:2552))
        (PORT d[1] (2661:2661:2661) (2679:2679:2679))
        (PORT d[2] (3466:3466:3466) (3469:3469:3469))
        (PORT d[3] (2330:2330:2330) (2372:2372:2372))
        (PORT d[4] (4038:4038:4038) (4125:4125:4125))
        (PORT d[5] (3652:3652:3652) (3906:3906:3906))
        (PORT d[6] (2795:2795:2795) (2972:2972:2972))
        (PORT d[7] (2802:2802:2802) (2794:2794:2794))
        (PORT d[8] (1975:1975:1975) (2057:2057:2057))
        (PORT d[9] (2465:2465:2465) (2476:2476:2476))
        (PORT d[10] (2393:2393:2393) (2436:2436:2436))
        (PORT d[11] (2614:2614:2614) (2630:2630:2630))
        (PORT d[12] (2195:2195:2195) (2241:2241:2241))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1696:1696:1696))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT d[0] (3706:3706:3706) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2708:2708:2708))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3453:3453:3453))
        (PORT d[1] (3113:3113:3113) (3289:3289:3289))
        (PORT d[2] (3349:3349:3349) (3443:3443:3443))
        (PORT d[3] (2428:2428:2428) (2563:2563:2563))
        (PORT d[4] (3289:3289:3289) (3297:3297:3297))
        (PORT d[5] (2991:2991:2991) (3087:3087:3087))
        (PORT d[6] (3509:3509:3509) (3501:3501:3501))
        (PORT d[7] (3750:3750:3750) (3733:3733:3733))
        (PORT d[8] (2446:2446:2446) (2569:2569:2569))
        (PORT d[9] (3669:3669:3669) (3907:3907:3907))
        (PORT d[10] (3215:3215:3215) (3206:3206:3206))
        (PORT d[11] (3072:3072:3072) (3208:3208:3208))
        (PORT d[12] (4325:4325:4325) (4472:4472:4472))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2442:2442:2442))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (3108:3108:3108) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2674:2674:2674))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2947:2947:2947))
        (PORT d[1] (2486:2486:2486) (2506:2506:2506))
        (PORT d[2] (1674:1674:1674) (1703:1703:1703))
        (PORT d[3] (2286:2286:2286) (2295:2295:2295))
        (PORT d[4] (2028:2028:2028) (2050:2050:2050))
        (PORT d[5] (2340:2340:2340) (2352:2352:2352))
        (PORT d[6] (2353:2353:2353) (2365:2365:2365))
        (PORT d[7] (1412:1412:1412) (1449:1449:1449))
        (PORT d[8] (1928:1928:1928) (2067:2067:2067))
        (PORT d[9] (2947:2947:2947) (2936:2936:2936))
        (PORT d[10] (1944:1944:1944) (1954:1954:1954))
        (PORT d[11] (1684:1684:1684) (1680:1680:1680))
        (PORT d[12] (1696:1696:1696) (1727:1727:1727))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1429:1429:1429))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT d[0] (3067:3067:3067) (2968:2968:2968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4281:4281:4281) (4305:4305:4305))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4273:4273:4273))
        (PORT d[1] (3086:3086:3086) (3236:3236:3236))
        (PORT d[2] (4517:4517:4517) (4695:4695:4695))
        (PORT d[3] (2825:2825:2825) (3033:3033:3033))
        (PORT d[4] (4508:4508:4508) (4543:4543:4543))
        (PORT d[5] (3796:3796:3796) (3956:3956:3956))
        (PORT d[6] (4692:4692:4692) (4893:4893:4893))
        (PORT d[7] (4705:4705:4705) (4931:4931:4931))
        (PORT d[8] (3456:3456:3456) (3584:3584:3584))
        (PORT d[9] (4033:4033:4033) (3947:3947:3947))
        (PORT d[10] (4462:4462:4462) (4500:4500:4500))
        (PORT d[11] (3091:3091:3091) (3268:3268:3268))
        (PORT d[12] (4787:4787:4787) (4967:4967:4967))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4809:4809:4809) (4880:4880:4880))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (PORT d[0] (4972:4972:4972) (4818:4818:4818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (3720:3720:3720))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2452:2452:2452))
        (PORT d[1] (4190:4190:4190) (4265:4265:4265))
        (PORT d[2] (4859:4859:4859) (5133:5133:5133))
        (PORT d[3] (3552:3552:3552) (3572:3572:3572))
        (PORT d[4] (3759:3759:3759) (3706:3706:3706))
        (PORT d[5] (4379:4379:4379) (4294:4294:4294))
        (PORT d[6] (4277:4277:4277) (4520:4520:4520))
        (PORT d[7] (5124:5124:5124) (5350:5350:5350))
        (PORT d[8] (2688:2688:2688) (2874:2874:2874))
        (PORT d[9] (6174:6174:6174) (6204:6204:6204))
        (PORT d[10] (3413:3413:3413) (3530:3530:3530))
        (PORT d[11] (4799:4799:4799) (4896:4896:4896))
        (PORT d[12] (3912:3912:3912) (3911:3911:3911))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1316:1316:1316))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (PORT d[0] (3220:3220:3220) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2260:2260:2260))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2298:2298:2298))
        (PORT d[1] (2264:2264:2264) (2316:2316:2316))
        (PORT d[2] (2367:2367:2367) (2427:2427:2427))
        (PORT d[3] (1943:1943:1943) (2032:2032:2032))
        (PORT d[4] (2538:2538:2538) (2584:2584:2584))
        (PORT d[5] (2201:2201:2201) (2243:2243:2243))
        (PORT d[6] (2440:2440:2440) (2460:2460:2460))
        (PORT d[7] (2172:2172:2172) (2214:2214:2214))
        (PORT d[8] (2243:2243:2243) (2289:2289:2289))
        (PORT d[9] (2320:2320:2320) (2362:2362:2362))
        (PORT d[10] (2737:2737:2737) (2748:2748:2748))
        (PORT d[11] (2138:2138:2138) (2177:2177:2177))
        (PORT d[12] (3802:3802:3802) (3832:3832:3832))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1632:1632:1632))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT d[0] (2328:2328:2328) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1183:1183:1183))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1912:1912:1912))
        (PORT d[1] (1587:1587:1587) (1619:1619:1619))
        (PORT d[2] (2775:2775:2775) (2786:2786:2786))
        (PORT d[3] (1637:1637:1637) (1680:1680:1680))
        (PORT d[4] (3595:3595:3595) (3669:3669:3669))
        (PORT d[5] (2111:2111:2111) (2108:2108:2108))
        (PORT d[6] (3533:3533:3533) (3732:3732:3732))
        (PORT d[7] (2098:2098:2098) (2099:2099:2099))
        (PORT d[8] (1944:1944:1944) (2032:2032:2032))
        (PORT d[9] (1593:1593:1593) (1641:1641:1641))
        (PORT d[10] (1652:1652:1652) (1696:1696:1696))
        (PORT d[11] (1892:1892:1892) (1909:1909:1909))
        (PORT d[12] (2518:2518:2518) (2564:2564:2564))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (2858:2858:2858))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (2351:2351:2351) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2885:2885:2885))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4556:4556:4556) (4618:4618:4618))
        (PORT d[1] (2717:2717:2717) (2851:2851:2851))
        (PORT d[2] (3763:3763:3763) (3901:3901:3901))
        (PORT d[3] (2764:2764:2764) (2938:2938:2938))
        (PORT d[4] (2650:2650:2650) (2662:2662:2662))
        (PORT d[5] (3555:3555:3555) (3653:3653:3653))
        (PORT d[6] (4580:4580:4580) (4569:4569:4569))
        (PORT d[7] (3461:3461:3461) (3616:3616:3616))
        (PORT d[8] (3088:3088:3088) (3198:3198:3198))
        (PORT d[9] (2494:2494:2494) (2505:2505:2505))
        (PORT d[10] (3627:3627:3627) (3622:3622:3622))
        (PORT d[11] (2678:2678:2678) (2813:2813:2813))
        (PORT d[12] (4677:4677:4677) (4824:4824:4824))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2818:2818:2818))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (PORT d[0] (3264:3264:3264) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2353:2353:2353))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2051:2051:2051))
        (PORT d[1] (2055:2055:2055) (2085:2085:2085))
        (PORT d[2] (3538:3538:3538) (3591:3591:3591))
        (PORT d[3] (1993:1993:1993) (2017:2017:2017))
        (PORT d[4] (2261:2261:2261) (2274:2274:2274))
        (PORT d[5] (2047:2047:2047) (2050:2050:2050))
        (PORT d[6] (4311:4311:4311) (4554:4554:4554))
        (PORT d[7] (2413:2413:2413) (2418:2418:2418))
        (PORT d[8] (2732:2732:2732) (2868:2868:2868))
        (PORT d[9] (5157:5157:5157) (5146:5146:5146))
        (PORT d[10] (2973:2973:2973) (3005:3005:3005))
        (PORT d[11] (2094:2094:2094) (2096:2096:2096))
        (PORT d[12] (2046:2046:2046) (2054:2054:2054))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2407:2407:2407))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (PORT d[0] (2692:2692:2692) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1607:1607:1607))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1534:1534:1534))
        (PORT d[1] (1865:1865:1865) (1913:1913:1913))
        (PORT d[2] (1618:1618:1618) (1673:1673:1673))
        (PORT d[3] (1637:1637:1637) (1676:1676:1676))
        (PORT d[4] (1541:1541:1541) (1597:1597:1597))
        (PORT d[5] (1176:1176:1176) (1222:1222:1222))
        (PORT d[6] (2256:2256:2256) (2299:2299:2299))
        (PORT d[7] (1515:1515:1515) (1569:1569:1569))
        (PORT d[8] (1277:1277:1277) (1345:1345:1345))
        (PORT d[9] (1547:1547:1547) (1596:1596:1596))
        (PORT d[10] (1778:1778:1778) (1816:1816:1816))
        (PORT d[11] (2150:2150:2150) (2184:2184:2184))
        (PORT d[12] (3862:3862:3862) (3923:3923:3923))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1330:1330:1330))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT d[0] (2007:2007:2007) (1947:1947:1947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1110:1110:1110))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1220:1220:1220))
        (PORT d[1] (1214:1214:1214) (1248:1248:1248))
        (PORT d[2] (2384:2384:2384) (2389:2389:2389))
        (PORT d[3] (1185:1185:1185) (1223:1223:1223))
        (PORT d[4] (2864:2864:2864) (2939:2939:2939))
        (PORT d[5] (2042:2042:2042) (2033:2033:2033))
        (PORT d[6] (1487:1487:1487) (1524:1524:1524))
        (PORT d[7] (1438:1438:1438) (1458:1458:1458))
        (PORT d[8] (2004:2004:2004) (2094:2094:2094))
        (PORT d[9] (1806:1806:1806) (1829:1829:1829))
        (PORT d[10] (1270:1270:1270) (1316:1316:1316))
        (PORT d[11] (1439:1439:1439) (1452:1452:1452))
        (PORT d[12] (1842:1842:1842) (1851:1851:1851))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1386:1386:1386))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (2325:2325:2325) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1253:1253:1253))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1548:1548:1548))
        (PORT d[1] (1533:1533:1533) (1570:1570:1570))
        (PORT d[2] (1619:1619:1619) (1675:1675:1675))
        (PORT d[3] (1601:1601:1601) (1686:1686:1686))
        (PORT d[4] (1541:1541:1541) (1596:1596:1596))
        (PORT d[5] (1201:1201:1201) (1249:1249:1249))
        (PORT d[6] (2211:2211:2211) (2251:2251:2251))
        (PORT d[7] (1830:1830:1830) (1878:1878:1878))
        (PORT d[8] (1316:1316:1316) (1382:1382:1382))
        (PORT d[9] (1420:1420:1420) (1455:1455:1455))
        (PORT d[10] (2106:2106:2106) (2134:2134:2134))
        (PORT d[11] (1743:1743:1743) (1780:1780:1780))
        (PORT d[12] (3841:3841:3841) (3901:3901:3901))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1344:1344:1344))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (PORT d[0] (2036:2036:2036) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1136:1136:1136))
        (PORT clk (2520:2520:2520) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (871:871:871) (913:913:913))
        (PORT d[1] (877:877:877) (918:918:918))
        (PORT d[2] (2033:2033:2033) (2034:2034:2034))
        (PORT d[3] (1406:1406:1406) (1420:1420:1420))
        (PORT d[4] (2144:2144:2144) (2217:2217:2217))
        (PORT d[5] (1094:1094:1094) (1114:1114:1114))
        (PORT d[6] (1525:1525:1525) (1557:1557:1557))
        (PORT d[7] (2011:2011:2011) (2005:2005:2005))
        (PORT d[8] (864:864:864) (906:906:906))
        (PORT d[9] (837:837:837) (882:882:882))
        (PORT d[10] (925:925:925) (976:976:976))
        (PORT d[11] (1089:1089:1089) (1107:1107:1107))
        (PORT d[12] (825:825:825) (866:866:866))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2495:2495:2495))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (PORT d[0] (1641:1641:1641) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2244:2244:2244))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2581:2581:2581))
        (PORT d[1] (2263:2263:2263) (2315:2315:2315))
        (PORT d[2] (2376:2376:2376) (2439:2439:2439))
        (PORT d[3] (1946:1946:1946) (2033:2033:2033))
        (PORT d[4] (2261:2261:2261) (2321:2321:2321))
        (PORT d[5] (2182:2182:2182) (2220:2220:2220))
        (PORT d[6] (2510:2510:2510) (2536:2536:2536))
        (PORT d[7] (2396:2396:2396) (2424:2424:2424))
        (PORT d[8] (2607:2607:2607) (2647:2647:2647))
        (PORT d[9] (2302:2302:2302) (2342:2342:2342))
        (PORT d[10] (2726:2726:2726) (2736:2736:2736))
        (PORT d[11] (2503:2503:2503) (2540:2540:2540))
        (PORT d[12] (3234:3234:3234) (3300:3300:3300))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1879:1879:1879))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (2312:2312:2312) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1117:1117:1117))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1942:1942:1942))
        (PORT d[1] (1958:1958:1958) (1990:1990:1990))
        (PORT d[2] (2768:2768:2768) (2775:2775:2775))
        (PORT d[3] (1598:1598:1598) (1640:1640:1640))
        (PORT d[4] (3294:3294:3294) (3383:3383:3383))
        (PORT d[5] (2443:2443:2443) (2426:2426:2426))
        (PORT d[6] (3509:3509:3509) (3705:3705:3705))
        (PORT d[7] (2099:2099:2099) (2100:2100:2100))
        (PORT d[8] (2324:2324:2324) (2414:2414:2414))
        (PORT d[9] (1987:1987:1987) (2032:2032:2032))
        (PORT d[10] (1997:1997:1997) (2039:2039:2039))
        (PORT d[11] (2238:2238:2238) (2258:2258:2258))
        (PORT d[12] (2479:2479:2479) (2521:2521:2521))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1376:1376:1376))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT d[0] (2660:2660:2660) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1236:1236:1236))
        (PORT clk (2558:2558:2558) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1538:1538:1538))
        (PORT d[1] (1876:1876:1876) (1922:1922:1922))
        (PORT d[2] (1567:1567:1567) (1618:1618:1618))
        (PORT d[3] (1574:1574:1574) (1621:1621:1621))
        (PORT d[4] (1219:1219:1219) (1273:1273:1273))
        (PORT d[5] (1151:1151:1151) (1195:1195:1195))
        (PORT d[6] (1889:1889:1889) (1933:1933:1933))
        (PORT d[7] (1861:1861:1861) (1916:1916:1916))
        (PORT d[8] (1334:1334:1334) (1400:1400:1400))
        (PORT d[9] (1141:1141:1141) (1186:1186:1186))
        (PORT d[10] (2160:2160:2160) (2195:2195:2195))
        (PORT d[11] (2035:2035:2035) (2057:2057:2057))
        (PORT d[12] (3848:3848:3848) (3907:3907:3907))
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1241:1241:1241))
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2587:2587:2587))
        (PORT d[0] (1700:1700:1700) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1458:1458:1458))
        (PORT clk (2517:2517:2517) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1197:1197:1197))
        (PORT d[1] (1229:1229:1229) (1265:1265:1265))
        (PORT d[2] (2024:2024:2024) (2025:2025:2025))
        (PORT d[3] (2101:2101:2101) (2093:2093:2093))
        (PORT d[4] (2096:2096:2096) (2180:2180:2180))
        (PORT d[5] (1716:1716:1716) (1712:1712:1712))
        (PORT d[6] (1843:1843:1843) (1877:1877:1877))
        (PORT d[7] (1434:1434:1434) (1452:1452:1452))
        (PORT d[8] (1217:1217:1217) (1253:1253:1253))
        (PORT d[9] (1510:1510:1510) (1531:1531:1531))
        (PORT d[10] (1298:1298:1298) (1342:1342:1342))
        (PORT d[11] (1475:1475:1475) (1491:1491:1491))
        (PORT d[12] (1822:1822:1822) (1830:1830:1830))
        (PORT clk (2512:2512:2512) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2228:2228:2228))
        (PORT clk (2512:2512:2512) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (PORT d[0] (2860:2860:2860) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4563:4563:4563))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4300:4300:4300))
        (PORT d[1] (3131:3131:3131) (3306:3306:3306))
        (PORT d[2] (4200:4200:4200) (4369:4369:4369))
        (PORT d[3] (2873:2873:2873) (3069:3069:3069))
        (PORT d[4] (4849:4849:4849) (4878:4878:4878))
        (PORT d[5] (3410:3410:3410) (3573:3573:3573))
        (PORT d[6] (4426:4426:4426) (4647:4647:4647))
        (PORT d[7] (4372:4372:4372) (4604:4604:4604))
        (PORT d[8] (3102:3102:3102) (3237:3237:3237))
        (PORT d[9] (3709:3709:3709) (3638:3638:3638))
        (PORT d[10] (4142:4142:4142) (4151:4151:4151))
        (PORT d[11] (3076:3076:3076) (3253:3253:3253))
        (PORT d[12] (4772:4772:4772) (4953:4953:4953))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3667:3667:3667))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT d[0] (2785:2785:2785) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3337:3337:3337))
        (PORT clk (2517:2517:2517) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2543:2543:2543))
        (PORT d[1] (3172:3172:3172) (3263:3263:3263))
        (PORT d[2] (4264:4264:4264) (4552:4552:4552))
        (PORT d[3] (3205:3205:3205) (3230:3230:3230))
        (PORT d[4] (3784:3784:3784) (3734:3734:3734))
        (PORT d[5] (4749:4749:4749) (4665:4665:4665))
        (PORT d[6] (3925:3925:3925) (4172:4172:4172))
        (PORT d[7] (5468:5468:5468) (5686:5686:5686))
        (PORT d[8] (2732:2732:2732) (2894:2894:2894))
        (PORT d[9] (6230:6230:6230) (6288:6288:6288))
        (PORT d[10] (3805:3805:3805) (3920:3920:3920))
        (PORT d[11] (4536:4536:4536) (4643:4643:4643))
        (PORT d[12] (4128:4128:4128) (4132:4132:4132))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3524:3524:3524))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT d[0] (4999:4999:4999) (4795:4795:4795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5284:5284:5284) (5132:5132:5132))
        (PORT clk (2470:2470:2470) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4950:4950:4950))
        (PORT d[1] (3405:3405:3405) (3552:3552:3552))
        (PORT d[2] (5031:5031:5031) (5305:5305:5305))
        (PORT d[3] (3146:3146:3146) (3291:3291:3291))
        (PORT d[4] (2923:2923:2923) (2976:2976:2976))
        (PORT d[5] (4620:4620:4620) (4835:4835:4835))
        (PORT d[6] (3570:3570:3570) (3651:3651:3651))
        (PORT d[7] (3941:3941:3941) (4081:4081:4081))
        (PORT d[8] (4686:4686:4686) (4980:4980:4980))
        (PORT d[9] (2400:2400:2400) (2555:2555:2555))
        (PORT d[10] (2049:2049:2049) (2189:2189:2189))
        (PORT d[11] (3389:3389:3389) (3585:3585:3585))
        (PORT d[12] (2819:2819:2819) (2910:2910:2910))
        (PORT clk (2466:2466:2466) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (3944:3944:3944))
        (PORT clk (2466:2466:2466) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2490:2490:2490))
        (PORT d[0] (3216:3216:3216) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (4012:4012:4012))
        (PORT clk (2429:2429:2429) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3268:3268:3268))
        (PORT d[1] (3214:3214:3214) (3248:3248:3248))
        (PORT d[2] (3401:3401:3401) (3604:3604:3604))
        (PORT d[3] (3452:3452:3452) (3484:3484:3484))
        (PORT d[4] (5161:5161:5161) (5229:5229:5229))
        (PORT d[5] (2916:2916:2916) (3047:3047:3047))
        (PORT d[6] (2805:2805:2805) (2968:2968:2968))
        (PORT d[7] (3121:3121:3121) (3181:3181:3181))
        (PORT d[8] (2671:2671:2671) (2824:2824:2824))
        (PORT d[9] (4421:4421:4421) (4421:4421:4421))
        (PORT d[10] (3645:3645:3645) (3691:3691:3691))
        (PORT d[11] (4031:4031:4031) (4031:4031:4031))
        (PORT d[12] (2947:2947:2947) (3026:3026:3026))
        (PORT clk (2424:2424:2424) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1369:1369:1369))
        (PORT clk (2424:2424:2424) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2412:2412:2412))
        (PORT d[0] (3055:3055:3055) (3049:3049:3049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2405:2405:2405))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4654:4654:4654) (4515:4515:4515))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4460:4460:4460))
        (PORT d[1] (3720:3720:3720) (3838:3838:3838))
        (PORT d[2] (5033:5033:5033) (5270:5270:5270))
        (PORT d[3] (2749:2749:2749) (2886:2886:2886))
        (PORT d[4] (2523:2523:2523) (2571:2571:2571))
        (PORT d[5] (3898:3898:3898) (4123:4123:4123))
        (PORT d[6] (3277:3277:3277) (3359:3359:3359))
        (PORT d[7] (4350:4350:4350) (4496:4496:4496))
        (PORT d[8] (4724:4724:4724) (4990:4990:4990))
        (PORT d[9] (2342:2342:2342) (2466:2466:2466))
        (PORT d[10] (1968:1968:1968) (2069:2069:2069))
        (PORT d[11] (3738:3738:3738) (3929:3929:3929))
        (PORT d[12] (4727:4727:4727) (4840:4840:4840))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2961:2961:2961))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (PORT d[0] (3925:3925:3925) (3818:3818:3818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (3939:3939:3939))
        (PORT clk (2494:2494:2494) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3116:3116:3116))
        (PORT d[1] (3409:3409:3409) (3454:3454:3454))
        (PORT d[2] (4111:4111:4111) (4297:4297:4297))
        (PORT d[3] (3778:3778:3778) (3753:3753:3753))
        (PORT d[4] (3894:3894:3894) (3994:3994:3994))
        (PORT d[5] (3469:3469:3469) (3621:3621:3621))
        (PORT d[6] (3425:3425:3425) (3578:3578:3578))
        (PORT d[7] (3741:3741:3741) (3799:3799:3799))
        (PORT d[8] (2822:2822:2822) (2991:2991:2991))
        (PORT d[9] (3673:3673:3673) (3675:3675:3675))
        (PORT d[10] (2934:2934:2934) (2985:2985:2985))
        (PORT d[11] (4422:4422:4422) (4292:4292:4292))
        (PORT d[12] (3339:3339:3339) (3374:3374:3374))
        (PORT clk (2489:2489:2489) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1055:1055:1055))
        (PORT clk (2489:2489:2489) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (PORT d[0] (3997:3997:3997) (3819:3819:3819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5686:5686:5686) (5528:5528:5528))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4443:4443:4443))
        (PORT d[1] (3374:3374:3374) (3572:3572:3572))
        (PORT d[2] (5004:5004:5004) (5268:5268:5268))
        (PORT d[3] (1986:1986:1986) (2108:2108:2108))
        (PORT d[4] (4060:4060:4060) (3982:3982:3982))
        (PORT d[5] (3824:3824:3824) (3737:3737:3737))
        (PORT d[6] (3768:3768:3768) (3835:3835:3835))
        (PORT d[7] (3811:3811:3811) (3956:3956:3956))
        (PORT d[8] (3626:3626:3626) (3867:3867:3867))
        (PORT d[9] (3864:3864:3864) (3944:3944:3944))
        (PORT d[10] (3428:3428:3428) (3637:3637:3637))
        (PORT d[11] (3415:3415:3415) (3610:3610:3610))
        (PORT d[12] (4643:4643:4643) (4709:4709:4709))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3457:3457:3457))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (4498:4498:4498) (4281:4281:4281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3566:3566:3566))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2946:2946:2946))
        (PORT d[1] (3395:3395:3395) (3442:3442:3442))
        (PORT d[2] (4550:4550:4550) (4822:4822:4822))
        (PORT d[3] (5520:5520:5520) (5474:5474:5474))
        (PORT d[4] (3312:3312:3312) (3474:3474:3474))
        (PORT d[5] (3465:3465:3465) (3661:3661:3661))
        (PORT d[6] (2318:2318:2318) (2433:2433:2433))
        (PORT d[7] (3484:3484:3484) (3549:3549:3549))
        (PORT d[8] (2458:2458:2458) (2629:2629:2629))
        (PORT d[9] (3260:3260:3260) (3325:3325:3325))
        (PORT d[10] (3053:3053:3053) (3203:3203:3203))
        (PORT d[11] (3696:3696:3696) (3712:3712:3712))
        (PORT d[12] (2961:2961:2961) (3033:3033:3033))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1762:1762:1762))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (3915:3915:3915) (3722:3722:3722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2515:2515:2515))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2344:2344:2344))
        (PORT d[1] (2954:2954:2954) (3037:3037:3037))
        (PORT d[2] (2347:2347:2347) (2391:2391:2391))
        (PORT d[3] (2341:2341:2341) (2391:2391:2391))
        (PORT d[4] (2315:2315:2315) (2365:2365:2365))
        (PORT d[5] (2612:2612:2612) (2654:2654:2654))
        (PORT d[6] (2223:2223:2223) (2264:2264:2264))
        (PORT d[7] (2228:2228:2228) (2263:2263:2263))
        (PORT d[8] (2308:2308:2308) (2364:2364:2364))
        (PORT d[9] (2816:2816:2816) (2838:2838:2838))
        (PORT d[10] (2366:2366:2366) (2540:2540:2540))
        (PORT d[11] (3453:3453:3453) (3660:3660:3660))
        (PORT d[12] (2667:2667:2667) (2665:2665:2665))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2718:2718:2718))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (3054:3054:3054) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3219:3219:3219))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2203:2203:2203))
        (PORT d[1] (3116:3116:3116) (3155:3155:3155))
        (PORT d[2] (2616:2616:2616) (2729:2729:2729))
        (PORT d[3] (3544:3544:3544) (3554:3554:3554))
        (PORT d[4] (2478:2478:2478) (2593:2593:2593))
        (PORT d[5] (2574:2574:2574) (2683:2683:2683))
        (PORT d[6] (3397:3397:3397) (3365:3365:3365))
        (PORT d[7] (4612:4612:4612) (4728:4728:4728))
        (PORT d[8] (2905:2905:2905) (2938:2938:2938))
        (PORT d[9] (3385:3385:3385) (3400:3400:3400))
        (PORT d[10] (3198:3198:3198) (3289:3289:3289))
        (PORT d[11] (3336:3336:3336) (3350:3350:3350))
        (PORT d[12] (3390:3390:3390) (3399:3399:3399))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1657:1657:1657))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (PORT d[0] (3070:3070:3070) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2658:2658:2658))
        (PORT clk (2531:2531:2531) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3840:3840:3840))
        (PORT d[1] (3112:3112:3112) (3279:3279:3279))
        (PORT d[2] (3410:3410:3410) (3508:3508:3508))
        (PORT d[3] (2436:2436:2436) (2571:2571:2571))
        (PORT d[4] (3318:3318:3318) (3325:3325:3325))
        (PORT d[5] (2991:2991:2991) (3090:3090:3090))
        (PORT d[6] (3862:3862:3862) (3851:3851:3851))
        (PORT d[7] (4174:4174:4174) (4151:4151:4151))
        (PORT d[8] (2751:2751:2751) (2863:2863:2863))
        (PORT d[9] (2834:2834:2834) (2843:2843:2843))
        (PORT d[10] (3193:3193:3193) (3182:3182:3182))
        (PORT d[11] (3063:3063:3063) (3198:3198:3198))
        (PORT d[12] (4608:4608:4608) (4755:4755:4755))
        (PORT clk (2527:2527:2527) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2586:2586:2586))
        (PORT clk (2527:2527:2527) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (PORT d[0] (3296:3296:3296) (3259:3259:3259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2997:2997:2997))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2882:2882:2882))
        (PORT d[1] (2804:2804:2804) (2812:2812:2812))
        (PORT d[2] (2070:2070:2070) (2095:2095:2095))
        (PORT d[3] (2265:2265:2265) (2272:2272:2272))
        (PORT d[4] (2715:2715:2715) (2717:2717:2717))
        (PORT d[5] (1671:1671:1671) (1680:1680:1680))
        (PORT d[6] (3910:3910:3910) (4148:4148:4148))
        (PORT d[7] (1653:1653:1653) (1685:1685:1685))
        (PORT d[8] (2075:2075:2075) (2222:2222:2222))
        (PORT d[9] (1930:1930:1930) (1938:1938:1938))
        (PORT d[10] (1602:1602:1602) (1612:1612:1612))
        (PORT d[11] (2441:2441:2441) (2440:2440:2440))
        (PORT d[12] (1655:1655:1655) (1675:1675:1675))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (993:993:993))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (2666:2666:2666) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1912:1912:1912))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2328:2328:2328))
        (PORT d[1] (2254:2254:2254) (2305:2305:2305))
        (PORT d[2] (2325:2325:2325) (2383:2383:2383))
        (PORT d[3] (1903:1903:1903) (1988:1988:1988))
        (PORT d[4] (2245:2245:2245) (2289:2289:2289))
        (PORT d[5] (2207:2207:2207) (2250:2250:2250))
        (PORT d[6] (2445:2445:2445) (2466:2466:2466))
        (PORT d[7] (2093:2093:2093) (2127:2127:2127))
        (PORT d[8] (2211:2211:2211) (2252:2252:2252))
        (PORT d[9] (1924:1924:1924) (1967:1967:1967))
        (PORT d[10] (2524:2524:2524) (2547:2547:2547))
        (PORT d[11] (2456:2456:2456) (2492:2492:2492))
        (PORT d[12] (3809:3809:3809) (3838:3838:3838))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1540:1540:1540))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT d[0] (2494:2494:2494) (2400:2400:2400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1137:1137:1137))
        (PORT clk (2492:2492:2492) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1623:1623:1623))
        (PORT d[1] (1866:1866:1866) (1885:1885:1885))
        (PORT d[2] (2760:2760:2760) (2767:2767:2767))
        (PORT d[3] (1636:1636:1636) (1679:1679:1679))
        (PORT d[4] (2905:2905:2905) (2992:2992:2992))
        (PORT d[5] (2070:2070:2070) (2067:2067:2067))
        (PORT d[6] (1885:1885:1885) (1919:1919:1919))
        (PORT d[7] (2377:2377:2377) (2375:2375:2375))
        (PORT d[8] (2248:2248:2248) (2327:2327:2327))
        (PORT d[9] (1623:1623:1623) (1675:1675:1675))
        (PORT d[10] (1651:1651:1651) (1695:1695:1695))
        (PORT d[11] (1865:1865:1865) (1881:1881:1881))
        (PORT d[12] (1842:1842:1842) (1898:1898:1898))
        (PORT clk (2487:2487:2487) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1467:1467:1467))
        (PORT clk (2487:2487:2487) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (PORT d[0] (2789:2789:2789) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2927:2927:2927))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2999:2999:2999))
        (PORT d[1] (3018:3018:3018) (3069:3069:3069))
        (PORT d[2] (3106:3106:3106) (3160:3160:3160))
        (PORT d[3] (1939:1939:1939) (2031:2031:2031))
        (PORT d[4] (2984:2984:2984) (3032:3032:3032))
        (PORT d[5] (2483:2483:2483) (2515:2515:2515))
        (PORT d[6] (3189:3189:3189) (3205:3205:3205))
        (PORT d[7] (2828:2828:2828) (2862:2862:2862))
        (PORT d[8] (2961:2961:2961) (2996:2996:2996))
        (PORT d[9] (3765:3765:3765) (3938:3938:3938))
        (PORT d[10] (3086:3086:3086) (3094:3094:3094))
        (PORT d[11] (3208:3208:3208) (3233:3233:3233))
        (PORT d[12] (3532:3532:3532) (3647:3647:3647))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2184:2184:2184))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (2889:2889:2889) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1856:1856:1856))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2286:2286:2286))
        (PORT d[1] (2315:2315:2315) (2345:2345:2345))
        (PORT d[2] (3438:3438:3438) (3439:3439:3439))
        (PORT d[3] (2329:2329:2329) (2372:2372:2372))
        (PORT d[4] (4038:4038:4038) (4122:4122:4122))
        (PORT d[5] (4005:4005:4005) (4252:4252:4252))
        (PORT d[6] (2532:2532:2532) (2552:2552:2552))
        (PORT d[7] (2790:2790:2790) (2781:2781:2781))
        (PORT d[8] (1605:1605:1605) (1703:1703:1703))
        (PORT d[9] (2492:2492:2492) (2503:2503:2503))
        (PORT d[10] (2366:2366:2366) (2408:2408:2408))
        (PORT d[11] (2587:2587:2587) (2602:2602:2602))
        (PORT d[12] (1856:1856:1856) (1916:1916:1916))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1505:1505:1505))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT d[0] (4474:4474:4474) (4532:4532:4532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5320:5320:5320) (5180:5180:5180))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4482:4482:4482))
        (PORT d[1] (3385:3385:3385) (3511:3511:3511))
        (PORT d[2] (5000:5000:5000) (5260:5260:5260))
        (PORT d[3] (2400:2400:2400) (2525:2525:2525))
        (PORT d[4] (3379:3379:3379) (3304:3304:3304))
        (PORT d[5] (3126:3126:3126) (3047:3047:3047))
        (PORT d[6] (2323:2323:2323) (2434:2434:2434))
        (PORT d[7] (3231:3231:3231) (3357:3357:3357))
        (PORT d[8] (3956:3956:3956) (4190:4190:4190))
        (PORT d[9] (3401:3401:3401) (3501:3501:3501))
        (PORT d[10] (3573:3573:3573) (3481:3481:3481))
        (PORT d[11] (3636:3636:3636) (3734:3734:3734))
        (PORT d[12] (3944:3944:3944) (4065:4065:4065))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2512:2512:2512))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (3875:3875:3875) (3664:3664:3664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3262:3262:3262))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3205:3205:3205))
        (PORT d[1] (3081:3081:3081) (3144:3144:3144))
        (PORT d[2] (4821:4821:4821) (5004:5004:5004))
        (PORT d[3] (4097:4097:4097) (4077:4077:4077))
        (PORT d[4] (3232:3232:3232) (3358:3358:3358))
        (PORT d[5] (3069:3069:3069) (3207:3207:3207))
        (PORT d[6] (2893:2893:2893) (2944:2944:2944))
        (PORT d[7] (3441:3441:3441) (3482:3482:3482))
        (PORT d[8] (3266:3266:3266) (3310:3310:3310))
        (PORT d[9] (3809:3809:3809) (3813:3813:3813))
        (PORT d[10] (2252:2252:2252) (2313:2313:2313))
        (PORT d[11] (4070:4070:4070) (3949:3949:3949))
        (PORT d[12] (3177:3177:3177) (3207:3207:3207))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1235:1235:1235))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT d[0] (3032:3032:3032) (2968:2968:2968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4119:4119:4119))
        (PORT clk (2555:2555:2555) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3739:3739:3739))
        (PORT d[1] (3379:3379:3379) (3528:3528:3528))
        (PORT d[2] (2439:2439:2439) (2454:2454:2454))
        (PORT d[3] (2311:2311:2311) (2407:2407:2407))
        (PORT d[4] (2962:2962:2962) (2932:2932:2932))
        (PORT d[5] (2649:2649:2649) (2613:2613:2613))
        (PORT d[6] (2598:2598:2598) (2689:2689:2689))
        (PORT d[7] (2817:2817:2817) (2903:2903:2903))
        (PORT d[8] (3469:3469:3469) (3462:3462:3462))
        (PORT d[9] (3379:3379:3379) (3525:3525:3525))
        (PORT d[10] (2412:2412:2412) (2530:2530:2530))
        (PORT d[11] (3620:3620:3620) (3749:3749:3749))
        (PORT d[12] (3582:3582:3582) (3600:3600:3600))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1555:1555:1555))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (PORT d[0] (2236:2236:2236) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (2893:2893:2893))
        (PORT clk (2514:2514:2514) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3669:3669:3669))
        (PORT d[1] (3384:3384:3384) (3366:3366:3366))
        (PORT d[2] (3770:3770:3770) (3983:3983:3983))
        (PORT d[3] (3440:3440:3440) (3388:3388:3388))
        (PORT d[4] (4197:4197:4197) (4251:4251:4251))
        (PORT d[5] (3814:3814:3814) (3996:3996:3996))
        (PORT d[6] (2696:2696:2696) (2776:2776:2776))
        (PORT d[7] (4689:4689:4689) (4791:4791:4791))
        (PORT d[8] (2222:2222:2222) (2289:2289:2289))
        (PORT d[9] (3580:3580:3580) (3527:3527:3527))
        (PORT d[10] (2560:2560:2560) (2631:2631:2631))
        (PORT d[11] (2952:2952:2952) (2942:2942:2942))
        (PORT d[12] (2609:2609:2609) (2666:2666:2666))
        (PORT clk (2509:2509:2509) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2436:2436:2436))
        (PORT clk (2509:2509:2509) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2508:2508:2508))
        (PORT d[0] (2325:2325:2325) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5340:5340:5340) (5188:5188:5188))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4600:4600:4600) (4764:4764:4764))
        (PORT d[1] (3732:3732:3732) (3839:3839:3839))
        (PORT d[2] (4998:4998:4998) (5243:5243:5243))
        (PORT d[3] (2692:2692:2692) (2810:2810:2810))
        (PORT d[4] (3711:3711:3711) (3634:3634:3634))
        (PORT d[5] (3429:3429:3429) (3342:3342:3342))
        (PORT d[6] (2954:2954:2954) (3043:3043:3043))
        (PORT d[7] (3231:3231:3231) (3355:3355:3355))
        (PORT d[8] (3949:3949:3949) (4181:4181:4181))
        (PORT d[9] (3432:3432:3432) (3541:3541:3541))
        (PORT d[10] (3841:3841:3841) (4045:4045:4045))
        (PORT d[11] (3385:3385:3385) (3580:3580:3580))
        (PORT d[12] (3965:3965:3965) (4085:4085:4085))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3463:3463:3463))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT d[0] (3390:3390:3390) (3208:3208:3208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3621:3621:3621))
        (PORT clk (2497:2497:2497) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3513:3513:3513))
        (PORT d[1] (3383:3383:3383) (3439:3439:3439))
        (PORT d[2] (4834:4834:4834) (5019:5019:5019))
        (PORT d[3] (4103:4103:4103) (4084:4084:4084))
        (PORT d[4] (3651:3651:3651) (3804:3804:3804))
        (PORT d[5] (3471:3471:3471) (3609:3609:3609))
        (PORT d[6] (2938:2938:2938) (2996:2996:2996))
        (PORT d[7] (3442:3442:3442) (3483:3483:3483))
        (PORT d[8] (3304:3304:3304) (3352:3352:3352))
        (PORT d[9] (3817:3817:3817) (3821:3821:3821))
        (PORT d[10] (3408:3408:3408) (3557:3557:3557))
        (PORT d[11] (4076:4076:4076) (3962:3962:3962))
        (PORT d[12] (3173:3173:3173) (3200:3200:3200))
        (PORT clk (2492:2492:2492) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1643:1643:1643))
        (PORT clk (2492:2492:2492) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT d[0] (3036:3036:3036) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2648:2648:2648))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5454:5454:5454) (5698:5698:5698))
        (PORT d[1] (3394:3394:3394) (3563:3563:3563))
        (PORT d[2] (2060:2060:2060) (2064:2064:2064))
        (PORT d[3] (3334:3334:3334) (3455:3455:3455))
        (PORT d[4] (2737:2737:2737) (2708:2708:2708))
        (PORT d[5] (3987:3987:3987) (3917:3917:3917))
        (PORT d[6] (2955:2955:2955) (3090:3090:3090))
        (PORT d[7] (4114:4114:4114) (4247:4247:4247))
        (PORT d[8] (3077:3077:3077) (3063:3063:3063))
        (PORT d[9] (2428:2428:2428) (2584:2584:2584))
        (PORT d[10] (2017:2017:2017) (2124:2124:2124))
        (PORT d[11] (3645:3645:3645) (3768:3768:3768))
        (PORT d[12] (2737:2737:2737) (2733:2733:2733))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2648:2648:2648))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (PORT d[0] (3751:3751:3751) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3571:3571:3571))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3776:3776:3776))
        (PORT d[1] (3800:3800:3800) (3906:3906:3906))
        (PORT d[2] (3257:3257:3257) (3393:3393:3393))
        (PORT d[3] (3409:3409:3409) (3351:3351:3351))
        (PORT d[4] (3461:3461:3461) (3516:3516:3516))
        (PORT d[5] (2966:2966:2966) (3046:3046:3046))
        (PORT d[6] (2374:2374:2374) (2505:2505:2505))
        (PORT d[7] (3146:3146:3146) (3215:3215:3215))
        (PORT d[8] (2456:2456:2456) (2626:2626:2626))
        (PORT d[9] (3371:3371:3371) (3337:3337:3337))
        (PORT d[10] (2900:2900:2900) (2990:2990:2990))
        (PORT d[11] (3231:3231:3231) (3210:3210:3210))
        (PORT d[12] (3031:3031:3031) (3161:3161:3161))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1551:1551:1551))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (PORT d[0] (2703:2703:2703) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2569:2569:2569))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4216:4216:4216))
        (PORT d[1] (2705:2705:2705) (2839:2839:2839))
        (PORT d[2] (4103:4103:4103) (4222:4222:4222))
        (PORT d[3] (2796:2796:2796) (2970:2970:2970))
        (PORT d[4] (2271:2271:2271) (2286:2286:2286))
        (PORT d[5] (3340:3340:3340) (3436:3436:3436))
        (PORT d[6] (4241:4241:4241) (4236:4236:4236))
        (PORT d[7] (3610:3610:3610) (3770:3770:3770))
        (PORT d[8] (2439:2439:2439) (2559:2559:2559))
        (PORT d[9] (2451:2451:2451) (2457:2457:2457))
        (PORT d[10] (3267:3267:3267) (3263:3263:3263))
        (PORT d[11] (2523:2523:2523) (2652:2652:2652))
        (PORT d[12] (4322:4322:4322) (4470:4470:4470))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2489:2489:2489))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (PORT d[0] (2712:2712:2712) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3379:3379:3379))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2143:2143:2143))
        (PORT d[1] (1670:1670:1670) (1691:1691:1691))
        (PORT d[2] (1979:1979:1979) (1997:1997:1997))
        (PORT d[3] (1652:1652:1652) (1679:1679:1679))
        (PORT d[4] (2058:2058:2058) (2071:2071:2071))
        (PORT d[5] (1719:1719:1719) (1731:1731:1731))
        (PORT d[6] (3925:3925:3925) (4167:4167:4167))
        (PORT d[7] (1743:1743:1743) (1765:1765:1765))
        (PORT d[8] (2660:2660:2660) (2676:2676:2676))
        (PORT d[9] (5481:5481:5481) (5467:5467:5467))
        (PORT d[10] (3333:3333:3333) (3364:3364:3364))
        (PORT d[11] (2009:2009:2009) (2007:2007:2007))
        (PORT d[12] (1680:1680:1680) (1693:1693:1693))
        (PORT clk (2495:2495:2495) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (1847:1847:1847))
        (PORT clk (2495:2495:2495) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (3155:3155:3155) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4549:4549:4549) (4562:4562:4562))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4527:4527:4527) (4622:4622:4622))
        (PORT d[1] (3395:3395:3395) (3544:3544:3544))
        (PORT d[2] (4432:4432:4432) (4592:4592:4592))
        (PORT d[3] (2861:2861:2861) (3071:3071:3071))
        (PORT d[4] (4865:4865:4865) (4892:4892:4892))
        (PORT d[5] (3385:3385:3385) (3547:3547:3547))
        (PORT d[6] (4427:4427:4427) (4648:4648:4648))
        (PORT d[7] (4417:4417:4417) (4654:4654:4654))
        (PORT d[8] (3073:3073:3073) (3201:3201:3201))
        (PORT d[9] (3702:3702:3702) (3629:3629:3629))
        (PORT d[10] (4460:4460:4460) (4457:4457:4457))
        (PORT d[11] (2916:2916:2916) (3071:3071:3071))
        (PORT d[12] (4788:4788:4788) (4973:4973:4973))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3409:3409:3409))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (PORT d[0] (3527:3527:3527) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3335:3335:3335))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2542:2542:2542))
        (PORT d[1] (3177:3177:3177) (3278:3278:3278))
        (PORT d[2] (4585:4585:4585) (4865:4865:4865))
        (PORT d[3] (3531:3531:3531) (3543:3543:3543))
        (PORT d[4] (3777:3777:3777) (3726:3726:3726))
        (PORT d[5] (4361:4361:4361) (4274:4274:4274))
        (PORT d[6] (4271:4271:4271) (4513:4513:4513))
        (PORT d[7] (5142:5142:5142) (5368:5368:5368))
        (PORT d[8] (3033:3033:3033) (3186:3186:3186))
        (PORT d[9] (6268:6268:6268) (6328:6328:6328))
        (PORT d[10] (3747:3747:3747) (3856:3856:3856))
        (PORT d[11] (4214:4214:4214) (4332:4332:4332))
        (PORT d[12] (4146:4146:4146) (4151:4151:4151))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2250:2250:2250))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (3361:3361:3361) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4574:4574:4574) (4505:4505:4505))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4521:4521:4521) (4651:4651:4651))
        (PORT d[1] (3709:3709:3709) (3851:3851:3851))
        (PORT d[2] (4968:4968:4968) (5163:5163:5163))
        (PORT d[3] (2957:2957:2957) (3071:3071:3071))
        (PORT d[4] (3303:3303:3303) (3276:3276:3276))
        (PORT d[5] (3053:3053:3053) (3021:3021:3021))
        (PORT d[6] (2977:2977:2977) (3072:3072:3072))
        (PORT d[7] (3454:3454:3454) (3531:3531:3531))
        (PORT d[8] (3952:3952:3952) (4177:4177:4177))
        (PORT d[9] (2741:2741:2741) (2896:2896:2896))
        (PORT d[10] (2685:2685:2685) (2803:2803:2803))
        (PORT d[11] (3371:3371:3371) (3528:3528:3528))
        (PORT d[12] (3948:3948:3948) (4049:4049:4049))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2689:2689:2689))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT d[0] (3345:3345:3345) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2664:2664:2664))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2967:2967:2967))
        (PORT d[1] (3751:3751:3751) (3730:3730:3730))
        (PORT d[2] (4160:4160:4160) (4395:4395:4395))
        (PORT d[3] (3787:3787:3787) (3735:3735:3735))
        (PORT d[4] (3216:3216:3216) (3333:3333:3333))
        (PORT d[5] (3445:3445:3445) (3626:3626:3626))
        (PORT d[6] (2742:2742:2742) (2872:2872:2872))
        (PORT d[7] (4222:4222:4222) (4310:4310:4310))
        (PORT d[8] (2718:2718:2718) (2874:2874:2874))
        (PORT d[9] (3941:3941:3941) (3885:3885:3885))
        (PORT d[10] (2606:2606:2606) (2713:2713:2713))
        (PORT d[11] (2981:2981:2981) (2970:2970:2970))
        (PORT d[12] (2950:2950:2950) (3005:3005:3005))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1323:1323:1323))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (2802:2802:2802) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2231:2231:2231))
        (PORT clk (2485:2485:2485) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1995:1995:1995))
        (PORT d[1] (2609:2609:2609) (2697:2697:2697))
        (PORT d[2] (1971:1971:1971) (2020:2020:2020))
        (PORT d[3] (2001:2001:2001) (2058:2058:2058))
        (PORT d[4] (1965:1965:1965) (2022:2022:2022))
        (PORT d[5] (2254:2254:2254) (2302:2302:2302))
        (PORT d[6] (1863:1863:1863) (1908:1908:1908))
        (PORT d[7] (1879:1879:1879) (1920:1920:1920))
        (PORT d[8] (1966:1966:1966) (2027:2027:2027))
        (PORT d[9] (2196:2196:2196) (2220:2220:2220))
        (PORT d[10] (2218:2218:2218) (2255:2255:2255))
        (PORT d[11] (2197:2197:2197) (2220:2220:2220))
        (PORT d[12] (2349:2349:2349) (2353:2353:2353))
        (PORT clk (2481:2481:2481) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2061:2061:2061))
        (PORT clk (2481:2481:2481) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2507:2507:2507))
        (PORT d[0] (2992:2992:2992) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2891:2891:2891))
        (PORT clk (2444:2444:2444) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1879:1879:1879))
        (PORT d[1] (2717:2717:2717) (2747:2747:2747))
        (PORT d[2] (3002:3002:3002) (3115:3115:3115))
        (PORT d[3] (3184:3184:3184) (3198:3198:3198))
        (PORT d[4] (2462:2462:2462) (2569:2569:2569))
        (PORT d[5] (3240:3240:3240) (3305:3305:3305))
        (PORT d[6] (2808:2808:2808) (2805:2805:2805))
        (PORT d[7] (4275:4275:4275) (4400:4400:4400))
        (PORT d[8] (2580:2580:2580) (2621:2621:2621))
        (PORT d[9] (2967:2967:2967) (2982:2982:2982))
        (PORT d[10] (2518:2518:2518) (2617:2617:2617))
        (PORT d[11] (2937:2937:2937) (2953:2953:2953))
        (PORT d[12] (3031:3031:3031) (3045:3045:3045))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1367:1367:1367))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (PORT d[0] (2713:2713:2713) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2422:2422:2422))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3659:3659:3659))
        (PORT clk (2486:2486:2486) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (5236:5236:5236))
        (PORT d[1] (3385:3385:3385) (3529:3529:3529))
        (PORT d[2] (5009:5009:5009) (5280:5280:5280))
        (PORT d[3] (3111:3111:3111) (3254:3254:3254))
        (PORT d[4] (2915:2915:2915) (2966:2966:2966))
        (PORT d[5] (4587:4587:4587) (4799:4799:4799))
        (PORT d[6] (2715:2715:2715) (2847:2847:2847))
        (PORT d[7] (3956:3956:3956) (4094:4094:4094))
        (PORT d[8] (4994:4994:4994) (5280:5280:5280))
        (PORT d[9] (2678:2678:2678) (2790:2790:2790))
        (PORT d[10] (2450:2450:2450) (2589:2589:2589))
        (PORT d[11] (3442:3442:3442) (3644:3644:3644))
        (PORT d[12] (3188:3188:3188) (3272:3272:3272))
        (PORT clk (2482:2482:2482) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3362:3362:3362))
        (PORT clk (2482:2482:2482) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2505:2505:2505))
        (PORT d[0] (3904:3904:3904) (3816:3816:3816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3965:3965:3965))
        (PORT clk (2445:2445:2445) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3783:3783:3783))
        (PORT d[1] (3453:3453:3453) (3558:3558:3558))
        (PORT d[2] (3424:3424:3424) (3625:3625:3625))
        (PORT d[3] (3822:3822:3822) (3835:3835:3835))
        (PORT d[4] (4864:4864:4864) (4940:4940:4940))
        (PORT d[5] (2762:2762:2762) (2930:2930:2930))
        (PORT d[6] (2791:2791:2791) (2954:2954:2954))
        (PORT d[7] (3735:3735:3735) (3783:3783:3783))
        (PORT d[8] (2461:2461:2461) (2637:2637:2637))
        (PORT d[9] (4069:4069:4069) (4075:4075:4075))
        (PORT d[10] (3596:3596:3596) (3639:3639:3639))
        (PORT d[11] (4013:4013:4013) (4012:4012:4012))
        (PORT d[12] (2907:2907:2907) (2989:2989:2989))
        (PORT clk (2440:2440:2440) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3227:3227:3227))
        (PORT clk (2440:2440:2440) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2427:2427:2427))
        (PORT d[0] (4319:4319:4319) (4288:4288:4288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2420:2420:2420))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2601:2601:2601))
        (PORT clk (2509:2509:2509) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4408:4408:4408))
        (PORT d[1] (2717:2717:2717) (2848:2848:2848))
        (PORT d[2] (4452:4452:4452) (4577:4577:4577))
        (PORT d[3] (2767:2767:2767) (2944:2944:2944))
        (PORT d[4] (3314:3314:3314) (3308:3308:3308))
        (PORT d[5] (3643:3643:3643) (3768:3768:3768))
        (PORT d[6] (3739:3739:3739) (3897:3897:3897))
        (PORT d[7] (3581:3581:3581) (3742:3742:3742))
        (PORT d[8] (3146:3146:3146) (3265:3265:3265))
        (PORT d[9] (2488:2488:2488) (2497:2497:2497))
        (PORT d[10] (3683:3683:3683) (3686:3686:3686))
        (PORT d[11] (3022:3022:3022) (3189:3189:3189))
        (PORT d[12] (5069:5069:5069) (5222:5222:5222))
        (PORT clk (2505:2505:2505) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2613:2613:2613))
        (PORT clk (2505:2505:2505) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (PORT d[0] (3015:3015:3015) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2360:2360:2360))
        (PORT clk (2468:2468:2468) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2412:2412:2412))
        (PORT d[1] (2387:2387:2387) (2410:2410:2410))
        (PORT d[2] (3154:3154:3154) (3212:3212:3212))
        (PORT d[3] (2342:2342:2342) (2365:2365:2365))
        (PORT d[4] (2335:2335:2335) (2357:2357:2357))
        (PORT d[5] (2327:2327:2327) (2334:2334:2334))
        (PORT d[6] (2545:2545:2545) (2546:2546:2546))
        (PORT d[7] (2417:2417:2417) (2436:2436:2436))
        (PORT d[8] (2331:2331:2331) (2359:2359:2359))
        (PORT d[9] (4763:4763:4763) (4748:4748:4748))
        (PORT d[10] (3240:3240:3240) (3259:3259:3259))
        (PORT d[11] (2406:2406:2406) (2407:2407:2407))
        (PORT d[12] (2431:2431:2431) (2439:2439:2439))
        (PORT clk (2463:2463:2463) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2459:2459:2459))
        (PORT clk (2463:2463:2463) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (PORT d[0] (2951:2951:2951) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4710:4710:4710))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4709:4709:4709) (4927:4927:4927))
        (PORT d[1] (3646:3646:3646) (3780:3780:3780))
        (PORT d[2] (5383:5383:5383) (5660:5660:5660))
        (PORT d[3] (2963:2963:2963) (3128:3128:3128))
        (PORT d[4] (2927:2927:2927) (3005:3005:3005))
        (PORT d[5] (5922:5922:5922) (5781:5781:5781))
        (PORT d[6] (3723:3723:3723) (3837:3837:3837))
        (PORT d[7] (3956:3956:3956) (4145:4145:4145))
        (PORT d[8] (4478:4478:4478) (4797:4797:4797))
        (PORT d[9] (3570:3570:3570) (3833:3833:3833))
        (PORT d[10] (4526:4526:4526) (4486:4486:4486))
        (PORT d[11] (3726:3726:3726) (3948:3948:3948))
        (PORT d[12] (3869:3869:3869) (4021:4021:4021))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2953:2953:2953))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (PORT d[0] (3694:3694:3694) (3656:3656:3656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4949:4949:4949))
        (PORT clk (2495:2495:2495) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3354:3354:3354))
        (PORT d[1] (3763:3763:3763) (3821:3821:3821))
        (PORT d[2] (4146:4146:4146) (4366:4366:4366))
        (PORT d[3] (4429:4429:4429) (4448:4448:4448))
        (PORT d[4] (4882:4882:4882) (4888:4888:4888))
        (PORT d[5] (3095:3095:3095) (3275:3275:3275))
        (PORT d[6] (3313:3313:3313) (3402:3402:3402))
        (PORT d[7] (3752:3752:3752) (3786:3786:3786))
        (PORT d[8] (3135:3135:3135) (3279:3279:3279))
        (PORT d[9] (3742:3742:3742) (3778:3778:3778))
        (PORT d[10] (3492:3492:3492) (3544:3544:3544))
        (PORT d[11] (5718:5718:5718) (5643:5643:5643))
        (PORT d[12] (3513:3513:3513) (3576:3576:3576))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1533:1533:1533))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (PORT d[0] (4783:4783:4783) (4848:4848:4848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2641:2641:2641))
        (PORT clk (2514:2514:2514) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2961:2961:2961))
        (PORT d[1] (3011:3011:3011) (3061:3061:3061))
        (PORT d[2] (3093:3093:3093) (3145:3145:3145))
        (PORT d[3] (2298:2298:2298) (2371:2371:2371))
        (PORT d[4] (3005:3005:3005) (3053:3053:3053))
        (PORT d[5] (2456:2456:2456) (2487:2487:2487))
        (PORT d[6] (2873:2873:2873) (2898:2898:2898))
        (PORT d[7] (2475:2475:2475) (2513:2513:2513))
        (PORT d[8] (2929:2929:2929) (2960:2960:2960))
        (PORT d[9] (2925:2925:2925) (3134:3134:3134))
        (PORT d[10] (2803:2803:2803) (2823:2823:2823))
        (PORT d[11] (2867:2867:2867) (2900:2900:2900))
        (PORT d[12] (3933:3933:3933) (3988:3988:3988))
        (PORT clk (2510:2510:2510) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1935:1935:1935))
        (PORT clk (2510:2510:2510) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2535:2535:2535))
        (PORT d[0] (2618:2618:2618) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1841:1841:1841))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2247:2247:2247))
        (PORT d[1] (3265:3265:3265) (3247:3247:3247))
        (PORT d[2] (3431:3431:3431) (3432:3432:3432))
        (PORT d[3] (2348:2348:2348) (2391:2391:2391))
        (PORT d[4] (3678:3678:3678) (3768:3768:3768))
        (PORT d[5] (3637:3637:3637) (3891:3891:3891))
        (PORT d[6] (3159:3159:3159) (3324:3324:3324))
        (PORT d[7] (2783:2783:2783) (2774:2774:2774))
        (PORT d[8] (1939:1939:1939) (2031:2031:2031))
        (PORT d[9] (2447:2447:2447) (2456:2456:2456))
        (PORT d[10] (2385:2385:2385) (2428:2428:2428))
        (PORT d[11] (2606:2606:2606) (2622:2622:2622))
        (PORT d[12] (2180:2180:2180) (2229:2229:2229))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1706:1706:1706))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (PORT d[0] (3414:3414:3414) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2450:2450:2450))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2949:2949:2949))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3443:3443:3443))
        (PORT d[1] (3121:3121:3121) (3298:3298:3298))
        (PORT d[2] (3388:3388:3388) (3483:3483:3483))
        (PORT d[3] (2413:2413:2413) (2546:2546:2546))
        (PORT d[4] (3290:3290:3290) (3298:3298:3298))
        (PORT d[5] (2940:2940:2940) (3037:3037:3037))
        (PORT d[6] (3496:3496:3496) (3486:3486:3486))
        (PORT d[7] (3750:3750:3750) (3732:3732:3732))
        (PORT d[8] (2416:2416:2416) (2534:2534:2534))
        (PORT d[9] (3132:3132:3132) (3132:3132:3132))
        (PORT d[10] (3246:3246:3246) (3246:3246:3246))
        (PORT d[11] (3427:3427:3427) (3553:3553:3553))
        (PORT d[12] (3626:3626:3626) (3737:3737:3737))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2068:2068:2068))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (PORT d[0] (2815:2815:2815) (2731:2731:2731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2654:2654:2654))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2933:2933:2933))
        (PORT d[1] (2433:2433:2433) (2493:2493:2493))
        (PORT d[2] (2010:2010:2010) (2032:2032:2032))
        (PORT d[3] (2287:2287:2287) (2296:2296:2296))
        (PORT d[4] (2072:2072:2072) (2099:2099:2099))
        (PORT d[5] (2052:2052:2052) (2057:2057:2057))
        (PORT d[6] (2359:2359:2359) (2378:2378:2378))
        (PORT d[7] (1715:1715:1715) (1746:1746:1746))
        (PORT d[8] (2054:2054:2054) (2195:2195:2195))
        (PORT d[9] (1983:1983:1983) (2000:2000:2000))
        (PORT d[10] (2483:2483:2483) (2457:2457:2457))
        (PORT d[11] (2813:2813:2813) (2806:2806:2806))
        (PORT d[12] (1938:1938:1938) (1943:1943:1943))
        (PORT clk (2473:2473:2473) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1430:1430:1430))
        (PORT clk (2473:2473:2473) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (3379:3379:3379) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2651:2651:2651))
        (PORT clk (2519:2519:2519) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4911:4911:4911) (4965:4965:4965))
        (PORT d[1] (2702:2702:2702) (2834:2834:2834))
        (PORT d[2] (4471:4471:4471) (4583:4583:4583))
        (PORT d[3] (2731:2731:2731) (2905:2905:2905))
        (PORT d[4] (2979:2979:2979) (2986:2986:2986))
        (PORT d[5] (3259:3259:3259) (3379:3379:3379))
        (PORT d[6] (3699:3699:3699) (3856:3856:3856))
        (PORT d[7] (3590:3590:3590) (3751:3751:3751))
        (PORT d[8] (3138:3138:3138) (3256:3256:3256))
        (PORT d[9] (2824:2824:2824) (2829:2829:2829))
        (PORT d[10] (3643:3643:3643) (3639:3639:3639))
        (PORT d[11] (2961:2961:2961) (3122:3122:3122))
        (PORT d[12] (4678:4678:4678) (4824:4824:4824))
        (PORT clk (2515:2515:2515) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2814:2814:2814))
        (PORT clk (2515:2515:2515) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2540:2540:2540))
        (PORT d[0] (3091:3091:3091) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2356:2356:2356))
        (PORT clk (2478:2478:2478) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2096:2096:2096))
        (PORT d[1] (2047:2047:2047) (2073:2073:2073))
        (PORT d[2] (3530:3530:3530) (3583:3583:3583))
        (PORT d[3] (1985:1985:1985) (2010:2010:2010))
        (PORT d[4] (2033:2033:2033) (2062:2062:2062))
        (PORT d[5] (2019:2019:2019) (2028:2028:2028))
        (PORT d[6] (4343:4343:4343) (4588:4588:4588))
        (PORT d[7] (2087:2087:2087) (2109:2109:2109))
        (PORT d[8] (2035:2035:2035) (2060:2060:2060))
        (PORT d[9] (5115:5115:5115) (5099:5099:5099))
        (PORT d[10] (2941:2941:2941) (2968:2968:2968))
        (PORT d[11] (2069:2069:2069) (2070:2070:2070))
        (PORT d[12] (2384:2384:2384) (2388:2388:2388))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2152:2152:2152))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (PORT d[0] (2790:2790:2790) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2307:2307:2307))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2628:2628:2628))
        (PORT d[1] (2646:2646:2646) (2697:2697:2697))
        (PORT d[2] (2375:2375:2375) (2437:2437:2437))
        (PORT d[3] (1938:1938:1938) (2022:2022:2022))
        (PORT d[4] (2261:2261:2261) (2321:2321:2321))
        (PORT d[5] (2475:2475:2475) (2501:2501:2501))
        (PORT d[6] (2495:2495:2495) (2517:2517:2517))
        (PORT d[7] (2113:2113:2113) (2154:2154:2154))
        (PORT d[8] (2538:2538:2538) (2573:2573:2573))
        (PORT d[9] (2302:2302:2302) (2343:2343:2343))
        (PORT d[10] (2421:2421:2421) (2445:2445:2445))
        (PORT d[11] (2453:2453:2453) (2489:2489:2489))
        (PORT d[12] (3597:3597:3597) (3659:3659:3659))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1722:1722:1722))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (2331:2331:2331) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1503:1503:1503))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1918:1918:1918))
        (PORT d[1] (2329:2329:2329) (2349:2349:2349))
        (PORT d[2] (3083:3083:3083) (3085:3085:3085))
        (PORT d[3] (1991:1991:1991) (2035:2035:2035))
        (PORT d[4] (3277:3277:3277) (3365:3365:3365))
        (PORT d[5] (3645:3645:3645) (3898:3898:3898))
        (PORT d[6] (3535:3535:3535) (3733:3733:3733))
        (PORT d[7] (2402:2402:2402) (2395:2395:2395))
        (PORT d[8] (1628:1628:1628) (1726:1726:1726))
        (PORT d[9] (1994:1994:1994) (2039:2039:2039))
        (PORT d[10] (2044:2044:2044) (2094:2094:2094))
        (PORT d[11] (2248:2248:2248) (2266:2266:2266))
        (PORT d[12] (2439:2439:2439) (2480:2480:2480))
        (PORT clk (2481:2481:2481) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2534:2534:2534))
        (PORT clk (2481:2481:2481) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (PORT d[0] (2617:2617:2617) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1229:1229:1229))
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1215:1215:1215))
        (PORT d[1] (2606:2606:2606) (2693:2693:2693))
        (PORT d[2] (883:883:883) (937:937:937))
        (PORT d[3] (1595:1595:1595) (1633:1633:1633))
        (PORT d[4] (1534:1534:1534) (1588:1588:1588))
        (PORT d[5] (1194:1194:1194) (1241:1241:1241))
        (PORT d[6] (1521:1521:1521) (1565:1565:1565))
        (PORT d[7] (2161:2161:2161) (2207:2207:2207))
        (PORT d[8] (1506:1506:1506) (1541:1541:1541))
        (PORT d[9] (1122:1122:1122) (1158:1158:1158))
        (PORT d[10] (1107:1107:1107) (1149:1149:1149))
        (PORT d[11] (1128:1128:1128) (1158:1158:1158))
        (PORT d[12] (1506:1506:1506) (1560:1560:1560))
        (PORT clk (2535:2535:2535) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1848:1848:1848))
        (PORT clk (2535:2535:2535) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (PORT d[0] (2368:2368:2368) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1830:1830:1830))
        (PORT clk (2498:2498:2498) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1585:1585:1585))
        (PORT d[1] (1619:1619:1619) (1661:1661:1661))
        (PORT d[2] (3849:3849:3849) (4051:4051:4051))
        (PORT d[3] (2451:2451:2451) (2460:2460:2460))
        (PORT d[4] (2112:2112:2112) (2196:2196:2196))
        (PORT d[5] (2085:2085:2085) (2080:2080:2080))
        (PORT d[6] (2088:2088:2088) (2090:2090:2090))
        (PORT d[7] (1797:1797:1797) (1812:1812:1812))
        (PORT d[8] (2218:2218:2218) (2252:2252:2252))
        (PORT d[9] (1893:1893:1893) (1912:1912:1912))
        (PORT d[10] (1700:1700:1700) (1744:1744:1744))
        (PORT d[11] (1864:1864:1864) (1888:1888:1888))
        (PORT d[12] (2230:2230:2230) (2250:2250:2250))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1548:1548:1548))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (PORT d[0] (2377:2377:2377) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1592:1592:1592))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1912:1912:1912))
        (PORT d[1] (1538:1538:1538) (1586:1586:1586))
        (PORT d[2] (1951:1951:1951) (2008:2008:2008))
        (PORT d[3] (1589:1589:1589) (1674:1674:1674))
        (PORT d[4] (2171:2171:2171) (2215:2215:2215))
        (PORT d[5] (1561:1561:1561) (1606:1606:1606))
        (PORT d[6] (2269:2269:2269) (2313:2313:2313))
        (PORT d[7] (1829:1829:1829) (1874:1874:1874))
        (PORT d[8] (1923:1923:1923) (1991:1991:1991))
        (PORT d[9] (1547:1547:1547) (1590:1590:1590))
        (PORT d[10] (2123:2123:2123) (2152:2152:2152))
        (PORT d[11] (2131:2131:2131) (2162:2162:2162))
        (PORT d[12] (3815:3815:3815) (3872:3872:3872))
        (PORT clk (2543:2543:2543) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1024:1024:1024))
        (PORT clk (2543:2543:2543) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT d[0] (1709:1709:1709) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1508:1508:1508))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1277:1277:1277))
        (PORT d[1] (1235:1235:1235) (1272:1272:1272))
        (PORT d[2] (2410:2410:2410) (2418:2418:2418))
        (PORT d[3] (1237:1237:1237) (1281:1281:1281))
        (PORT d[4] (2511:2511:2511) (2597:2597:2597))
        (PORT d[5] (1739:1739:1739) (1739:1739:1739))
        (PORT d[6] (1552:1552:1552) (1588:1588:1588))
        (PORT d[7] (1427:1427:1427) (1447:1447:1447))
        (PORT d[8] (1964:1964:1964) (2052:2052:2052))
        (PORT d[9] (1487:1487:1487) (1505:1505:1505))
        (PORT d[10] (1848:1848:1848) (1869:1869:1869))
        (PORT d[11] (1463:1463:1463) (1478:1478:1478))
        (PORT d[12] (2211:2211:2211) (2215:2215:2215))
        (PORT clk (2501:2501:2501) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1409:1409:1409))
        (PORT clk (2501:2501:2501) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (1968:1968:1968) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1559:1559:1559))
        (PORT clk (2562:2562:2562) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1577:1577:1577))
        (PORT d[1] (1836:1836:1836) (1878:1878:1878))
        (PORT d[2] (1609:1609:1609) (1663:1663:1663))
        (PORT d[3] (1617:1617:1617) (1669:1669:1669))
        (PORT d[4] (1521:1521:1521) (1573:1573:1573))
        (PORT d[5] (1167:1167:1167) (1213:1213:1213))
        (PORT d[6] (1890:1890:1890) (1934:1934:1934))
        (PORT d[7] (1821:1821:1821) (1869:1869:1869))
        (PORT d[8] (1284:1284:1284) (1346:1346:1346))
        (PORT d[9] (1516:1516:1516) (1554:1554:1554))
        (PORT d[10] (2121:2121:2121) (2150:2150:2150))
        (PORT d[11] (1715:1715:1715) (1746:1746:1746))
        (PORT d[12] (3839:3839:3839) (3898:3898:3898))
        (PORT clk (2558:2558:2558) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1346:1346:1346))
        (PORT clk (2558:2558:2558) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2588:2588:2588))
        (PORT d[0] (1723:1723:1723) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1470:1470:1470))
        (PORT clk (2521:2521:2521) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1200:1200:1200))
        (PORT d[1] (1187:1187:1187) (1219:1219:1219))
        (PORT d[2] (2005:2005:2005) (2004:2004:2004))
        (PORT d[3] (1715:1715:1715) (1722:1722:1722))
        (PORT d[4] (2143:2143:2143) (2216:2216:2216))
        (PORT d[5] (1731:1731:1731) (1732:1732:1732))
        (PORT d[6] (1228:1228:1228) (1269:1269:1269))
        (PORT d[7] (1835:1835:1835) (1816:1816:1816))
        (PORT d[8] (1203:1203:1203) (1237:1237:1237))
        (PORT d[9] (1463:1463:1463) (1476:1476:1476))
        (PORT d[10] (1256:1256:1256) (1296:1296:1296))
        (PORT d[11] (1465:1465:1465) (1482:1482:1482))
        (PORT d[12] (1451:1451:1451) (1461:1461:1461))
        (PORT clk (2516:2516:2516) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2501:2501:2501))
        (PORT clk (2516:2516:2516) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (PORT d[0] (1639:1639:1639) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2975:2975:2975))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3677:3677:3677))
        (PORT d[1] (3481:3481:3481) (3638:3638:3638))
        (PORT d[2] (3665:3665:3665) (3754:3754:3754))
        (PORT d[3] (2068:2068:2068) (2204:2204:2204))
        (PORT d[4] (3650:3650:3650) (3651:3651:3651))
        (PORT d[5] (2622:2622:2622) (2713:2713:2713))
        (PORT d[6] (3806:3806:3806) (3771:3771:3771))
        (PORT d[7] (3464:3464:3464) (3456:3456:3456))
        (PORT d[8] (2800:2800:2800) (2921:2921:2921))
        (PORT d[9] (3283:3283:3283) (3527:3527:3527))
        (PORT d[10] (3631:3631:3631) (3629:3629:3629))
        (PORT d[11] (3489:3489:3489) (3556:3556:3556))
        (PORT d[12] (3630:3630:3630) (3750:3750:3750))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2407:2407:2407))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (3121:3121:3121) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1923:1923:1923))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3276:3276:3276))
        (PORT d[1] (3241:3241:3241) (3257:3257:3257))
        (PORT d[2] (2070:2070:2070) (2083:2083:2083))
        (PORT d[3] (2986:2986:2986) (2995:2995:2995))
        (PORT d[4] (2401:2401:2401) (2411:2411:2411))
        (PORT d[5] (2412:2412:2412) (2412:2412:2412))
        (PORT d[6] (2693:2693:2693) (2703:2703:2703))
        (PORT d[7] (2068:2068:2068) (2096:2096:2096))
        (PORT d[8] (2045:2045:2045) (2186:2186:2186))
        (PORT d[9] (2289:2289:2289) (2300:2300:2300))
        (PORT d[10] (2303:2303:2303) (2312:2312:2312))
        (PORT d[11] (2368:2368:2368) (2356:2356:2356))
        (PORT d[12] (2046:2046:2046) (2071:2071:2071))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1448:1448:1448))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (PORT d[0] (3378:3378:3378) (3328:3328:3328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (4024:4024:4024))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5039:5039:5039) (5234:5234:5234))
        (PORT d[1] (3306:3306:3306) (3457:3457:3457))
        (PORT d[2] (5078:5078:5078) (5367:5367:5367))
        (PORT d[3] (2976:2976:2976) (3105:3105:3105))
        (PORT d[4] (3769:3769:3769) (3905:3905:3905))
        (PORT d[5] (5236:5236:5236) (5105:5105:5105))
        (PORT d[6] (3017:3017:3017) (3143:3143:3143))
        (PORT d[7] (3612:3612:3612) (3770:3770:3770))
        (PORT d[8] (4439:4439:4439) (4757:4757:4757))
        (PORT d[9] (3458:3458:3458) (3675:3675:3675))
        (PORT d[10] (4586:4586:4586) (4552:4552:4552))
        (PORT d[11] (3311:3311:3311) (3451:3451:3451))
        (PORT d[12] (4271:4271:4271) (4409:4409:4409))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2625:2625:2625))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (PORT d[0] (3822:3822:3822) (3653:3653:3653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4230:4230:4230))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3751:3751:3751))
        (PORT d[1] (3448:3448:3448) (3519:3519:3519))
        (PORT d[2] (4218:4218:4218) (4494:4494:4494))
        (PORT d[3] (4449:4449:4449) (4478:4478:4478))
        (PORT d[4] (4567:4567:4567) (4575:4575:4575))
        (PORT d[5] (2750:2750:2750) (2903:2903:2903))
        (PORT d[6] (2961:2961:2961) (3049:3049:3049))
        (PORT d[7] (3089:3089:3089) (3150:3150:3150))
        (PORT d[8] (2436:2436:2436) (2592:2592:2592))
        (PORT d[9] (4215:4215:4215) (4332:4332:4332))
        (PORT d[10] (2889:2889:2889) (2962:2962:2962))
        (PORT d[11] (5034:5034:5034) (4969:4969:4969))
        (PORT d[12] (2873:2873:2873) (2945:2945:2945))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1213:1213:1213))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (3997:3997:3997) (3838:3838:3838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2030:2030:2030))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4169:4169:4169) (4289:4289:4289))
        (PORT d[1] (4165:4165:4165) (4326:4326:4326))
        (PORT d[2] (2003:2003:2003) (2004:2004:2004))
        (PORT d[3] (3070:3070:3070) (3168:3168:3168))
        (PORT d[4] (2558:2558:2558) (2518:2518:2518))
        (PORT d[5] (2299:2299:2299) (2262:2262:2262))
        (PORT d[6] (2569:2569:2569) (2656:2656:2656))
        (PORT d[7] (2822:2822:2822) (2910:2910:2910))
        (PORT d[8] (3315:3315:3315) (3299:3299:3299))
        (PORT d[9] (2718:2718:2718) (2834:2834:2834))
        (PORT d[10] (2057:2057:2057) (2167:2167:2167))
        (PORT d[11] (2916:2916:2916) (3045:3045:3045))
        (PORT d[12] (2815:2815:2815) (2824:2824:2824))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1171:1171:1171))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT d[0] (1924:1924:1924) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2463:2463:2463))
        (PORT clk (2527:2527:2527) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2503:2503:2503))
        (PORT d[1] (2634:2634:2634) (2609:2609:2609))
        (PORT d[2] (3762:3762:3762) (3965:3965:3965))
        (PORT d[3] (2684:2684:2684) (2629:2629:2629))
        (PORT d[4] (3467:3467:3467) (3523:3523:3523))
        (PORT d[5] (1943:1943:1943) (2028:2028:2028))
        (PORT d[6] (2661:2661:2661) (2735:2735:2735))
        (PORT d[7] (3745:3745:3745) (3812:3812:3812))
        (PORT d[8] (1899:1899:1899) (1984:1984:1984))
        (PORT d[9] (2655:2655:2655) (2619:2619:2619))
        (PORT d[10] (3538:3538:3538) (3623:3623:3623))
        (PORT d[11] (2582:2582:2582) (2532:2532:2532))
        (PORT d[12] (2536:2536:2536) (2578:2578:2578))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1042:1042:1042))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (PORT d[0] (2213:2213:2213) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2511:2511:2511))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3984:3984:3984))
        (PORT clk (2511:2511:2511) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5413:5413:5413) (5618:5618:5618))
        (PORT d[1] (3405:3405:3405) (3552:3552:3552))
        (PORT d[2] (5333:5333:5333) (5599:5599:5599))
        (PORT d[3] (2692:2692:2692) (2837:2837:2837))
        (PORT d[4] (2547:2547:2547) (2601:2601:2601))
        (PORT d[5] (4225:4225:4225) (4440:4440:4440))
        (PORT d[6] (2947:2947:2947) (3064:3064:3064))
        (PORT d[7] (3995:3995:3995) (4143:4143:4143))
        (PORT d[8] (4709:4709:4709) (5007:5007:5007))
        (PORT d[9] (2366:2366:2366) (2484:2484:2484))
        (PORT d[10] (2708:2708:2708) (2795:2795:2795))
        (PORT d[11] (3771:3771:3771) (3963:3963:3963))
        (PORT d[12] (3266:3266:3266) (3389:3389:3389))
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3290:3290:3290))
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2530:2530:2530))
        (PORT d[0] (3564:3564:3564) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4461:4461:4461) (4321:4321:4321))
        (PORT clk (2470:2470:2470) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3480:3480:3480))
        (PORT d[1] (3671:3671:3671) (3714:3714:3714))
        (PORT d[2] (3781:3781:3781) (3978:3978:3978))
        (PORT d[3] (3870:3870:3870) (3901:3901:3901))
        (PORT d[4] (4520:4520:4520) (4597:4597:4597))
        (PORT d[5] (3135:3135:3135) (3302:3302:3302))
        (PORT d[6] (3080:3080:3080) (3236:3236:3236))
        (PORT d[7] (3427:3427:3427) (3492:3492:3492))
        (PORT d[8] (2488:2488:2488) (2662:2662:2662))
        (PORT d[9] (3698:3698:3698) (3703:3703:3703))
        (PORT d[10] (3266:3266:3266) (3313:3313:3313))
        (PORT d[11] (4028:4028:4028) (4028:4028:4028))
        (PORT d[12] (3012:3012:3012) (3097:3097:3097))
        (PORT clk (2465:2465:2465) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1053:1053:1053))
        (PORT clk (2465:2465:2465) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2452:2452:2452))
        (PORT d[0] (4368:4368:4368) (4181:4181:4181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2380:2380:2380))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4372:4372:4372))
        (PORT d[1] (3729:3729:3729) (3880:3880:3880))
        (PORT d[2] (2404:2404:2404) (2414:2414:2414))
        (PORT d[3] (2621:2621:2621) (2731:2731:2731))
        (PORT d[4] (2623:2623:2623) (2595:2595:2595))
        (PORT d[5] (2342:2342:2342) (2315:2315:2315))
        (PORT d[6] (2623:2623:2623) (2717:2717:2717))
        (PORT d[7] (2808:2808:2808) (2893:2893:2893))
        (PORT d[8] (3490:3490:3490) (3491:3491:3491))
        (PORT d[9] (3373:3373:3373) (3476:3476:3476))
        (PORT d[10] (2433:2433:2433) (2558:2558:2558))
        (PORT d[11] (3280:3280:3280) (3410:3410:3410))
        (PORT d[12] (3526:3526:3526) (3533:3533:3533))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1590:1590:1590))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (2280:2280:2280) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2507:2507:2507))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3211:3211:3211))
        (PORT d[1] (3002:3002:3002) (2981:2981:2981))
        (PORT d[2] (3789:3789:3789) (4003:4003:4003))
        (PORT d[3] (3057:3057:3057) (3002:3002:3002))
        (PORT d[4] (4177:4177:4177) (4229:4229:4229))
        (PORT d[5] (2310:2310:2310) (2390:2390:2390))
        (PORT d[6] (2661:2661:2661) (2739:2739:2739))
        (PORT d[7] (4958:4958:4958) (5042:5042:5042))
        (PORT d[8] (2003:2003:2003) (2092:2092:2092))
        (PORT d[9] (3269:3269:3269) (3214:3214:3214))
        (PORT d[10] (2522:2522:2522) (2588:2588:2588))
        (PORT d[11] (2975:2975:2975) (2968:2968:2968))
        (PORT d[12] (2280:2280:2280) (2347:2347:2347))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2360:2360:2360))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (2251:2251:2251) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3544:3544:3544))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4747:4747:4747))
        (PORT d[1] (4103:4103:4103) (4208:4208:4208))
        (PORT d[2] (4945:4945:4945) (5199:5199:5199))
        (PORT d[3] (2699:2699:2699) (2818:2818:2818))
        (PORT d[4] (3716:3716:3716) (3639:3639:3639))
        (PORT d[5] (3475:3475:3475) (3394:3394:3394))
        (PORT d[6] (2648:2648:2648) (2752:2752:2752))
        (PORT d[7] (3544:3544:3544) (3661:3661:3661))
        (PORT d[8] (3966:3966:3966) (4200:4200:4200))
        (PORT d[9] (3720:3720:3720) (3814:3814:3814))
        (PORT d[10] (3835:3835:3835) (4038:4038:4038))
        (PORT d[11] (3961:3961:3961) (4056:4056:4056))
        (PORT d[12] (3983:3983:3983) (4102:4102:4102))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2427:2427:2427))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (3254:3254:3254) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3658:3658:3658))
        (PORT clk (2484:2484:2484) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3514:3514:3514) (3546:3546:3546))
        (PORT d[1] (3701:3701:3701) (3739:3739:3739))
        (PORT d[2] (4841:4841:4841) (5027:5027:5027))
        (PORT d[3] (4084:4084:4084) (4060:4060:4060))
        (PORT d[4] (3584:3584:3584) (3706:3706:3706))
        (PORT d[5] (3447:3447:3447) (3581:3581:3581))
        (PORT d[6] (2946:2946:2946) (3004:3004:3004))
        (PORT d[7] (3161:3161:3161) (3232:3232:3232))
        (PORT d[8] (3299:3299:3299) (3346:3346:3346))
        (PORT d[9] (3817:3817:3817) (3822:3822:3822))
        (PORT d[10] (3402:3402:3402) (3549:3549:3549))
        (PORT d[11] (4461:4461:4461) (4342:4342:4342))
        (PORT d[12] (2547:2547:2547) (2626:2626:2626))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1747:1747:1747))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (PORT d[0] (3006:3006:3006) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3310:3310:3310))
        (PORT clk (2502:2502:2502) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3670:3670:3670))
        (PORT d[1] (3114:3114:3114) (3288:3288:3288))
        (PORT d[2] (3973:3973:3973) (4054:4054:4054))
        (PORT d[3] (2038:2038:2038) (2169:2169:2169))
        (PORT d[4] (3985:3985:3985) (3996:3996:3996))
        (PORT d[5] (2631:2631:2631) (2718:2718:2718))
        (PORT d[6] (4127:4127:4127) (4083:4083:4083))
        (PORT d[7] (3138:3138:3138) (3136:3136:3136))
        (PORT d[8] (3136:3136:3136) (3249:3249:3249))
        (PORT d[9] (3449:3449:3449) (3630:3630:3630))
        (PORT d[10] (3958:3958:3958) (3944:3944:3944))
        (PORT d[11] (4036:4036:4036) (4078:4078:4078))
        (PORT d[12] (3999:3999:3999) (4110:4110:4110))
        (PORT clk (2498:2498:2498) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (2922:2922:2922))
        (PORT clk (2498:2498:2498) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2523:2523:2523))
        (PORT d[0] (3645:3645:3645) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2240:2240:2240))
        (PORT clk (2461:2461:2461) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3636:3636:3636))
        (PORT d[1] (3618:3618:3618) (3627:3627:3627))
        (PORT d[2] (2426:2426:2426) (2435:2435:2435))
        (PORT d[3] (3307:3307:3307) (3306:3306:3306))
        (PORT d[4] (2744:2744:2744) (2748:2748:2748))
        (PORT d[5] (2741:2741:2741) (2729:2729:2729))
        (PORT d[6] (3101:3101:3101) (3111:3111:3111))
        (PORT d[7] (2362:2362:2362) (2383:2383:2383))
        (PORT d[8] (2394:2394:2394) (2528:2528:2528))
        (PORT d[9] (2931:2931:2931) (2912:2912:2912))
        (PORT d[10] (2632:2632:2632) (2636:2636:2636))
        (PORT d[11] (2704:2704:2704) (2689:2689:2689))
        (PORT d[12] (2399:2399:2399) (2420:2420:2420))
        (PORT clk (2456:2456:2456) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1276:1276:1276))
        (PORT clk (2456:2456:2456) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2445:2445:2445))
        (PORT d[0] (4047:4047:4047) (4066:4066:4066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2672:2672:2672))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4406:4406:4406))
        (PORT d[1] (3668:3668:3668) (3817:3817:3817))
        (PORT d[2] (2465:2465:2465) (2480:2480:2480))
        (PORT d[3] (2300:2300:2300) (2409:2409:2409))
        (PORT d[4] (2597:2597:2597) (2566:2566:2566))
        (PORT d[5] (2342:2342:2342) (2316:2316:2316))
        (PORT d[6] (2612:2612:2612) (2709:2709:2709))
        (PORT d[7] (2816:2816:2816) (2902:2902:2902))
        (PORT d[8] (3468:3468:3468) (3461:3461:3461))
        (PORT d[9] (3412:3412:3412) (3560:3560:3560))
        (PORT d[10] (2416:2416:2416) (2541:2541:2541))
        (PORT d[11] (3606:3606:3606) (3734:3734:3734))
        (PORT d[12] (3573:3573:3573) (3588:3588:3588))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1468:1468:1468))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (2232:2232:2232) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (2881:2881:2881))
        (PORT clk (2504:2504:2504) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3215:3215:3215))
        (PORT d[1] (3003:3003:3003) (2982:2982:2982))
        (PORT d[2] (3402:3402:3402) (3608:3608:3608))
        (PORT d[3] (3030:3030:3030) (2973:2973:2973))
        (PORT d[4] (4189:4189:4189) (4243:4243:4243))
        (PORT d[5] (2657:2657:2657) (2730:2730:2730))
        (PORT d[6] (2700:2700:2700) (2787:2787:2787))
        (PORT d[7] (4659:4659:4659) (4754:4754:4754))
        (PORT d[8] (1972:1972:1972) (2057:2057:2057))
        (PORT d[9] (3060:3060:3060) (3034:3034:3034))
        (PORT d[10] (3340:3340:3340) (3440:3440:3440))
        (PORT d[11] (2967:2967:2967) (2959:2959:2959))
        (PORT d[12] (2250:2250:2250) (2309:2309:2309))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2157:2157:2157))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2492:2492:2492))
        (PORT d[0] (2304:2304:2304) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3541:3541:3541))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3912:3912:3912))
        (PORT d[1] (3755:3755:3755) (3876:3876:3876))
        (PORT d[2] (5350:5350:5350) (5609:5609:5609))
        (PORT d[3] (2753:2753:2753) (2875:2875:2875))
        (PORT d[4] (3716:3716:3716) (3640:3640:3640))
        (PORT d[5] (3451:3451:3451) (3366:3366:3366))
        (PORT d[6] (3031:3031:3031) (3126:3126:3126))
        (PORT d[7] (3580:3580:3580) (3698:3698:3698))
        (PORT d[8] (3598:3598:3598) (3835:3835:3835))
        (PORT d[9] (3745:3745:3745) (3845:3845:3845))
        (PORT d[10] (3796:3796:3796) (3998:3998:3998))
        (PORT d[11] (3379:3379:3379) (3573:3573:3573))
        (PORT d[12] (4372:4372:4372) (4493:4493:4493))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2799:2799:2799))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT d[0] (4006:4006:4006) (3804:3804:3804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3629:3629:3629))
        (PORT clk (2495:2495:2495) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3550:3550:3550))
        (PORT d[1] (3380:3380:3380) (3437:3437:3437))
        (PORT d[2] (4869:4869:4869) (5057:5057:5057))
        (PORT d[3] (4427:4427:4427) (4403:4403:4403))
        (PORT d[4] (3619:3619:3619) (3739:3739:3739))
        (PORT d[5] (3479:3479:3479) (3617:3617:3617))
        (PORT d[6] (2915:2915:2915) (2969:2969:2969))
        (PORT d[7] (3495:3495:3495) (3561:3561:3561))
        (PORT d[8] (2769:2769:2769) (2934:2934:2934))
        (PORT d[9] (4167:4167:4167) (4166:4166:4166))
        (PORT d[10] (3420:3420:3420) (3569:3569:3569))
        (PORT d[11] (4464:4464:4464) (4342:4342:4342))
        (PORT d[12] (3515:3515:3515) (3539:3539:3539))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1307:1307:1307))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2488:2488:2488))
        (PORT d[0] (3391:3391:3391) (3329:3329:3329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2636:2636:2636))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4300:4300:4300))
        (PORT d[1] (3463:3463:3463) (3631:3631:3631))
        (PORT d[2] (4148:4148:4148) (4327:4327:4327))
        (PORT d[3] (3241:3241:3241) (3453:3453:3453))
        (PORT d[4] (4823:4823:4823) (4851:4851:4851))
        (PORT d[5] (3407:3407:3407) (3572:3572:3572))
        (PORT d[6] (4419:4419:4419) (4640:4640:4640))
        (PORT d[7] (4683:4683:4683) (4910:4910:4910))
        (PORT d[8] (3063:3063:3063) (3191:3191:3191))
        (PORT d[9] (4098:4098:4098) (4020:4020:4020))
        (PORT d[10] (4104:4104:4104) (4109:4109:4109))
        (PORT d[11] (3059:3059:3059) (3234:3234:3234))
        (PORT d[12] (4779:4779:4779) (4962:4962:4962))
        (PORT clk (2558:2558:2558) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2567:2567:2567))
        (PORT clk (2558:2558:2558) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2587:2587:2587))
        (PORT d[0] (3052:3052:3052) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3325:3325:3325))
        (PORT clk (2521:2521:2521) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2867:2867:2867))
        (PORT d[1] (3157:3157:3157) (3257:3257:3257))
        (PORT d[2] (4603:4603:4603) (4883:4883:4883))
        (PORT d[3] (3176:3176:3176) (3193:3193:3193))
        (PORT d[4] (3798:3798:3798) (3741:3741:3741))
        (PORT d[5] (4451:4451:4451) (4375:4375:4375))
        (PORT d[6] (3583:3583:3583) (3831:3831:3831))
        (PORT d[7] (5479:5479:5479) (5699:5699:5699))
        (PORT d[8] (2752:2752:2752) (2914:2914:2914))
        (PORT d[9] (6573:6573:6573) (6603:6603:6603))
        (PORT d[10] (4138:4138:4138) (4242:4242:4242))
        (PORT d[11] (4550:4550:4550) (4659:4659:4659))
        (PORT d[12] (4446:4446:4446) (4447:4447:4447))
        (PORT clk (2516:2516:2516) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1747:1747:1747))
        (PORT clk (2516:2516:2516) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2509:2509:2509))
        (PORT d[0] (2805:2805:2805) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2683:2683:2683))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4626:4626:4626))
        (PORT d[1] (3123:3123:3123) (3297:3297:3297))
        (PORT d[2] (4169:4169:4169) (4351:4351:4351))
        (PORT d[3] (2880:2880:2880) (3091:3091:3091))
        (PORT d[4] (4859:4859:4859) (4889:4889:4889))
        (PORT d[5] (3761:3761:3761) (3918:3918:3918))
        (PORT d[6] (4034:4034:4034) (4258:4258:4258))
        (PORT d[7] (4700:4700:4700) (4929:4929:4929))
        (PORT d[8] (3447:3447:3447) (3575:3575:3575))
        (PORT d[9] (3687:3687:3687) (3613:3613:3613))
        (PORT d[10] (4472:4472:4472) (4469:4469:4469))
        (PORT d[11] (3065:3065:3065) (3237:3237:3237))
        (PORT d[12] (4472:4472:4472) (4664:4664:4664))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3108:3108:3108))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (PORT d[0] (3237:3237:3237) (3196:3196:3196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3697:3697:3697))
        (PORT clk (2514:2514:2514) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2536:2536:2536))
        (PORT d[1] (3205:3205:3205) (3308:3308:3308))
        (PORT d[2] (4255:4255:4255) (4546:4546:4546))
        (PORT d[3] (3227:3227:3227) (3253:3253:3253))
        (PORT d[4] (3763:3763:3763) (3689:3689:3689))
        (PORT d[5] (4782:4782:4782) (4699:4699:4699))
        (PORT d[6] (3980:3980:3980) (4236:4236:4236))
        (PORT d[7] (5146:5146:5146) (5375:5375:5375))
        (PORT d[8] (3076:3076:3076) (3231:3231:3231))
        (PORT d[9] (6214:6214:6214) (6271:6271:6271))
        (PORT d[10] (3739:3739:3739) (3847:3847:3847))
        (PORT d[11] (4524:4524:4524) (4628:4628:4628))
        (PORT d[12] (4110:4110:4110) (4122:4122:4122))
        (PORT clk (2509:2509:2509) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1932:1932:1932))
        (PORT clk (2509:2509:2509) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2506:2506:2506))
        (PORT d[0] (3375:3375:3375) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3475:3475:3475))
        (PORT clk (2483:2483:2483) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (4745:4745:4745))
        (PORT d[1] (2719:2719:2719) (2848:2848:2848))
        (PORT d[2] (4677:4677:4677) (4787:4787:4787))
        (PORT d[3] (2803:2803:2803) (3017:3017:3017))
        (PORT d[4] (3348:3348:3348) (3355:3355:3355))
        (PORT d[5] (3990:3990:3990) (4106:4106:4106))
        (PORT d[6] (3329:3329:3329) (3490:3490:3490))
        (PORT d[7] (3939:3939:3939) (4099:4099:4099))
        (PORT d[8] (3799:3799:3799) (3906:3906:3906))
        (PORT d[9] (3236:3236:3236) (3242:3242:3242))
        (PORT d[10] (4392:4392:4392) (4388:4388:4388))
        (PORT d[11] (3039:3039:3039) (3206:3206:3206))
        (PORT d[12] (5387:5387:5387) (5533:5533:5533))
        (PORT clk (2479:2479:2479) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3253:3253:3253))
        (PORT clk (2479:2479:2479) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2505:2505:2505))
        (PORT d[0] (4276:4276:4276) (4130:4130:4130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (2989:2989:2989))
        (PORT clk (2442:2442:2442) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2794:2794:2794))
        (PORT d[1] (2780:2780:2780) (2804:2804:2804))
        (PORT d[2] (3111:3111:3111) (3156:3156:3156))
        (PORT d[3] (2739:2739:2739) (2763:2763:2763))
        (PORT d[4] (2638:2638:2638) (2652:2652:2652))
        (PORT d[5] (2625:2625:2625) (2629:2629:2629))
        (PORT d[6] (2592:2592:2592) (2594:2594:2594))
        (PORT d[7] (2792:2792:2792) (2810:2810:2810))
        (PORT d[8] (2720:2720:2720) (2742:2742:2742))
        (PORT d[9] (4344:4344:4344) (4325:4325:4325))
        (PORT d[10] (2760:2760:2760) (2841:2841:2841))
        (PORT d[11] (2807:2807:2807) (2808:2808:2808))
        (PORT d[12] (3130:3130:3130) (3128:3128:3128))
        (PORT clk (2437:2437:2437) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2651:2651:2651))
        (PORT clk (2437:2437:2437) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (PORT d[0] (4791:4791:4791) (4843:4843:4843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2420:2420:2420))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (892:892:892))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1208:1208:1208))
        (PORT d[1] (1145:1145:1145) (1189:1189:1189))
        (PORT d[2] (1239:1239:1239) (1291:1291:1291))
        (PORT d[3] (1208:1208:1208) (1253:1253:1253))
        (PORT d[4] (1539:1539:1539) (1594:1594:1594))
        (PORT d[5] (1185:1185:1185) (1231:1231:1231))
        (PORT d[6] (1530:1530:1530) (1574:1574:1574))
        (PORT d[7] (2227:2227:2227) (2274:2274:2274))
        (PORT d[8] (944:944:944) (1019:1019:1019))
        (PORT d[9] (751:751:751) (797:797:797))
        (PORT d[10] (754:754:754) (804:804:804))
        (PORT d[11] (746:746:746) (785:785:785))
        (PORT d[12] (1531:1531:1531) (1588:1588:1588))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1771:1771:1771))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT d[0] (2023:2023:2023) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (1876:1876:1876))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1542:1542:1542))
        (PORT d[1] (1610:1610:1610) (1642:1642:1642))
        (PORT d[2] (4105:4105:4105) (4292:4292:4292))
        (PORT d[3] (2088:2088:2088) (2095:2095:2095))
        (PORT d[4] (2425:2425:2425) (2497:2497:2497))
        (PORT d[5] (2076:2076:2076) (2070:2070:2070))
        (PORT d[6] (1821:1821:1821) (1853:1853:1853))
        (PORT d[7] (1812:1812:1812) (1831:1831:1831))
        (PORT d[8] (1564:1564:1564) (1608:1608:1608))
        (PORT d[9] (1873:1873:1873) (1894:1894:1894))
        (PORT d[10] (1664:1664:1664) (1706:1706:1706))
        (PORT d[11] (1839:1839:1839) (1860:1860:1860))
        (PORT d[12] (1868:1868:1868) (1880:1880:1880))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1782:1782:1782))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (2018:2018:2018) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3478:3478:3478))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4908:4908:4908) (5033:5033:5033))
        (PORT d[1] (3091:3091:3091) (3234:3234:3234))
        (PORT d[2] (2797:2797:2797) (2806:2806:2806))
        (PORT d[3] (3322:3322:3322) (3415:3415:3415))
        (PORT d[4] (3322:3322:3322) (3295:3295:3295))
        (PORT d[5] (3002:3002:3002) (2963:2963:2963))
        (PORT d[6] (2970:2970:2970) (3064:3064:3064))
        (PORT d[7] (3579:3579:3579) (3690:3690:3690))
        (PORT d[8] (3841:3841:3841) (3836:3836:3836))
        (PORT d[9] (3104:3104:3104) (3261:3261:3261))
        (PORT d[10] (2767:2767:2767) (2884:2884:2884))
        (PORT d[11] (3941:3941:3941) (4065:4065:4065))
        (PORT d[12] (3966:3966:3966) (3978:3978:3978))
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3777:3777:3777))
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT d[0] (3172:3172:3172) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3026:3026:3026))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3330:3330:3330))
        (PORT d[1] (3734:3734:3734) (3709:3709:3709))
        (PORT d[2] (4165:4165:4165) (4398:4398:4398))
        (PORT d[3] (3805:3805:3805) (3754:3754:3754))
        (PORT d[4] (3530:3530:3530) (3640:3640:3640))
        (PORT d[5] (3466:3466:3466) (3650:3650:3650))
        (PORT d[6] (3036:3036:3036) (3155:3155:3155))
        (PORT d[7] (4247:4247:4247) (4337:4337:4337))
        (PORT d[8] (2981:2981:2981) (3130:3130:3130))
        (PORT d[9] (3732:3732:3732) (3692:3692:3692))
        (PORT d[10] (2962:2962:2962) (3066:3066:3066))
        (PORT d[11] (2956:2956:2956) (2943:2943:2943))
        (PORT d[12] (2972:2972:2972) (3031:3031:3031))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1622:1622:1622))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (3179:3179:3179) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2048:2048:2048))
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4329:4329:4329))
        (PORT d[1] (3066:3066:3066) (3221:3221:3221))
        (PORT d[2] (2389:2389:2389) (2397:2397:2397))
        (PORT d[3] (2641:2641:2641) (2753:2753:2753))
        (PORT d[4] (2881:2881:2881) (2826:2826:2826))
        (PORT d[5] (2303:2303:2303) (2267:2267:2267))
        (PORT d[6] (2294:2294:2294) (2402:2402:2402))
        (PORT d[7] (2795:2795:2795) (2878:2878:2878))
        (PORT d[8] (3419:3419:3419) (3408:3408:3408))
        (PORT d[9] (3093:3093:3093) (3210:3210:3210))
        (PORT d[10] (2471:2471:2471) (2579:2579:2579))
        (PORT d[11] (3279:3279:3279) (3409:3409:3409))
        (PORT d[12] (3502:3502:3502) (3502:3502:3502))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2132:2132:2132))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (PORT d[0] (2725:2725:2725) (2698:2698:2698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2469:2469:2469))
        (PORT clk (2505:2505:2505) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3206:3206:3206))
        (PORT d[1] (3019:3019:3019) (2999:2999:2999))
        (PORT d[2] (3785:3785:3785) (3989:3989:3989))
        (PORT d[3] (3089:3089:3089) (3037:3037:3037))
        (PORT d[4] (3844:3844:3844) (3901:3901:3901))
        (PORT d[5] (4154:4154:4154) (4330:4330:4330))
        (PORT d[6] (2678:2678:2678) (2762:2762:2762))
        (PORT d[7] (2655:2655:2655) (2617:2617:2617))
        (PORT d[8] (2519:2519:2519) (2581:2581:2581))
        (PORT d[9] (3609:3609:3609) (3549:3549:3549))
        (PORT d[10] (2510:2510:2510) (2575:2575:2575))
        (PORT d[11] (3002:3002:3002) (2996:2996:2996))
        (PORT d[12] (2239:2239:2239) (2297:2297:2297))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2360:2360:2360))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (PORT d[0] (2586:2586:2586) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1586:1586:1586))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1243:1243:1243))
        (PORT d[1] (3303:3303:3303) (3381:3381:3381))
        (PORT d[2] (1218:1218:1218) (1270:1270:1270))
        (PORT d[3] (1580:1580:1580) (1622:1622:1622))
        (PORT d[4] (1210:1210:1210) (1265:1265:1265))
        (PORT d[5] (1589:1589:1589) (1644:1644:1644))
        (PORT d[6] (1524:1524:1524) (1572:1572:1572))
        (PORT d[7] (1170:1170:1170) (1215:1215:1215))
        (PORT d[8] (905:905:905) (966:966:966))
        (PORT d[9] (2139:2139:2139) (2167:2167:2167))
        (PORT d[10] (1497:1497:1497) (1538:1538:1538))
        (PORT d[11] (1503:1503:1503) (1532:1532:1532))
        (PORT d[12] (2355:2355:2355) (2345:2345:2345))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2347:2347:2347))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (PORT d[0] (2704:2704:2704) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2144:2144:2144))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1853:1853:1853))
        (PORT d[1] (2011:2011:2011) (2054:2054:2054))
        (PORT d[2] (3703:3703:3703) (3820:3820:3820))
        (PORT d[3] (2850:2850:2850) (2850:2850:2850))
        (PORT d[4] (2923:2923:2923) (2892:2892:2892))
        (PORT d[5] (2238:2238:2238) (2351:2351:2351))
        (PORT d[6] (1787:1787:1787) (1823:1823:1823))
        (PORT d[7] (3597:3597:3597) (3720:3720:3720))
        (PORT d[8] (2221:2221:2221) (2259:2259:2259))
        (PORT d[9] (2279:2279:2279) (2300:2300:2300))
        (PORT d[10] (2044:2044:2044) (2085:2085:2085))
        (PORT d[11] (2189:2189:2189) (2208:2208:2208))
        (PORT d[12] (2283:2283:2283) (2299:2299:2299))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1054:1054:1054))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT d[0] (2630:2630:2630) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2756:2756:2756))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (3884:3884:3884))
        (PORT d[1] (3158:3158:3158) (3336:3336:3336))
        (PORT d[2] (3707:3707:3707) (3799:3799:3799))
        (PORT d[3] (2788:2788:2788) (2921:2921:2921))
        (PORT d[4] (3275:3275:3275) (3269:3269:3269))
        (PORT d[5] (3346:3346:3346) (3443:3443:3443))
        (PORT d[6] (3893:3893:3893) (3886:3886:3886))
        (PORT d[7] (3980:3980:3980) (4136:4136:4136))
        (PORT d[8] (2386:2386:2386) (2498:2498:2498))
        (PORT d[9] (2797:2797:2797) (2802:2802:2802))
        (PORT d[10] (2859:2859:2859) (2857:2857:2857))
        (PORT d[11] (2643:2643:2643) (2775:2775:2775))
        (PORT d[12] (4503:4503:4503) (4625:4625:4625))
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2102:2102:2102))
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (PORT d[0] (2851:2851:2851) (2765:2765:2765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3009:3009:3009))
        (PORT clk (2504:2504:2504) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2527:2527:2527))
        (PORT d[1] (2088:2088:2088) (2106:2106:2106))
        (PORT d[2] (1957:1957:1957) (1972:1972:1972))
        (PORT d[3] (2035:2035:2035) (2063:2063:2063))
        (PORT d[4] (1365:1365:1365) (1392:1392:1392))
        (PORT d[5] (1590:1590:1590) (1606:1606:1606))
        (PORT d[6] (3885:3885:3885) (4123:4123:4123))
        (PORT d[7] (1007:1007:1007) (1041:1041:1041))
        (PORT d[8] (2390:2390:2390) (2531:2531:2531))
        (PORT d[9] (2187:2187:2187) (2185:2185:2185))
        (PORT d[10] (1217:1217:1217) (1238:1238:1238))
        (PORT d[11] (2062:2062:2062) (2067:2067:2067))
        (PORT d[12] (1268:1268:1268) (1289:1289:1289))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (1995:1995:1995))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (PORT d[0] (2730:2730:2730) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2992:2992:2992))
        (PORT clk (2532:2532:2532) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (5046:5046:5046))
        (PORT d[1] (3780:3780:3780) (3944:3944:3944))
        (PORT d[2] (2041:2041:2041) (2040:2040:2040))
        (PORT d[3] (2965:2965:2965) (3094:3094:3094))
        (PORT d[4] (2382:2382:2382) (2339:2339:2339))
        (PORT d[5] (2987:2987:2987) (2944:2944:2944))
        (PORT d[6] (3021:3021:3021) (3152:3152:3152))
        (PORT d[7] (3768:3768:3768) (3837:3837:3837))
        (PORT d[8] (2251:2251:2251) (2232:2232:2232))
        (PORT d[9] (2393:2393:2393) (2508:2508:2508))
        (PORT d[10] (2030:2030:2030) (2134:2134:2134))
        (PORT d[11] (3302:3302:3302) (3432:3432:3432))
        (PORT d[12] (2396:2396:2396) (2395:2395:2395))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (2963:2963:2963))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (PORT d[0] (3075:3075:3075) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3208:3208:3208))
        (PORT clk (2491:2491:2491) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3169:3169:3169))
        (PORT d[1] (2982:2982:2982) (2953:2953:2953))
        (PORT d[2] (2989:2989:2989) (3141:3141:3141))
        (PORT d[3] (3062:3062:3062) (3007:3007:3007))
        (PORT d[4] (2958:2958:2958) (2994:2994:2994))
        (PORT d[5] (2325:2325:2325) (2415:2415:2415))
        (PORT d[6] (2935:2935:2935) (3046:3046:3046))
        (PORT d[7] (3726:3726:3726) (3786:3786:3786))
        (PORT d[8] (2327:2327:2327) (2419:2419:2419))
        (PORT d[9] (2991:2991:2991) (2955:2955:2955))
        (PORT d[10] (2497:2497:2497) (2597:2597:2597))
        (PORT d[11] (2958:2958:2958) (2947:2947:2947))
        (PORT d[12] (3047:3047:3047) (3180:3180:3180))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (976:976:976))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT d[0] (3414:3414:3414) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2726:2726:2726))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (5297:5297:5297))
        (PORT d[1] (3721:3721:3721) (3839:3839:3839))
        (PORT d[2] (5011:5011:5011) (5249:5249:5249))
        (PORT d[3] (2734:2734:2734) (2869:2869:2869))
        (PORT d[4] (2391:2391:2391) (2426:2426:2426))
        (PORT d[5] (3876:3876:3876) (4097:4097:4097))
        (PORT d[6] (3252:3252:3252) (3331:3331:3331))
        (PORT d[7] (4311:4311:4311) (4453:4453:4453))
        (PORT d[8] (4724:4724:4724) (4990:4990:4990))
        (PORT d[9] (2310:2310:2310) (2431:2431:2431))
        (PORT d[10] (1975:1975:1975) (2077:2077:2077))
        (PORT d[11] (3750:3750:3750) (3940:3940:3940))
        (PORT d[12] (4702:4702:4702) (4814:4814:4814))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2246:2246:2246))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT d[0] (3557:3557:3557) (3484:3484:3484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4281:4281:4281))
        (PORT clk (2477:2477:2477) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3180:3180:3180))
        (PORT d[1] (3417:3417:3417) (3463:3463:3463))
        (PORT d[2] (3770:3770:3770) (3967:3967:3967))
        (PORT d[3] (3730:3730:3730) (3703:3703:3703))
        (PORT d[4] (4512:4512:4512) (4589:4589:4589))
        (PORT d[5] (3169:3169:3169) (3338:3338:3338))
        (PORT d[6] (3211:3211:3211) (3254:3254:3254))
        (PORT d[7] (3418:3418:3418) (3474:3474:3474))
        (PORT d[8] (2871:2871:2871) (3045:3045:3045))
        (PORT d[9] (3689:3689:3689) (3693:3693:3693))
        (PORT d[10] (2941:2941:2941) (2995:2995:2995))
        (PORT d[11] (4391:4391:4391) (4260:4260:4260))
        (PORT d[12] (2994:2994:2994) (3078:3078:3078))
        (PORT clk (2472:2472:2472) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1479:1479:1479))
        (PORT clk (2472:2472:2472) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (PORT d[0] (4649:4649:4649) (4674:4674:4674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (3096:3096:3096))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5423:5423:5423) (5679:5679:5679))
        (PORT d[1] (3420:3420:3420) (3591:3591:3591))
        (PORT d[2] (2006:2006:2006) (2007:2007:2007))
        (PORT d[3] (2985:2985:2985) (3115:3115:3115))
        (PORT d[4] (2782:2782:2782) (2755:2755:2755))
        (PORT d[5] (3954:3954:3954) (3882:3882:3882))
        (PORT d[6] (3005:3005:3005) (3136:3136:3136))
        (PORT d[7] (3826:3826:3826) (3902:3902:3902))
        (PORT d[8] (2246:2246:2246) (2227:2227:2227))
        (PORT d[9] (2442:2442:2442) (2560:2560:2560))
        (PORT d[10] (2016:2016:2016) (2123:2123:2123))
        (PORT d[11] (3608:3608:3608) (3728:3728:3728))
        (PORT d[12] (2394:2394:2394) (2394:2394:2394))
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2663:2663:2663))
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (PORT d[0] (3620:3620:3620) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3602:3602:3602))
        (PORT clk (2474:2474:2474) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3812:3812:3812))
        (PORT d[1] (3326:3326:3326) (3291:3291:3291))
        (PORT d[2] (3283:3283:3283) (3422:3422:3422))
        (PORT d[3] (3436:3436:3436) (3379:3379:3379))
        (PORT d[4] (3172:3172:3172) (3240:3240:3240))
        (PORT d[5] (2644:2644:2644) (2728:2728:2728))
        (PORT d[6] (2699:2699:2699) (2819:2819:2819))
        (PORT d[7] (3464:3464:3464) (3534:3534:3534))
        (PORT d[8] (2672:2672:2672) (2757:2757:2757))
        (PORT d[9] (3338:3338:3338) (3301:3301:3301))
        (PORT d[10] (2895:2895:2895) (2995:2995:2995))
        (PORT d[11] (4349:4349:4349) (4318:4318:4318))
        (PORT d[12] (3052:3052:3052) (3180:3180:3180))
        (PORT clk (2469:2469:2469) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (1842:1842:1842))
        (PORT clk (2469:2469:2469) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (PORT d[0] (3154:3154:3154) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2332:2332:2332))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2243:2243:2243))
        (PORT d[1] (1896:1896:1896) (1948:1948:1948))
        (PORT d[2] (2001:2001:2001) (2064:2064:2064))
        (PORT d[3] (1986:1986:1986) (2023:2023:2023))
        (PORT d[4] (1902:1902:1902) (1960:1960:1960))
        (PORT d[5] (1596:1596:1596) (1642:1642:1642))
        (PORT d[6] (2592:2592:2592) (2629:2629:2629))
        (PORT d[7] (1849:1849:1849) (1896:1896:1896))
        (PORT d[8] (1660:1660:1660) (1736:1736:1736))
        (PORT d[9] (1889:1889:1889) (1930:1930:1930))
        (PORT d[10] (2144:2144:2144) (2176:2176:2176))
        (PORT d[11] (2145:2145:2145) (2185:2185:2185))
        (PORT d[12] (3790:3790:3790) (3818:3818:3818))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1344:1344:1344))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (2023:2023:2023) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1487:1487:1487))
        (PORT clk (2495:2495:2495) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1574:1574:1574))
        (PORT d[1] (1567:1567:1567) (1597:1597:1597))
        (PORT d[2] (2420:2420:2420) (2429:2429:2429))
        (PORT d[3] (1248:1248:1248) (1293:1293:1293))
        (PORT d[4] (2921:2921:2921) (3008:3008:3008))
        (PORT d[5] (1748:1748:1748) (1750:1750:1750))
        (PORT d[6] (1910:1910:1910) (1944:1944:1944))
        (PORT d[7] (1705:1705:1705) (1706:1706:1706))
        (PORT d[8] (2268:2268:2268) (2349:2349:2349))
        (PORT d[9] (1217:1217:1217) (1267:1267:1267))
        (PORT d[10] (1296:1296:1296) (1342:1342:1342))
        (PORT d[11] (1872:1872:1872) (1890:1890:1890))
        (PORT d[12] (2880:2880:2880) (2919:2919:2919))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1667:1667:1667))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (PORT d[0] (2273:2273:2273) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3465:3465:3465))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4302:4302:4302))
        (PORT d[1] (3359:3359:3359) (3461:3461:3461))
        (PORT d[2] (4458:4458:4458) (4583:4583:4583))
        (PORT d[3] (2755:2755:2755) (2931:2931:2931))
        (PORT d[4] (3268:3268:3268) (3252:3252:3252))
        (PORT d[5] (3540:3540:3540) (3639:3639:3639))
        (PORT d[6] (3720:3720:3720) (3878:3878:3878))
        (PORT d[7] (3605:3605:3605) (3769:3769:3769))
        (PORT d[8] (3113:3113:3113) (3229:3229:3229))
        (PORT d[9] (2487:2487:2487) (2496:2496:2496))
        (PORT d[10] (3682:3682:3682) (3685:3685:3685))
        (PORT d[11] (3381:3381:3381) (3541:3541:3541))
        (PORT d[12] (5054:5054:5054) (5204:5204:5204))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3113:3113:3113))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (PORT d[0] (3420:3420:3420) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2633:2633:2633))
        (PORT clk (2485:2485:2485) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2075:2075:2075))
        (PORT d[1] (2363:2363:2363) (2382:2382:2382))
        (PORT d[2] (3157:3157:3157) (3215:3215:3215))
        (PORT d[3] (2329:2329:2329) (2351:2351:2351))
        (PORT d[4] (2321:2321:2321) (2338:2338:2338))
        (PORT d[5] (2635:2635:2635) (2638:2638:2638))
        (PORT d[6] (2842:2842:2842) (2841:2841:2841))
        (PORT d[7] (2427:2427:2427) (2445:2445:2445))
        (PORT d[8] (2330:2330:2330) (2348:2348:2348))
        (PORT d[9] (4821:4821:4821) (4812:4812:4812))
        (PORT d[10] (2964:2964:2964) (2995:2995:2995))
        (PORT d[11] (2385:2385:2385) (2381:2381:2381))
        (PORT d[12] (2398:2398:2398) (2404:2404:2404))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2756:2756:2756))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT d[0] (2761:2761:2761) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2974:2974:2974))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4878:4878:4878) (4998:4998:4998))
        (PORT d[1] (3413:3413:3413) (3578:3578:3578))
        (PORT d[2] (1979:1979:1979) (1966:1966:1966))
        (PORT d[3] (2334:2334:2334) (2482:2482:2482))
        (PORT d[4] (2139:2139:2139) (2140:2140:2140))
        (PORT d[5] (3208:3208:3208) (3141:3141:3141))
        (PORT d[6] (2975:2975:2975) (3102:3102:3102))
        (PORT d[7] (3471:3471:3471) (3547:3547:3547))
        (PORT d[8] (2341:2341:2341) (2332:2332:2332))
        (PORT d[9] (2015:2015:2015) (2133:2133:2133))
        (PORT d[10] (1624:1624:1624) (1730:1730:1730))
        (PORT d[11] (2889:2889:2889) (3001:3001:3001))
        (PORT d[12] (2430:2430:2430) (2436:2436:2436))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2213:2213:2213))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT d[0] (2820:2820:2820) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2849:2849:2849))
        (PORT clk (2503:2503:2503) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2889:2889:2889))
        (PORT d[1] (2958:2958:2958) (2925:2925:2925))
        (PORT d[2] (3015:3015:3015) (3167:3167:3167))
        (PORT d[3] (2684:2684:2684) (2631:2631:2631))
        (PORT d[4] (3097:3097:3097) (3152:3152:3152))
        (PORT d[5] (1963:1963:1963) (2053:2053:2053))
        (PORT d[6] (2986:2986:2986) (3099:3099:3099))
        (PORT d[7] (3564:3564:3564) (3669:3669:3669))
        (PORT d[8] (1994:1994:1994) (2089:2089:2089))
        (PORT d[9] (2663:2663:2663) (2632:2632:2632))
        (PORT d[10] (2889:2889:2889) (2983:2983:2983))
        (PORT d[11] (2975:2975:2975) (2928:2928:2928))
        (PORT d[12] (3414:3414:3414) (3542:3542:3542))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (1923:1923:1923))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (PORT d[0] (2902:2902:2902) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3769:3769:3769))
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4964:4964:4964) (5132:5132:5132))
        (PORT d[1] (3351:3351:3351) (3475:3475:3475))
        (PORT d[2] (4982:4982:4982) (5241:5241:5241))
        (PORT d[3] (2656:2656:2656) (2754:2754:2754))
        (PORT d[4] (3638:3638:3638) (3537:3537:3537))
        (PORT d[5] (3118:3118:3118) (3039:3039:3039))
        (PORT d[6] (2993:2993:2993) (3083:3083:3083))
        (PORT d[7] (3241:3241:3241) (3368:3368:3368))
        (PORT d[8] (4318:4318:4318) (4584:4584:4584))
        (PORT d[9] (3408:3408:3408) (3513:3513:3513))
        (PORT d[10] (2676:2676:2676) (2776:2776:2776))
        (PORT d[11] (3627:3627:3627) (3724:3724:3724))
        (PORT d[12] (3613:3613:3613) (3739:3739:3739))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2361:2361:2361))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (PORT d[0] (2365:2365:2365) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3252:3252:3252))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3195:3195:3195))
        (PORT d[1] (3453:3453:3453) (3496:3496:3496))
        (PORT d[2] (4453:4453:4453) (4642:4642:4642))
        (PORT d[3] (3757:3757:3757) (3738:3738:3738))
        (PORT d[4] (3325:3325:3325) (3451:3451:3451))
        (PORT d[5] (3090:3090:3090) (3236:3236:3236))
        (PORT d[6] (2594:2594:2594) (2654:2654:2654))
        (PORT d[7] (3084:3084:3084) (3125:3125:3125))
        (PORT d[8] (2931:2931:2931) (2986:2986:2986))
        (PORT d[9] (3429:3429:3429) (3436:3436:3436))
        (PORT d[10] (3737:3737:3737) (3880:3880:3880))
        (PORT d[11] (4022:4022:4022) (3896:3896:3896))
        (PORT d[12] (2910:2910:2910) (2987:2987:2987))
        (PORT clk (2484:2484:2484) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3147:3147:3147))
        (PORT clk (2484:2484:2484) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (PORT d[0] (2621:2621:2621) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3189:3189:3189))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4493:4493:4493))
        (PORT d[1] (3006:3006:3006) (3129:3129:3129))
        (PORT d[2] (4483:4483:4483) (4703:4703:4703))
        (PORT d[3] (2027:2027:2027) (2151:2151:2151))
        (PORT d[4] (3372:3372:3372) (3287:3287:3287))
        (PORT d[5] (4254:4254:4254) (4467:4467:4467))
        (PORT d[6] (2973:2973:2973) (3063:3063:3063))
        (PORT d[7] (3201:3201:3201) (3324:3324:3324))
        (PORT d[8] (4921:4921:4921) (5146:5146:5146))
        (PORT d[9] (2401:2401:2401) (2518:2518:2518))
        (PORT d[10] (2271:2271:2271) (2351:2351:2351))
        (PORT d[11] (4391:4391:4391) (4570:4570:4570))
        (PORT d[12] (4717:4717:4717) (4830:4830:4830))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2651:2651:2651))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT d[0] (3150:3150:3150) (2953:2953:2953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3208:3208:3208))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2806:2806:2806))
        (PORT d[1] (3084:3084:3084) (3130:3130:3130))
        (PORT d[2] (3828:3828:3828) (4071:4071:4071))
        (PORT d[3] (3385:3385:3385) (3362:3362:3362))
        (PORT d[4] (2902:2902:2902) (3028:3028:3028))
        (PORT d[5] (3057:3057:3057) (3192:3192:3192))
        (PORT d[6] (2976:2976:2976) (3090:3090:3090))
        (PORT d[7] (3306:3306:3306) (3311:3311:3311))
        (PORT d[8] (3564:3564:3564) (3730:3730:3730))
        (PORT d[9] (3037:3037:3037) (3044:3044:3044))
        (PORT d[10] (2247:2247:2247) (2301:2301:2301))
        (PORT d[11] (4008:4008:4008) (3875:3875:3875))
        (PORT d[12] (2576:2576:2576) (2619:2619:2619))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1337:1337:1337))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (2620:2620:2620) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3189:3189:3189))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3450:3450:3450))
        (PORT d[1] (3147:3147:3147) (3326:3326:3326))
        (PORT d[2] (3341:3341:3341) (3424:3424:3424))
        (PORT d[3] (2076:2076:2076) (2213:2213:2213))
        (PORT d[4] (3641:3641:3641) (3641:3641:3641))
        (PORT d[5] (2620:2620:2620) (2714:2714:2714))
        (PORT d[6] (3169:3169:3169) (3164:3164:3164))
        (PORT d[7] (3821:3821:3821) (3804:3804:3804))
        (PORT d[8] (2780:2780:2780) (2898:2898:2898))
        (PORT d[9] (3335:3335:3335) (3585:3585:3585))
        (PORT d[10] (3591:3591:3591) (3583:3583:3583))
        (PORT d[11] (3426:3426:3426) (3554:3554:3554))
        (PORT d[12] (3961:3961:3961) (4073:4073:4073))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2351:2351:2351))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (3419:3419:3419) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2314:2314:2314))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3266:3266:3266))
        (PORT d[1] (2871:2871:2871) (2890:2890:2890))
        (PORT d[2] (2061:2061:2061) (2080:2080:2080))
        (PORT d[3] (2626:2626:2626) (2638:2638:2638))
        (PORT d[4] (2418:2418:2418) (2435:2435:2435))
        (PORT d[5] (2674:2674:2674) (2681:2681:2681))
        (PORT d[6] (2669:2669:2669) (2677:2677:2677))
        (PORT d[7] (1722:1722:1722) (1754:1754:1754))
        (PORT d[8] (2269:2269:2269) (2394:2394:2394))
        (PORT d[9] (2882:2882:2882) (2866:2866:2866))
        (PORT d[10] (1966:1966:1966) (1978:1978:1978))
        (PORT d[11] (2019:2019:2019) (2014:2014:2014))
        (PORT d[12] (1989:1989:1989) (1990:1990:1990))
        (PORT clk (2470:2470:2470) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1802:1802:1802))
        (PORT clk (2470:2470:2470) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (3732:3732:3732) (3673:3673:3673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2273:2273:2273))
        (PORT clk (2485:2485:2485) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2322:2322:2322))
        (PORT d[1] (2939:2939:2939) (3018:3018:3018))
        (PORT d[2] (2654:2654:2654) (2685:2685:2685))
        (PORT d[3] (2324:2324:2324) (2372:2372:2372))
        (PORT d[4] (2361:2361:2361) (2413:2413:2413))
        (PORT d[5] (2604:2604:2604) (2646:2646:2646))
        (PORT d[6] (2215:2215:2215) (2255:2255:2255))
        (PORT d[7] (2221:2221:2221) (2255:2255:2255))
        (PORT d[8] (1973:1973:1973) (2035:2035:2035))
        (PORT d[9] (2511:2511:2511) (2533:2533:2533))
        (PORT d[10] (2225:2225:2225) (2263:2263:2263))
        (PORT d[11] (2217:2217:2217) (2240:2240:2240))
        (PORT d[12] (3054:3054:3054) (3045:3045:3045))
        (PORT clk (2481:2481:2481) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2800:2800:2800))
        (PORT clk (2481:2481:2481) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2507:2507:2507))
        (PORT d[0] (3469:3469:3469) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3242:3242:3242))
        (PORT clk (2444:2444:2444) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1906:1906:1906))
        (PORT d[1] (2718:2718:2718) (2761:2761:2761))
        (PORT d[2] (2939:2939:2939) (3059:3059:3059))
        (PORT d[3] (3536:3536:3536) (3546:3546:3546))
        (PORT d[4] (2473:2473:2473) (2586:2586:2586))
        (PORT d[5] (2567:2567:2567) (2677:2677:2677))
        (PORT d[6] (3394:3394:3394) (3364:3364:3364))
        (PORT d[7] (4568:4568:4568) (4680:4680:4680))
        (PORT d[8] (2931:2931:2931) (2970:2970:2970))
        (PORT d[9] (2976:2976:2976) (2991:2991:2991))
        (PORT d[10] (3191:3191:3191) (3282:3282:3282))
        (PORT d[11] (3003:3003:3003) (3026:3026:3026))
        (PORT d[12] (3351:3351:3351) (3356:3356:3356))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1829:1829:1829))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (PORT d[0] (3778:3778:3778) (3669:3669:3669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2422:2422:2422))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2788:2788:2788))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (4999:4999:4999))
        (PORT d[1] (3393:3393:3393) (3551:3551:3551))
        (PORT d[2] (2763:2763:2763) (2771:2771:2771))
        (PORT d[3] (2276:2276:2276) (2383:2383:2383))
        (PORT d[4] (2943:2943:2943) (2912:2912:2912))
        (PORT d[5] (2703:2703:2703) (2673:2673:2673))
        (PORT d[6] (2609:2609:2609) (2710:2710:2710))
        (PORT d[7] (3138:3138:3138) (3222:3222:3222))
        (PORT d[8] (3862:3862:3862) (3862:3862:3862))
        (PORT d[9] (3087:3087:3087) (3243:3243:3243))
        (PORT d[10] (2784:2784:2784) (2902:2902:2902))
        (PORT d[11] (3628:3628:3628) (3758:3758:3758))
        (PORT d[12] (3889:3889:3889) (3893:3893:3893))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2163:2163:2163))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (PORT d[0] (3528:3528:3528) (3379:3379:3379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2991:2991:2991))
        (PORT clk (2512:2512:2512) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3337:3337:3337))
        (PORT d[1] (3382:3382:3382) (3365:3365:3365))
        (PORT d[2] (4143:4143:4143) (4353:4353:4353))
        (PORT d[3] (3421:3421:3421) (3369:3369:3369))
        (PORT d[4] (3563:3563:3563) (3674:3674:3674))
        (PORT d[5] (3795:3795:3795) (3974:3974:3974))
        (PORT d[6] (2388:2388:2388) (2515:2515:2515))
        (PORT d[7] (4607:4607:4607) (4697:4697:4697))
        (PORT d[8] (3059:3059:3059) (3213:3213:3213))
        (PORT d[9] (3379:3379:3379) (3349:3349:3349))
        (PORT d[10] (3294:3294:3294) (3390:3390:3390))
        (PORT d[11] (2931:2931:2931) (2915:2915:2915))
        (PORT d[12] (2647:2647:2647) (2713:2713:2713))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1549:1549:1549))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2505:2505:2505))
        (PORT d[0] (2631:2631:2631) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3038:3038:3038))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4332:4332:4332) (4513:4513:4513))
        (PORT d[1] (3371:3371:3371) (3491:3491:3491))
        (PORT d[2] (5027:5027:5027) (5261:5261:5261))
        (PORT d[3] (2746:2746:2746) (2897:2897:2897))
        (PORT d[4] (3717:3717:3717) (3629:3629:3629))
        (PORT d[5] (3772:3772:3772) (3990:3990:3990))
        (PORT d[6] (2932:2932:2932) (3021:3021:3021))
        (PORT d[7] (3525:3525:3525) (3639:3639:3639))
        (PORT d[8] (4704:4704:4704) (4967:4967:4967))
        (PORT d[9] (2037:2037:2037) (2172:2172:2172))
        (PORT d[10] (1621:1621:1621) (1732:1732:1732))
        (PORT d[11] (3747:3747:3747) (3938:3938:3938))
        (PORT d[12] (4339:4339:4339) (4456:4456:4456))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (2799:2799:2799))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT d[0] (3697:3697:3697) (3531:3531:3531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (3958:3958:3958))
        (PORT clk (2490:2490:2490) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2830:2830:2830))
        (PORT d[1] (3087:3087:3087) (3124:3124:3124))
        (PORT d[2] (4056:4056:4056) (4237:4237:4237))
        (PORT d[3] (3390:3390:3390) (3368:3368:3368))
        (PORT d[4] (4453:4453:4453) (4524:4524:4524))
        (PORT d[5] (2341:2341:2341) (2468:2468:2468))
        (PORT d[6] (3438:3438:3438) (3593:3593:3593))
        (PORT d[7] (3316:3316:3316) (3331:3331:3331))
        (PORT d[8] (2536:2536:2536) (2592:2592:2592))
        (PORT d[9] (3649:3649:3649) (3652:3652:3652))
        (PORT d[10] (2637:2637:2637) (2695:2695:2695))
        (PORT d[11] (4055:4055:4055) (3928:3928:3928))
        (PORT d[12] (2973:2973:2973) (3013:3013:3013))
        (PORT clk (2485:2485:2485) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1001:1001:1001))
        (PORT clk (2485:2485:2485) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2475:2475:2475))
        (PORT d[0] (3545:3545:3545) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (3983:3983:3983))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5068:5068:5068) (5263:5263:5263))
        (PORT d[1] (3309:3309:3309) (3453:3453:3453))
        (PORT d[2] (5023:5023:5023) (5305:5305:5305))
        (PORT d[3] (3298:3298:3298) (3416:3416:3416))
        (PORT d[4] (4107:4107:4107) (4238:4238:4238))
        (PORT d[5] (4550:4550:4550) (4426:4426:4426))
        (PORT d[6] (3025:3025:3025) (3152:3152:3152))
        (PORT d[7] (3613:3613:3613) (3771:3771:3771))
        (PORT d[8] (4472:4472:4472) (4792:4792:4792))
        (PORT d[9] (3469:3469:3469) (3687:3687:3687))
        (PORT d[10] (4585:4585:4585) (4551:4551:4551))
        (PORT d[11] (3945:3945:3945) (4050:4050:4050))
        (PORT d[12] (4270:4270:4270) (4408:4408:4408))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3178:3178:3178))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (PORT d[0] (4241:4241:4241) (4067:4067:4067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4268:4268:4268))
        (PORT clk (2510:2510:2510) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3750:3750:3750))
        (PORT d[1] (3433:3433:3433) (3502:3502:3502))
        (PORT d[2] (4605:4605:4605) (4881:4881:4881))
        (PORT d[3] (4403:4403:4403) (4429:4429:4429))
        (PORT d[4] (4229:4229:4229) (4251:4251:4251))
        (PORT d[5] (2708:2708:2708) (2858:2858:2858))
        (PORT d[6] (2978:2978:2978) (3075:3075:3075))
        (PORT d[7] (3404:3404:3404) (3444:3444:3444))
        (PORT d[8] (2470:2470:2470) (2628:2628:2628))
        (PORT d[9] (4536:4536:4536) (4648:4648:4648))
        (PORT d[10] (2885:2885:2885) (2956:2956:2956))
        (PORT d[11] (5318:5318:5318) (5246:5246:5246))
        (PORT d[12] (3514:3514:3514) (3578:3578:3578))
        (PORT clk (2505:2505:2505) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1786:1786:1786))
        (PORT clk (2505:2505:2505) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (PORT d[0] (3682:3682:3682) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1302:1302:1302))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4534:4534:4534) (4657:4657:4657))
        (PORT d[1] (4077:4077:4077) (4230:4230:4230))
        (PORT d[2] (1650:1650:1650) (1651:1651:1651))
        (PORT d[3] (2998:2998:2998) (3134:3134:3134))
        (PORT d[4] (2752:2752:2752) (2734:2734:2734))
        (PORT d[5] (2642:2642:2642) (2602:2602:2602))
        (PORT d[6] (2986:2986:2986) (3117:3117:3117))
        (PORT d[7] (3135:3135:3135) (3217:3217:3217))
        (PORT d[8] (2733:2733:2733) (2722:2722:2722))
        (PORT d[9] (2026:2026:2026) (2145:2145:2145))
        (PORT d[10] (1704:1704:1704) (1822:1822:1822))
        (PORT d[11] (2563:2563:2563) (2683:2683:2683))
        (PORT d[12] (2759:2759:2759) (2759:2759:2759))
        (PORT clk (2549:2549:2549) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1762:1762:1762))
        (PORT clk (2549:2549:2549) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2574:2574:2574))
        (PORT d[0] (2333:2333:2333) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2820:2820:2820))
        (PORT clk (2512:2512:2512) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2827:2827:2827))
        (PORT d[1] (2598:2598:2598) (2566:2566:2566))
        (PORT d[2] (3982:3982:3982) (4138:4138:4138))
        (PORT d[3] (3032:3032:3032) (2965:2965:2965))
        (PORT d[4] (3445:3445:3445) (3498:3498:3498))
        (PORT d[5] (1907:1907:1907) (1990:1990:1990))
        (PORT d[6] (2279:2279:2279) (2366:2366:2366))
        (PORT d[7] (3750:3750:3750) (3814:3814:3814))
        (PORT d[8] (1997:1997:1997) (2090:2090:2090))
        (PORT d[9] (2608:2608:2608) (2571:2571:2571))
        (PORT d[10] (3235:3235:3235) (3329:3329:3329))
        (PORT d[11] (2922:2922:2922) (2869:2869:2869))
        (PORT d[12] (2787:2787:2787) (2800:2800:2800))
        (PORT clk (2507:2507:2507) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1030:1030:1030))
        (PORT clk (2507:2507:2507) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2496:2496:2496))
        (PORT d[0] (2227:2227:2227) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3121:3121:3121))
        (PORT clk (2487:2487:2487) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5671:5671:5671))
        (PORT d[1] (3024:3024:3024) (3194:3194:3194))
        (PORT d[2] (2383:2383:2383) (2381:2381:2381))
        (PORT d[3] (3289:3289:3289) (3410:3410:3410))
        (PORT d[4] (3085:3085:3085) (3054:3054:3054))
        (PORT d[5] (3700:3700:3700) (3650:3650:3650))
        (PORT d[6] (2988:2988:2988) (3118:3118:3118))
        (PORT d[7] (4058:4058:4058) (4184:4184:4184))
        (PORT d[8] (3382:3382:3382) (3359:3359:3359))
        (PORT d[9] (2394:2394:2394) (2546:2546:2546))
        (PORT d[10] (2853:2853:2853) (3028:3028:3028))
        (PORT d[11] (4086:4086:4086) (4258:4258:4258))
        (PORT d[12] (2761:2761:2761) (2760:2760:2760))
        (PORT clk (2483:2483:2483) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3001:3001:3001))
        (PORT clk (2483:2483:2483) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (PORT d[0] (3148:3148:3148) (3164:3164:3164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4238:4238:4238))
        (PORT clk (2446:2446:2446) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3758:3758:3758))
        (PORT d[1] (3470:3470:3470) (3583:3583:3583))
        (PORT d[2] (3025:3025:3025) (3175:3175:3175))
        (PORT d[3] (3796:3796:3796) (3736:3736:3736))
        (PORT d[4] (3842:3842:3842) (3893:3893:3893))
        (PORT d[5] (3003:3003:3003) (3086:3086:3086))
        (PORT d[6] (2683:2683:2683) (2804:2804:2804))
        (PORT d[7] (3178:3178:3178) (3257:3257:3257))
        (PORT d[8] (2479:2479:2479) (2652:2652:2652))
        (PORT d[9] (4616:4616:4616) (4539:4539:4539))
        (PORT d[10] (2505:2505:2505) (2601:2601:2601))
        (PORT d[11] (3981:3981:3981) (3955:3955:3955))
        (PORT d[12] (3085:3085:3085) (3222:3222:3222))
        (PORT clk (2441:2441:2441) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1769:1769:1769))
        (PORT clk (2441:2441:2441) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2429:2429:2429))
        (PORT d[0] (2679:2679:2679) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2422:2422:2422))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3080:3080:3080))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4607:4607:4607) (4766:4766:4766))
        (PORT d[1] (3713:3713:3713) (3830:3830:3830))
        (PORT d[2] (5003:5003:5003) (5239:5239:5239))
        (PORT d[3] (2758:2758:2758) (2895:2895:2895))
        (PORT d[4] (4011:4011:4011) (3915:3915:3915))
        (PORT d[5] (4117:4117:4117) (4324:4324:4324))
        (PORT d[6] (3231:3231:3231) (3309:3309:3309))
        (PORT d[7] (4351:4351:4351) (4497:4497:4497))
        (PORT d[8] (4685:4685:4685) (4948:4948:4948))
        (PORT d[9] (2315:2315:2315) (2440:2440:2440))
        (PORT d[10] (1985:1985:1985) (2088:2088:2088))
        (PORT d[11] (3777:3777:3777) (3973:3973:3973))
        (PORT d[12] (3561:3561:3561) (3674:3674:3674))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2938:2938:2938))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT d[0] (3915:3915:3915) (3822:3822:3822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4109:4109:4109) (3971:3971:3971))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3127:3127:3127))
        (PORT d[1] (3061:3061:3061) (3096:3096:3096))
        (PORT d[2] (3419:3419:3419) (3635:3635:3635))
        (PORT d[3] (3390:3390:3390) (3368:3368:3368))
        (PORT d[4] (4171:4171:4171) (4243:4243:4243))
        (PORT d[5] (2342:2342:2342) (2469:2469:2469))
        (PORT d[6] (2928:2928:2928) (2980:2980:2980))
        (PORT d[7] (3317:3317:3317) (3332:3332:3332))
        (PORT d[8] (2854:2854:2854) (3028:3028:3028))
        (PORT d[9] (3359:3359:3359) (3367:3367:3367))
        (PORT d[10] (2637:2637:2637) (2696:2696:2696))
        (PORT d[11] (4384:4384:4384) (4252:4252:4252))
        (PORT d[12] (3307:3307:3307) (3340:3340:3340))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1087:1087:1087))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (PORT d[0] (4041:4041:4041) (3866:3866:3866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1623:1623:1623))
        (PORT clk (2571:2571:2571) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3966:3966:3966))
        (PORT d[1] (4144:4144:4144) (4304:4304:4304))
        (PORT d[2] (2019:2019:2019) (2022:2022:2022))
        (PORT d[3] (2994:2994:2994) (3103:3103:3103))
        (PORT d[4] (2545:2545:2545) (2503:2503:2503))
        (PORT d[5] (3255:3255:3255) (3183:3183:3183))
        (PORT d[6] (3307:3307:3307) (3432:3432:3432))
        (PORT d[7] (2784:2784:2784) (2867:2867:2867))
        (PORT d[8] (3047:3047:3047) (3032:3032:3032))
        (PORT d[9] (2359:2359:2359) (2471:2471:2471))
        (PORT d[10] (2096:2096:2096) (2211:2211:2211))
        (PORT d[11] (2916:2916:2916) (3045:3045:3045))
        (PORT d[12] (3169:3169:3169) (3174:3174:3174))
        (PORT clk (2567:2567:2567) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1843:1843:1843))
        (PORT clk (2567:2567:2567) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2597:2597:2597))
        (PORT d[0] (2889:2889:2889) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2447:2447:2447))
        (PORT clk (2530:2530:2530) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2850:2850:2850))
        (PORT d[1] (2615:2615:2615) (2588:2588:2588))
        (PORT d[2] (3996:3996:3996) (4152:4152:4152))
        (PORT d[3] (2546:2546:2546) (2478:2478:2478))
        (PORT d[4] (3815:3815:3815) (3870:3870:3870))
        (PORT d[5] (1918:1918:1918) (2000:2000:2000))
        (PORT d[6] (2684:2684:2684) (2762:2762:2762))
        (PORT d[7] (4265:4265:4265) (4360:4360:4360))
        (PORT d[8] (1616:1616:1616) (1706:1706:1706))
        (PORT d[9] (2663:2663:2663) (2628:2628:2628))
        (PORT d[10] (2165:2165:2165) (2235:2235:2235))
        (PORT d[11] (2566:2566:2566) (2514:2514:2514))
        (PORT d[12] (2580:2580:2580) (2625:2625:2625))
        (PORT clk (2525:2525:2525) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1055:1055:1055))
        (PORT clk (2525:2525:2525) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2519:2519:2519))
        (PORT d[0] (1672:1672:1672) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2512:2512:2512))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3820:3820:3820))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (4039:4039:4039))
        (PORT d[1] (3472:3472:3472) (3674:3674:3674))
        (PORT d[2] (5031:5031:5031) (5297:5297:5297))
        (PORT d[3] (2584:2584:2584) (2679:2679:2679))
        (PORT d[4] (4060:4060:4060) (3983:3983:3983))
        (PORT d[5] (3799:3799:3799) (3709:3709:3709))
        (PORT d[6] (3365:3365:3365) (3450:3450:3450))
        (PORT d[7] (3797:3797:3797) (3940:3940:3940))
        (PORT d[8] (3669:3669:3669) (3912:3912:3912))
        (PORT d[9] (4066:4066:4066) (4161:4161:4161))
        (PORT d[10] (3138:3138:3138) (3354:3354:3354))
        (PORT d[11] (3422:3422:3422) (3617:3617:3617))
        (PORT d[12] (4630:4630:4630) (4695:4695:4695))
        (PORT clk (2510:2510:2510) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3186:3186:3186))
        (PORT clk (2510:2510:2510) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT d[0] (3901:3901:3901) (3713:3713:3713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3583:3583:3583))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3310:3310:3310))
        (PORT d[1] (3749:3749:3749) (3799:3799:3799))
        (PORT d[2] (4564:4564:4564) (4836:4836:4836))
        (PORT d[3] (5533:5533:5533) (5490:5490:5490))
        (PORT d[4] (3623:3623:3623) (3773:3773:3773))
        (PORT d[5] (3463:3463:3463) (3665:3665:3665))
        (PORT d[6] (3259:3259:3259) (3311:3311:3311))
        (PORT d[7] (3125:3125:3125) (3193:3193:3193))
        (PORT d[8] (2431:2431:2431) (2601:2601:2601))
        (PORT d[9] (3216:3216:3216) (3279:3279:3279))
        (PORT d[10] (3069:3069:3069) (3222:3222:3222))
        (PORT d[11] (3682:3682:3682) (3698:3698:3698))
        (PORT d[12] (3248:3248:3248) (3308:3308:3308))
        (PORT clk (2468:2468:2468) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1459:1459:1459))
        (PORT clk (2468:2468:2468) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (PORT d[0] (3352:3352:3352) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3155:3155:3155))
        (PORT clk (2502:2502:2502) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5409:5409:5409) (5666:5666:5666))
        (PORT d[1] (3433:3433:3433) (3593:3593:3593))
        (PORT d[2] (2705:2705:2705) (2697:2697:2697))
        (PORT d[3] (3002:3002:3002) (3132:3132:3132))
        (PORT d[4] (3449:3449:3449) (3397:3397:3397))
        (PORT d[5] (3707:3707:3707) (3657:3657:3657))
        (PORT d[6] (3377:3377:3377) (3538:3538:3538))
        (PORT d[7] (4024:4024:4024) (4135:4135:4135))
        (PORT d[8] (2920:2920:2920) (2892:2892:2892))
        (PORT d[9] (2383:2383:2383) (2535:2535:2535))
        (PORT d[10] (2831:2831:2831) (3002:3002:3002))
        (PORT d[11] (3676:3676:3676) (3853:3853:3853))
        (PORT d[12] (2712:2712:2712) (2741:2741:2741))
        (PORT clk (2498:2498:2498) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2888:2888:2888))
        (PORT clk (2498:2498:2498) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
        (PORT d[0] (3700:3700:3700) (3712:3712:3712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4381:4381:4381) (4290:4290:4290))
        (PORT clk (2461:2461:2461) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3794:3794:3794))
        (PORT d[1] (3475:3475:3475) (3571:3571:3571))
        (PORT d[2] (3233:3233:3233) (3342:3342:3342))
        (PORT d[3] (3932:3932:3932) (4007:4007:4007))
        (PORT d[4] (3790:3790:3790) (3855:3855:3855))
        (PORT d[5] (3043:3043:3043) (3131:3131:3131))
        (PORT d[6] (2704:2704:2704) (2829:2829:2829))
        (PORT d[7] (3467:3467:3467) (3535:3535:3535))
        (PORT d[8] (2838:2838:2838) (3006:3006:3006))
        (PORT d[9] (4022:4022:4022) (3977:3977:3977))
        (PORT d[10] (2867:2867:2867) (2965:2965:2965))
        (PORT d[11] (3605:3605:3605) (3579:3579:3579))
        (PORT d[12] (3402:3402:3402) (3531:3531:3531))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1309:1309:1309))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2443:2443:2443))
        (PORT d[0] (3041:3041:3041) (2953:2953:2953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3450:3450:3450))
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4636:4636:4636) (4811:4811:4811))
        (PORT d[1] (3690:3690:3690) (3794:3794:3794))
        (PORT d[2] (4982:4982:4982) (5241:5241:5241))
        (PORT d[3] (2346:2346:2346) (2467:2467:2467))
        (PORT d[4] (3352:3352:3352) (3276:3276:3276))
        (PORT d[5] (3382:3382:3382) (3271:3271:3271))
        (PORT d[6] (2323:2323:2323) (2433:2433:2433))
        (PORT d[7] (3249:3249:3249) (3373:3373:3373))
        (PORT d[8] (3957:3957:3957) (4190:4190:4190))
        (PORT d[9] (3392:3392:3392) (3491:3491:3491))
        (PORT d[10] (3573:3573:3573) (3480:3480:3480))
        (PORT d[11] (3665:3665:3665) (3772:3772:3772))
        (PORT d[12] (3940:3940:3940) (4057:4057:4057))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2397:2397:2397))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (PORT d[0] (3242:3242:3242) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3292:3292:3292))
        (PORT clk (2488:2488:2488) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3201:3201:3201))
        (PORT d[1] (3481:3481:3481) (3527:3527:3527))
        (PORT d[2] (4507:4507:4507) (4697:4697:4697))
        (PORT d[3] (4408:4408:4408) (4372:4372:4372))
        (PORT d[4] (3273:3273:3273) (3396:3396:3396))
        (PORT d[5] (3094:3094:3094) (3234:3234:3234))
        (PORT d[6] (2564:2564:2564) (2619:2619:2619))
        (PORT d[7] (3434:3434:3434) (3474:3474:3474))
        (PORT d[8] (3252:3252:3252) (3296:3296:3296))
        (PORT d[9] (3826:3826:3826) (3832:3832:3832))
        (PORT d[10] (2252:2252:2252) (2312:2312:2312))
        (PORT d[11] (4036:4036:4036) (3912:3912:3912))
        (PORT d[12] (2883:2883:2883) (2958:2958:2958))
        (PORT clk (2483:2483:2483) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1566:1566:1566))
        (PORT clk (2483:2483:2483) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (PORT d[0] (3317:3317:3317) (3255:3255:3255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3130:3130:3130))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4709:4709:4709) (4932:4932:4932))
        (PORT d[1] (3398:3398:3398) (3545:3545:3545))
        (PORT d[2] (5012:5012:5012) (5281:5281:5281))
        (PORT d[3] (2733:2733:2733) (2881:2881:2881))
        (PORT d[4] (2583:2583:2583) (2640:2640:2640))
        (PORT d[5] (4231:4231:4231) (4447:4447:4447))
        (PORT d[6] (2923:2923:2923) (3041:3041:3041))
        (PORT d[7] (3987:3987:3987) (4135:4135:4135))
        (PORT d[8] (4703:4703:4703) (5001:5001:5001))
        (PORT d[9] (2364:2364:2364) (2483:2483:2483))
        (PORT d[10] (2627:2627:2627) (2725:2725:2725))
        (PORT d[11] (3802:3802:3802) (3995:3995:3995))
        (PORT d[12] (3528:3528:3528) (3607:3607:3607))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4036:4036:4036))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (4907:4907:4907) (4843:4843:4843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4783:4783:4783) (4637:4637:4637))
        (PORT clk (2463:2463:2463) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3469:3469:3469))
        (PORT d[1] (3636:3636:3636) (3677:3677:3677))
        (PORT d[2] (3797:3797:3797) (3993:3993:3993))
        (PORT d[3] (3862:3862:3862) (3891:3891:3891))
        (PORT d[4] (4229:4229:4229) (4322:4322:4322))
        (PORT d[5] (3089:3089:3089) (3249:3249:3249))
        (PORT d[6] (3046:3046:3046) (3200:3200:3200))
        (PORT d[7] (3419:3419:3419) (3484:3484:3484))
        (PORT d[8] (2482:2482:2482) (2652:2652:2652))
        (PORT d[9] (4075:4075:4075) (4083:4083:4083))
        (PORT d[10] (3298:3298:3298) (3342:3342:3342))
        (PORT d[11] (4029:4029:4029) (4030:4030:4030))
        (PORT d[12] (2619:2619:2619) (2714:2714:2714))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2057:2057:2057))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (PORT d[0] (3223:3223:3223) (3161:3161:3161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3521:3521:3521))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4397:4397:4397))
        (PORT d[1] (4373:4373:4373) (4467:4467:4467))
        (PORT d[2] (5370:5370:5370) (5630:5630:5630))
        (PORT d[3] (1962:1962:1962) (2078:2078:2078))
        (PORT d[4] (3732:3732:3732) (3660:3660:3660))
        (PORT d[5] (3483:3483:3483) (3403:3403:3403))
        (PORT d[6] (2654:2654:2654) (2759:2759:2759))
        (PORT d[7] (3551:3551:3551) (3667:3667:3667))
        (PORT d[8] (3654:3654:3654) (3893:3893:3893))
        (PORT d[9] (3753:3753:3753) (3853:3853:3853))
        (PORT d[10] (3506:3506:3506) (3716:3716:3716))
        (PORT d[11] (3967:3967:3967) (4062:4062:4062))
        (PORT d[12] (4349:4349:4349) (4466:4466:4466))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3124:3124:3124))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT d[0] (3725:3725:3725) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3242:3242:3242))
        (PORT clk (2481:2481:2481) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3268:3268:3268))
        (PORT d[1] (3381:3381:3381) (3438:3438:3438))
        (PORT d[2] (4871:4871:4871) (5135:5135:5135))
        (PORT d[3] (4433:4433:4433) (4409:4409:4409))
        (PORT d[4] (3321:3321:3321) (3485:3485:3485))
        (PORT d[5] (3453:3453:3453) (3653:3653:3653))
        (PORT d[6] (3239:3239:3239) (3290:3290:3290))
        (PORT d[7] (3503:3503:3503) (3569:3569:3569))
        (PORT d[8] (2763:2763:2763) (2928:2928:2928))
        (PORT d[9] (3579:3579:3579) (3631:3631:3631))
        (PORT d[10] (3061:3061:3061) (3212:3212:3212))
        (PORT d[11] (4470:4470:4470) (4352:4352:4352))
        (PORT d[12] (3547:3547:3547) (3574:3574:3574))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1592:1592:1592))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2467:2467:2467))
        (PORT d[0] (3643:3643:3643) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3173:3173:3173))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4594:4594:4594) (4759:4759:4759))
        (PORT d[1] (2643:2643:2643) (2761:2761:2761))
        (PORT d[2] (4366:4366:4366) (4488:4488:4488))
        (PORT d[3] (2828:2828:2828) (3035:3035:3035))
        (PORT d[4] (3612:3612:3612) (3597:3597:3597))
        (PORT d[5] (3990:3990:3990) (4105:4105:4105))
        (PORT d[6] (3396:3396:3396) (3560:3560:3560))
        (PORT d[7] (3996:3996:3996) (4161:4161:4161))
        (PORT d[8] (3787:3787:3787) (3893:3893:3893))
        (PORT d[9] (3570:3570:3570) (3569:3569:3569))
        (PORT d[10] (4373:4373:4373) (4366:4366:4366))
        (PORT d[11] (3007:3007:3007) (3170:3170:3170))
        (PORT d[12] (5386:5386:5386) (5532:5532:5532))
        (PORT clk (2485:2485:2485) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3054:3054:3054))
        (PORT clk (2485:2485:2485) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT d[0] (3656:3656:3656) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (3011:3011:3011))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2759:2759:2759))
        (PORT d[1] (2753:2753:2753) (2776:2776:2776))
        (PORT d[2] (2766:2766:2766) (2825:2825:2825))
        (PORT d[3] (2787:2787:2787) (2813:2813:2813))
        (PORT d[4] (2610:2610:2610) (2622:2622:2622))
        (PORT d[5] (2999:2999:2999) (2998:2998:2998))
        (PORT d[6] (2831:2831:2831) (2829:2829:2829))
        (PORT d[7] (2785:2785:2785) (2802:2802:2802))
        (PORT d[8] (2711:2711:2711) (2728:2728:2728))
        (PORT d[9] (4386:4386:4386) (4370:4370:4370))
        (PORT d[10] (2623:2623:2623) (2654:2654:2654))
        (PORT d[11] (2832:2832:2832) (2835:2835:2835))
        (PORT d[12] (2793:2793:2793) (2799:2799:2799))
        (PORT clk (2443:2443:2443) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2326:2326:2326))
        (PORT clk (2443:2443:2443) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (PORT d[0] (2754:2754:2754) (2748:2748:2748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2426:2426:2426))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3410:3410:3410))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4167:4167:4167))
        (PORT d[1] (3457:3457:3457) (3622:3622:3622))
        (PORT d[2] (3759:3759:3759) (3900:3900:3900))
        (PORT d[3] (2771:2771:2771) (2945:2945:2945))
        (PORT d[4] (3242:3242:3242) (3221:3221:3221))
        (PORT d[5] (2945:2945:2945) (3063:3063:3063))
        (PORT d[6] (4562:4562:4562) (4550:4550:4550))
        (PORT d[7] (3606:3606:3606) (3769:3769:3769))
        (PORT d[8] (2764:2764:2764) (2881:2881:2881))
        (PORT d[9] (2407:2407:2407) (2391:2391:2391))
        (PORT d[10] (3264:3264:3264) (3262:3262:3262))
        (PORT d[11] (2669:2669:2669) (2804:2804:2804))
        (PORT d[12] (4687:4687:4687) (4835:4835:4835))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2728:2728:2728))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2565:2565:2565))
        (PORT d[0] (3240:3240:3240) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2288:2288:2288))
        (PORT clk (2497:2497:2497) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2112:2112:2112))
        (PORT d[1] (2410:2410:2410) (2430:2430:2430))
        (PORT d[2] (2330:2330:2330) (2340:2340:2340))
        (PORT d[3] (2379:2379:2379) (2395:2395:2395))
        (PORT d[4] (1974:1974:1974) (1995:1995:1995))
        (PORT d[5] (1972:1972:1972) (1976:1976:1976))
        (PORT d[6] (3991:3991:3991) (4241:4241:4241))
        (PORT d[7] (2060:2060:2060) (2075:2075:2075))
        (PORT d[8] (2716:2716:2716) (2850:2850:2850))
        (PORT d[9] (5197:5197:5197) (5196:5196:5196))
        (PORT d[10] (3325:3325:3325) (3354:3354:3354))
        (PORT d[11] (1936:1936:1936) (1928:1928:1928))
        (PORT d[12] (2037:2037:2037) (2044:2044:2044))
        (PORT clk (2492:2492:2492) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1317:1317:1317))
        (PORT clk (2492:2492:2492) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2487:2487:2487))
        (PORT d[0] (2981:2981:2981) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (808:808:808) (864:864:864))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE we)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (5820:5820:5820) (5478:5478:5478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5728:5728:5728) (5382:5382:5382))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out10)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out6)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out14)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (937:937:937))
        (PORT datab (386:386:386) (382:382:382))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (608:608:608))
        (PORT datab (895:895:895) (886:886:886))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (891:891:891))
        (PORT datab (385:385:385) (380:380:380))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (389:389:389))
        (PORT datab (931:931:931) (908:908:908))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1161:1161:1161))
        (PORT datab (559:559:559) (539:539:539))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (361:361:361))
        (PORT datab (1156:1156:1156) (1115:1115:1115))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (362:362:362))
        (PORT datab (917:917:917) (893:893:893))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (646:646:646))
        (PORT datab (626:626:626) (616:616:616))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (635:635:635))
        (PORT datab (904:904:904) (871:871:871))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (385:385:385))
        (PORT datab (631:631:631) (610:610:610))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (937:937:937))
        (PORT datab (342:342:342) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (875:875:875))
        (PORT datab (636:636:636) (620:620:620))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (937:937:937))
        (PORT datab (966:966:966) (938:938:938))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (610:610:610))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (376:376:376))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (392:392:392))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (629:629:629) (614:614:614))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (929:929:929) (913:913:913))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (879:879:879))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (932:932:932))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (591:591:591) (577:577:577))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out16)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (572:572:572))
        (PORT datab (871:871:871) (851:851:851))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (935:935:935))
        (PORT datab (619:619:619) (599:599:599))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (866:866:866))
        (PORT datab (610:610:610) (597:597:597))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (884:884:884))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1106:1106:1106))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (567:567:567))
        (PORT datab (851:851:851) (840:840:840))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (730:730:730))
        (PORT datab (402:402:402) (405:405:405))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (630:630:630))
        (PORT datab (868:868:868) (848:848:848))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (939:939:939))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (950:950:950) (916:916:916))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (989:989:989) (956:956:956))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (693:693:693))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (705:705:705))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (667:667:667) (681:681:681))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (684:684:684))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (715:715:715))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[32\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (749:749:749))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out12)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out8)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (385:385:385))
        (PORT datab (983:983:983) (949:949:949))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (889:889:889))
        (PORT datab (363:363:363) (381:381:381))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (939:939:939))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (632:632:632))
        (PORT datab (1259:1259:1259) (1224:1224:1224))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1254:1254:1254))
        (PORT datab (610:610:610) (584:584:584))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (949:949:949))
        (PORT datab (943:943:943) (910:910:910))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (727:727:727))
        (PORT datab (900:900:900) (878:878:878))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (766:766:766))
        (PORT datab (724:724:724) (718:718:718))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (794:794:794))
        (PORT datab (714:714:714) (728:728:728))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (719:719:719))
        (PORT datab (716:716:716) (731:731:731))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (763:763:763))
        (PORT datab (937:937:937) (914:914:914))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (730:730:730))
        (PORT datab (710:710:710) (709:709:709))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (726:726:726))
        (PORT datab (940:940:940) (921:921:921))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (900:900:900))
        (PORT datab (749:749:749) (747:747:747))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (758:758:758))
        (PORT datab (991:991:991) (959:959:959))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (759:759:759))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (724:724:724))
        (PORT datab (402:402:402) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (600:600:600))
        (PORT datab (716:716:716) (732:732:732))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (752:752:752))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1091:1091:1091))
        (PORT datab (756:756:756) (757:757:757))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (624:624:624))
        (PORT datab (750:750:750) (750:750:750))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (1195:1195:1195) (1173:1173:1173))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (888:888:888))
        (PORT datab (448:448:448) (453:453:453))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (939:939:939))
        (PORT datab (406:406:406) (427:427:427))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (662:662:662))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (646:646:646))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (651:651:651))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (652:652:652))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (690:690:690))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (460:460:460))
        (PORT datab (672:672:672) (659:659:659))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (991:991:991))
        (PORT datab (451:451:451) (457:457:457))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (650:650:650))
        (PORT datab (636:636:636) (626:626:626))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (658:658:658))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (645:645:645) (638:638:638))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (434:434:434))
        (PORT datab (661:661:661) (658:658:658))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (649:649:649))
        (PORT datab (448:448:448) (453:453:453))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (694:694:694))
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (707:707:707))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out10)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out6)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out14)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (680:680:680))
        (PORT datab (938:938:938) (916:916:916))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (698:698:698))
        (PORT datab (941:941:941) (928:928:928))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (714:714:714))
        (PORT datab (905:905:905) (887:887:887))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (689:689:689))
        (PORT datab (958:958:958) (938:938:938))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (692:692:692))
        (PORT datab (965:965:965) (946:946:946))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (391:391:391))
        (PORT datab (1267:1267:1267) (1241:1241:1241))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2096:2096:2096))
        (PORT datab (1660:1660:1660) (1682:1682:1682))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (380:380:380))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (384:384:384) (379:379:379))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (392:392:392))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (362:362:362))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (929:929:929))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (960:960:960) (930:930:930))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (581:581:581))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out16)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (709:709:709))
        (PORT datab (356:356:356) (357:357:357))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (647:647:647))
        (PORT datab (395:395:395) (392:392:392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (689:689:689))
        (PORT datab (790:790:790) (764:764:764))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (573:573:573))
        (PORT datab (655:655:655) (650:650:650))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (683:683:683))
        (PORT datab (651:651:651) (622:622:622))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (657:657:657))
        (PORT datab (1008:1008:1008) (980:980:980))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (624:624:624))
        (PORT datab (943:943:943) (921:921:921))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (711:711:711))
        (PORT datab (1928:1928:1928) (1920:1920:1920))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (671:671:671))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (875:875:875))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (897:897:897) (875:875:875))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (593:593:593))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (655:655:655))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (606:606:606))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (627:627:627))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[32\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (593:593:593))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out12)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out8)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (904:904:904))
        (PORT datab (630:630:630) (622:622:622))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (623:623:623))
        (PORT datab (943:943:943) (918:918:918))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (581:581:581))
        (PORT datab (993:993:993) (962:962:962))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (628:628:628))
        (PORT datab (932:932:932) (910:910:910))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (676:676:676))
        (PORT datab (642:642:642) (610:610:610))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (389:389:389))
        (PORT datab (931:931:931) (903:903:903))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (689:689:689))
        (PORT datab (347:347:347) (357:357:357))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (385:385:385))
        (PORT datab (1417:1417:1417) (1338:1338:1338))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1135:1135:1135))
        (PORT datab (631:631:631) (622:622:622))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (642:642:642))
        (PORT datab (628:628:628) (597:597:597))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1518:1518:1518))
        (PORT datab (384:384:384) (379:379:379))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1693:1693:1693))
        (PORT datab (350:350:350) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1795:1795:1795))
        (PORT datab (383:383:383) (378:378:378))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (391:391:391))
        (PORT datab (1934:1934:1934) (1809:1809:1809))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (360:360:360))
        (PORT datab (1322:1322:1322) (1342:1342:1342))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (923:923:923))
        (PORT datab (1821:1821:1821) (1805:1805:1805))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (894:894:894))
        (PORT datab (1783:1783:1783) (1753:1753:1753))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (912:912:912))
        (PORT datab (1945:1945:1945) (1830:1830:1830))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (627:627:627))
        (PORT datab (1265:1265:1265) (1286:1286:1286))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2011:2011:2011) (1880:1880:1880))
        (PORT datab (973:973:973) (944:944:944))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1780:1780:1780))
        (PORT datab (668:668:668) (668:668:668))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (918:918:918))
        (PORT datab (1891:1891:1891) (1779:1779:1779))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1843:1843:1843))
        (PORT datab (383:383:383) (378:378:378))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2214:2214:2214))
        (PORT datab (383:383:383) (378:378:378))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1820:1820:1820))
        (PORT datab (382:382:382) (376:376:376))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (661:661:661))
        (PORT datab (1603:1603:1603) (1584:1584:1584))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (891:891:891))
        (PORT datab (1985:1985:1985) (1858:1858:1858))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (1862:1862:1862))
        (PORT datab (892:892:892) (882:882:882))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1848:1848:1848) (1738:1738:1738))
        (PORT datab (967:967:967) (940:940:940))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1602:1602:1602))
        (PORT datab (923:923:923) (908:908:908))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1144:1144:1144))
        (PORT datab (1876:1876:1876) (1757:1757:1757))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (PORT datab (934:934:934) (923:923:923))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (932:932:932))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (763:763:763))
        (PORT datab (440:440:440) (441:441:441))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (764:764:764))
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (439:439:439))
        (PORT datab (720:720:720) (718:718:718))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (983:983:983))
        (PORT datab (658:658:658) (642:642:642))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (627:627:627))
        (PORT datab (717:717:717) (728:728:728))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (419:419:419))
        (PORT datab (1002:1002:1002) (978:978:978))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (1269:1269:1269) (1226:1226:1226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (PORT datab (716:716:716) (715:715:715))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (730:730:730))
        (PORT datab (703:703:703) (678:678:678))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (615:615:615))
        (PORT datab (743:743:743) (754:754:754))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (727:727:727))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (756:756:756))
        (PORT datab (440:440:440) (441:441:441))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (448:448:448))
        (PORT datab (1023:1023:1023) (990:990:990))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (756:756:756))
        (PORT datab (438:438:438) (439:439:439))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1008:1008:1008))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (1389:1389:1389) (1353:1353:1353))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (991:991:991))
        (PORT datab (392:392:392) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (419:419:419))
        (PORT datab (1006:1006:1006) (978:978:978))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (950:950:950))
        (PORT datab (655:655:655) (640:640:640))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1514:1514:1514))
        (PORT datab (668:668:668) (648:648:648))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (648:648:648))
        (PORT datab (1719:1719:1719) (1745:1745:1745))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (642:642:642))
        (PORT datab (2016:2016:2016) (1990:1990:1990))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1250:1250:1250))
        (PORT datab (1762:1762:1762) (1794:1794:1794))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2101:2101:2101))
        (PORT datab (929:929:929) (891:891:891))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (1992:1992:1992))
        (PORT datab (616:616:616) (598:598:598))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2166:2166:2166) (2122:2122:2122))
        (PORT datab (621:621:621) (615:615:615))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (678:678:678))
        (PORT datab (2077:2077:2077) (2046:2046:2046))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (613:613:613))
        (PORT datab (2053:2053:2053) (2066:2066:2066))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (937:937:937))
        (PORT datab (2144:2144:2144) (2100:2100:2100))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (951:951:951))
        (PORT datab (2137:2137:2137) (2095:2095:2095))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (646:646:646))
        (PORT datab (2128:2128:2128) (2086:2086:2086))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2051:2051:2051) (2020:2020:2020))
        (PORT datab (631:631:631) (625:625:625))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out18)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[33\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (726:726:726))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[34\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (744:744:744) (741:741:741))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[35\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (878:878:878))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[36\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (603:603:603) (589:589:589))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[37\]\~74)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (908:908:908))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (932:932:932) (899:899:899))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (983:983:983) (949:949:949))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (582:582:582))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~74)
    (DELAY
      (ABSOLUTE
        (PORT datad (912:912:912) (886:886:886))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (417:417:417))
        (PORT datab (749:749:749) (762:762:762))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (722:722:722))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (727:727:727))
        (PORT datab (571:571:571) (564:564:564))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (756:756:756))
        (PORT datab (743:743:743) (741:741:741))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~110)
    (DELAY
      (ABSOLUTE
        (PORT datad (890:890:890) (862:862:862))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (646:646:646))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (679:679:679))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (641:641:641))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (632:632:632) (633:633:633))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (669:669:669))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out18)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[33\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (607:607:607))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[34\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (674:674:674) (653:653:653))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[35\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (386:386:386))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[36\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2659:2659:2659) (2689:2689:2689))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[37\]\~74)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (911:911:911))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (859:859:859))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (922:922:922) (904:904:904))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (965:965:965) (937:937:937))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~74)
    (DELAY
      (ABSOLUTE
        (PORT datad (2224:2224:2224) (2094:2094:2094))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1855:1855:1855))
        (PORT datab (593:593:593) (580:580:580))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (909:909:909))
        (PORT datab (1957:1957:1957) (1838:1838:1838))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1838:1838:1838))
        (PORT datab (1016:1016:1016) (995:995:995))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1802:1802:1802))
        (PORT datab (2178:2178:2178) (2040:2040:2040))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~110)
    (DELAY
      (ABSOLUTE
        (PORT datad (2674:2674:2674) (2659:2659:2659))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (418:418:418))
        (PORT datab (726:726:726) (725:725:725))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (741:741:741))
        (PORT datab (667:667:667) (647:647:647))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (967:967:967))
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (726:726:726))
        (PORT datab (442:442:442) (443:443:443))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (755:755:755))
        (PORT datad (367:367:367) (370:370:370))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (645:645:645))
        (PORT datad (1425:1425:1425) (1458:1458:1458))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (563:563:563))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (602:602:602))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (578:578:578))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult17.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[8] (3424:3424:3424) (3428:3428:3428))
        (PORT datab[8] (3424:3424:3424) (3428:3428:3428))
        (IOPATH dataa dataout (3193:3193:3193) (3193:3193:3193))
        (IOPATH datab dataout (2701:2701:2701) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult17.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[8] (3547:3547:3547) (3439:3439:3439))
        (PORT datab[8] (3547:3547:3547) (3439:3439:3439))
        (IOPATH dataa dataout (3193:3193:3193) (3193:3193:3193))
        (IOPATH datab dataout (2701:2701:2701) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out10)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1154:1154:1154))
        (PORT datab (562:562:562) (551:551:551))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (942:942:942))
        (PORT datab (566:566:566) (547:547:547))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (911:911:911))
        (PORT datab (606:606:606) (583:583:583))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1192:1192:1192))
        (PORT datab (600:600:600) (572:572:572))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (924:924:924))
        (PORT datab (565:565:565) (544:544:544))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (908:908:908))
        (PORT datab (562:562:562) (554:554:554))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (594:594:594))
        (PORT datab (977:977:977) (954:954:954))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1238:1238:1238))
        (PORT datab (601:601:601) (572:572:572))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out6)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out14)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1937:1937:1937) (1954:1954:1954))
        (PORT datab (705:705:705) (697:697:697))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2204:2204:2204) (2190:2190:2190))
        (PORT datab (688:688:688) (679:679:679))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1738:1738:1738))
        (PORT datab (690:690:690) (694:694:694))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2324:2324:2324) (2296:2296:2296))
        (PORT datab (705:705:705) (697:697:697))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2462:2462:2462))
        (PORT datab (948:948:948) (926:926:926))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (993:993:993))
        (PORT datab (2458:2458:2458) (2437:2437:2437))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (912:912:912))
        (PORT datab (1705:1705:1705) (1744:1744:1744))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (953:953:953))
        (PORT datab (1997:1997:1997) (1994:1994:1994))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out8)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (729:729:729))
        (PORT datab (914:914:914) (883:883:883))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (951:951:951))
        (PORT datab (745:745:745) (743:743:743))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (698:698:698))
        (PORT datab (934:934:934) (899:899:899))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (933:933:933))
        (PORT datab (733:733:733) (729:729:729))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1215:1215:1215))
        (PORT datab (711:711:711) (710:710:710))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (919:919:919))
        (PORT datab (1250:1250:1250) (1219:1219:1219))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (918:918:918))
        (PORT datab (587:587:587) (571:571:571))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (888:888:888))
        (PORT datab (630:630:630) (613:613:613))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (917:917:917))
        (PORT datab (578:578:578) (574:574:574))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (637:637:637))
        (PORT datab (963:963:963) (935:935:935))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1136:1136:1136))
        (PORT datab (582:582:582) (566:566:566))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (881:881:881))
        (PORT datab (360:360:360) (376:376:376))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (605:605:605))
        (PORT datab (933:933:933) (910:910:910))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (651:651:651))
        (PORT datab (1200:1200:1200) (1154:1154:1154))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1148:1148:1148))
        (PORT datab (671:671:671) (658:658:658))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1254:1254:1254))
        (PORT datab (660:660:660) (654:654:654))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (935:935:935))
        (PORT datab (654:654:654) (647:647:647))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (676:676:676))
        (PORT datab (1237:1237:1237) (1220:1220:1220))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (670:670:670))
        (PORT datab (717:717:717) (717:717:717))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1168:1168:1168))
        (PORT datab (685:685:685) (676:676:676))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (661:661:661))
        (PORT datab (894:894:894) (863:863:863))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (686:686:686))
        (PORT datab (1148:1148:1148) (1113:1113:1113))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (869:869:869))
        (PORT datab (653:653:653) (633:633:633))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (654:654:654))
        (PORT datab (914:914:914) (866:866:866))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (438:438:438))
        (PORT datab (642:642:642) (625:625:625))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (877:877:877))
        (PORT datab (616:616:616) (608:608:608))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (653:653:653))
        (PORT datab (689:689:689) (666:666:666))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (PORT datab (671:671:671) (647:647:647))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (682:682:682) (665:665:665))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (403:403:403))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (866:866:866))
        (PORT datab (556:556:556) (620:620:620))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (862:862:862))
        (PORT datab (555:555:555) (618:618:618))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (418:418:418))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (853:853:853))
        (PORT datab (755:755:755) (748:748:748))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (678:678:678))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (551:551:551))
        (PORT datab (961:961:961) (929:929:929))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (415:415:415))
        (PORT datab (634:634:634) (631:631:631))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (891:891:891))
        (PORT datab (564:564:564) (636:636:636))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (899:899:899))
        (PORT datab (884:884:884) (842:842:842))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1456:1456:1456))
        (PORT datab (991:991:991) (968:968:968))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (411:411:411))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1025:1025:1025))
        (PORT datab (1906:1906:1906) (1913:1913:1913))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (667:667:667))
        (PORT datab (682:682:682) (697:697:697))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out16)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (683:683:683))
        (PORT datab (384:384:384) (379:379:379))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out12)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (646:646:646))
        (PORT datab (1794:1794:1794) (1865:1865:1865))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2213:2213:2213))
        (PORT datab (630:630:630) (633:633:633))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (931:931:931))
        (PORT datab (870:870:870) (917:917:917))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1608:1608:1608))
        (PORT datab (671:671:671) (660:660:660))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (812:812:812))
        (PORT datab (654:654:654) (634:634:634))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (600:600:600) (582:582:582))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (668:668:668))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (677:677:677))
        (PORT datab (1664:1664:1664) (1691:1691:1691))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (882:882:882))
        (PORT datab (843:843:843) (912:912:912))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (589:589:589))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (685:685:685) (674:674:674))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (643:643:643))
        (PORT datab (2647:2647:2647) (2620:2620:2620))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (841:841:841))
        (PORT datab (733:733:733) (728:728:728))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (929:929:929) (894:894:894))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (438:438:438))
        (PORT datab (654:654:654) (641:641:641))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (851:851:851))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (391:391:391))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1160:1160:1160))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (359:359:359))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (670:670:670))
        (PORT datab (2518:2518:2518) (2546:2546:2546))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (656:656:656))
        (PORT datab (673:673:673) (649:649:649))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (840:840:840) (910:910:910))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (1141:1141:1141) (1103:1103:1103))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (596:596:596))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (673:673:673))
        (PORT datab (1937:1937:1937) (1947:1947:1947))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (670:670:670))
        (PORT datab (403:403:403) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (916:916:916))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (589:589:589) (575:575:575))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (667:667:667))
        (PORT datab (2435:2435:2435) (2380:2380:2380))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (414:414:414))
        (PORT datab (631:631:631) (626:626:626))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1243:1243:1243))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (580:580:580))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1735:1735:1735))
        (PORT datab (644:644:644) (633:633:633))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (703:703:703))
        (PORT datab (656:656:656) (634:634:634))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (931:931:931))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (1195:1195:1195) (1144:1144:1144))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (616:616:616))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1451:1451:1451) (1511:1511:1511))
        (PORT datab (677:677:677) (664:664:664))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (679:679:679) (661:661:661))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (933:933:933))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (586:586:586))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (661:661:661))
        (PORT datab (2150:2150:2150) (2167:2167:2167))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (415:415:415))
        (PORT datab (687:687:687) (671:671:671))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (919:919:919))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~64)
    (DELAY
      (ABSOLUTE
        (PORT datad (601:601:601) (581:581:581))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2575:2575:2575) (2600:2600:2600))
        (PORT datad (636:636:636) (626:626:626))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (451:451:451))
        (PORT datad (629:629:629) (614:614:614))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~103)
    (DELAY
      (ABSOLUTE
        (PORT datad (364:364:364) (367:367:367))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (768:768:768))
        (PORT datab (786:786:786) (798:798:798))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (801:801:801))
        (PORT datab (796:796:796) (797:797:797))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (742:742:742))
        (PORT datab (787:787:787) (799:799:799))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (803:803:803))
        (PORT datab (795:795:795) (797:797:797))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (743:743:743))
        (PORT datab (788:788:788) (800:800:800))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (743:743:743))
        (PORT datab (789:789:789) (801:801:801))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (976:976:976))
        (PORT datab (404:404:404) (422:422:422))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (683:683:683))
        (PORT datab (272:272:272) (314:314:314))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (427:427:427))
        (PORT datab (273:273:273) (316:316:316))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (616:616:616))
        (PORT datab (275:275:275) (318:318:318))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (764:764:764))
        (PORT datab (1295:1295:1295) (1278:1278:1278))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (804:804:804))
        (PORT datab (760:760:760) (765:765:765))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (669:669:669))
        (PORT datab (277:277:277) (321:321:321))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (804:804:804))
        (PORT datab (758:758:758) (764:764:764))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (765:765:765))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (928:928:928))
        (PORT datab (447:447:447) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (803:803:803) (870:870:870))
        (PORT datac (784:784:784) (833:833:833))
        (PORT datad (813:813:813) (856:856:856))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (945:945:945))
        (PORT datac (815:815:815) (867:867:867))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (812:812:812) (867:867:867))
        (PORT datac (825:825:825) (880:880:880))
        (PORT datad (811:811:811) (864:864:864))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1060:1060:1060) (1090:1090:1090))
        (PORT datac (770:770:770) (816:816:816))
        (PORT datad (1045:1045:1045) (1068:1068:1068))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (804:804:804) (872:872:872))
        (PORT datac (785:785:785) (833:833:833))
        (PORT datad (813:813:813) (856:856:856))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (891:891:891))
        (PORT datac (781:781:781) (837:837:837))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (880:880:880))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (817:817:817) (869:869:869))
        (PORT datad (841:841:841) (895:895:895))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (479:479:479))
        (PORT datab (844:844:844) (907:907:907))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (390:390:390) (399:399:399))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_H_SYNC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (891:891:891))
        (PORT datab (875:875:875) (924:924:924))
        (PORT datac (781:781:781) (837:837:837))
        (PORT datad (768:768:768) (822:822:822))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_H_SYNC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1111:1111:1111) (1144:1144:1144))
        (PORT datac (797:797:797) (862:862:862))
        (PORT datad (714:714:714) (719:719:719))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (961:961:961))
        (PORT datab (1801:1801:1801) (1832:1832:1832))
        (PORT datac (795:795:795) (843:843:843))
        (PORT datad (2466:2466:2466) (2523:2523:2523))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1566:1566:1566))
        (PORT datab (1101:1101:1101) (1152:1152:1152))
        (PORT datac (2335:2335:2335) (2348:2348:2348))
        (PORT datad (1632:1632:1632) (1609:1609:1609))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1710:1710:1710))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2600:2600:2600) (2487:2487:2487))
        (PORT datad (1054:1054:1054) (1108:1108:1108))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2311:2311:2311))
        (PORT datab (1169:1169:1169) (1229:1229:1229))
        (PORT datac (1638:1638:1638) (1533:1533:1533))
        (PORT datad (1107:1107:1107) (1155:1155:1155))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (2238:2238:2238))
        (PORT datab (2827:2827:2827) (2905:2905:2905))
        (PORT datac (1130:1130:1130) (1188:1188:1188))
        (PORT datad (393:393:393) (395:395:395))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1492:1492:1492))
        (PORT datab (1638:1638:1638) (1712:1712:1712))
        (PORT datac (2701:2701:2701) (2765:2765:2765))
        (PORT datad (753:753:753) (813:813:813))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (436:436:436))
        (PORT datab (2150:2150:2150) (2223:2223:2223))
        (PORT datac (1348:1348:1348) (1309:1309:1309))
        (PORT datad (1125:1125:1125) (1200:1200:1200))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1346:1346:1346))
        (PORT datab (753:753:753) (755:755:755))
        (PORT datac (812:812:812) (885:885:885))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1054:1054:1054))
        (PORT datab (890:890:890) (987:987:987))
        (PORT datac (2188:2188:2188) (2225:2225:2225))
        (PORT datad (1870:1870:1870) (1814:1814:1814))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (907:907:907))
        (PORT datab (890:890:890) (987:987:987))
        (PORT datac (923:923:923) (1010:1010:1010))
        (PORT datad (1317:1317:1317) (1288:1288:1288))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (1130:1130:1130) (1187:1187:1187))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (1050:1050:1050))
        (PORT datab (890:890:890) (988:988:988))
        (PORT datac (2621:2621:2621) (2660:2660:2660))
        (PORT datad (1238:1238:1238) (1182:1182:1182))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1051:1051:1051))
        (PORT datab (891:891:891) (988:988:988))
        (PORT datac (1767:1767:1767) (1830:1830:1830))
        (PORT datad (970:970:970) (943:943:943))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1128:1128:1128) (1185:1185:1185))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (585:585:585))
        (PORT datab (844:844:844) (918:918:918))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (956:956:956) (946:946:946))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2348:2348:2348) (2380:2380:2380))
        (PORT datab (907:907:907) (974:974:974))
        (PORT datac (707:707:707) (756:756:756))
        (PORT datad (2374:2374:2374) (2338:2338:2338))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (947:947:947))
        (PORT datab (1011:1011:1011) (997:997:997))
        (PORT datac (864:864:864) (936:936:936))
        (PORT datad (1283:1283:1283) (1232:1232:1232))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1324:1324:1324) (1391:1391:1391))
        (PORT datac (1142:1142:1142) (1199:1199:1199))
        (PORT datad (748:748:748) (749:749:749))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (931:931:931))
        (PORT datab (1174:1174:1174) (1246:1246:1246))
        (PORT datac (2261:2261:2261) (2219:2219:2219))
        (PORT datad (1920:1920:1920) (1847:1847:1847))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (2085:2085:2085))
        (PORT datab (692:692:692) (682:682:682))
        (PORT datac (1075:1075:1075) (1134:1134:1134))
        (PORT datad (3745:3745:3745) (3711:3711:3711))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2718:2718:2718) (2753:2753:2753))
        (PORT datab (1096:1096:1096) (1146:1146:1146))
        (PORT datac (2235:2235:2235) (2202:2202:2202))
        (PORT datad (1476:1476:1476) (1515:1515:1515))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1319:1319:1319))
        (PORT datab (1638:1638:1638) (1712:1712:1712))
        (PORT datac (667:667:667) (675:675:675))
        (PORT datad (1546:1546:1546) (1511:1511:1511))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1201:1201:1201))
        (PORT datab (1254:1254:1254) (1212:1212:1212))
        (PORT datac (1134:1134:1134) (1192:1192:1192))
        (PORT datad (880:880:880) (838:838:838))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (417:417:417))
        (PORT datab (1165:1165:1165) (1225:1225:1225))
        (PORT datac (2155:2155:2155) (2200:2200:2200))
        (PORT datad (1550:1550:1550) (1492:1492:1492))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (966:966:966))
        (PORT datab (433:433:433) (458:458:458))
        (PORT datac (799:799:799) (864:864:864))
        (PORT datad (329:329:329) (430:430:430))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2627:2627:2627) (2654:2654:2654))
        (PORT datab (746:746:746) (797:797:797))
        (PORT datac (2274:2274:2274) (2204:2204:2204))
        (PORT datad (860:860:860) (929:929:929))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2411:2411:2411) (2428:2428:2428))
        (PORT datab (992:992:992) (1085:1085:1085))
        (PORT datac (855:855:855) (936:936:936))
        (PORT datad (2703:2703:2703) (2715:2715:2715))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1884:1884:1884))
        (PORT datab (891:891:891) (972:972:972))
        (PORT datac (946:946:946) (1047:1047:1047))
        (PORT datad (1358:1358:1358) (1323:1323:1323))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1200:1200:1200))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1061:1061:1061) (1152:1152:1152))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1911:1911:1911) (1855:1855:1855))
        (PORT datab (984:984:984) (1075:1075:1075))
        (PORT datac (852:852:852) (932:932:932))
        (PORT datad (1913:1913:1913) (1960:1960:1960))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1015:1015:1015))
        (PORT datab (865:865:865) (923:923:923))
        (PORT datac (2007:2007:2007) (2024:2024:2024))
        (PORT datad (1330:1330:1330) (1309:1309:1309))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1060:1060:1060) (1151:1151:1151))
        (PORT datad (375:375:375) (382:382:382))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2751:2751:2751) (2639:2639:2639))
        (PORT datab (1831:1831:1831) (1791:1791:1791))
        (PORT datac (925:925:925) (1012:1012:1012))
        (PORT datad (856:856:856) (941:941:941))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1993:1993:1993) (1958:1958:1958))
        (PORT datac (919:919:919) (1005:1005:1005))
        (PORT datad (2285:2285:2285) (2235:2235:2235))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (841:841:841))
        (PORT datab (262:262:262) (297:297:297))
        (PORT datac (738:738:738) (747:747:747))
        (PORT datad (940:940:940) (928:928:928))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2439:2439:2439) (2519:2519:2519))
        (PORT datab (689:689:689) (679:679:679))
        (PORT datac (1077:1077:1077) (1136:1136:1136))
        (PORT datad (2268:2268:2268) (2220:2220:2220))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2733:2733:2733) (2810:2810:2810))
        (PORT datab (852:852:852) (906:906:906))
        (PORT datac (2559:2559:2559) (2523:2523:2523))
        (PORT datad (880:880:880) (955:955:955))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2640:2640:2640) (2539:2539:2539))
        (PORT datab (986:986:986) (1078:1078:1078))
        (PORT datac (853:853:853) (933:933:933))
        (PORT datad (2344:2344:2344) (2208:2208:2208))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (991:991:991) (1083:1083:1083))
        (PORT datac (1921:1921:1921) (1883:1883:1883))
        (PORT datad (1556:1556:1556) (1530:1530:1530))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1248:1248:1248))
        (PORT datab (892:892:892) (972:972:972))
        (PORT datac (947:947:947) (1048:1048:1048))
        (PORT datad (934:934:934) (889:889:889))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (984:984:984) (1075:1075:1075))
        (PORT datac (2384:2384:2384) (2267:2267:2267))
        (PORT datad (2518:2518:2518) (2479:2479:2479))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1199:1199:1199))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1061:1061:1061) (1151:1151:1151))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (2007:2007:2007))
        (PORT datab (905:905:905) (995:995:995))
        (PORT datac (1430:1430:1430) (1497:1497:1497))
        (PORT datad (969:969:969) (950:950:950))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1538:1538:1538))
        (PORT datab (908:908:908) (999:999:999))
        (PORT datac (1450:1450:1450) (1491:1491:1491))
        (PORT datad (1013:1013:1013) (1008:1008:1008))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2629:2629:2629) (2557:2557:2557))
        (PORT datab (1633:1633:1633) (1707:1707:1707))
        (PORT datac (2851:2851:2851) (2728:2728:2728))
        (PORT datad (751:751:751) (812:812:812))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (996:996:996))
        (PORT datab (1050:1050:1050) (1022:1022:1022))
        (PORT datac (1417:1417:1417) (1467:1467:1467))
        (PORT datad (1448:1448:1448) (1431:1431:1431))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1587:1587:1587))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (1159:1159:1159) (1155:1155:1155))
        (PORT datad (1235:1235:1235) (1176:1176:1176))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1055:1055:1055))
        (PORT datab (890:890:890) (987:987:987))
        (PORT datac (1624:1624:1624) (1597:1597:1597))
        (PORT datad (2340:2340:2340) (2356:2356:2356))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1060:1060:1060))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1895:1895:1895) (1883:1883:1883))
        (PORT datad (1999:1999:1999) (1964:1964:1964))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (901:901:901))
        (PORT datab (756:756:756) (759:759:759))
        (PORT datac (758:758:758) (803:803:803))
        (PORT datad (921:921:921) (946:946:946))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1576:1576:1576))
        (PORT datab (742:742:742) (792:792:792))
        (PORT datac (2150:2150:2150) (2236:2236:2236))
        (PORT datad (862:862:862) (931:931:931))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1867:1867:1867))
        (PORT datab (856:856:856) (910:910:910))
        (PORT datac (1365:1365:1365) (1397:1397:1397))
        (PORT datad (878:878:878) (952:952:952))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2596:2596:2596) (2535:2535:2535))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (806:806:806) (869:869:869))
        (PORT datad (1358:1358:1358) (1345:1345:1345))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1687:1687:1687))
        (PORT datab (531:531:531) (617:617:617))
        (PORT datac (1056:1056:1056) (1121:1121:1121))
        (PORT datad (2278:2278:2278) (2252:2252:2252))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1532:1532:1532))
        (PORT datab (2451:2451:2451) (2519:2519:2519))
        (PORT datac (918:918:918) (1004:1004:1004))
        (PORT datad (856:856:856) (941:941:941))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT datab (743:743:743) (741:741:741))
        (PORT datac (807:807:807) (876:876:876))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1349:1349:1349))
        (PORT datab (928:928:928) (998:998:998))
        (PORT datac (810:810:810) (873:873:873))
        (PORT datad (2088:2088:2088) (2106:2106:2106))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1853:1853:1853))
        (PORT datab (534:534:534) (621:621:621))
        (PORT datac (1051:1051:1051) (1116:1116:1116))
        (PORT datad (1002:1002:1002) (981:981:981))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (812:812:812) (881:881:881))
        (PORT datad (739:739:739) (740:740:740))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1545:1545:1545))
        (PORT datab (904:904:904) (994:994:994))
        (PORT datac (2373:2373:2373) (2320:2320:2320))
        (PORT datad (2686:2686:2686) (2652:2652:2652))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2875:2875:2875) (2909:2909:2909))
        (PORT datab (905:905:905) (995:995:995))
        (PORT datac (1431:1431:1431) (1498:1498:1498))
        (PORT datad (2380:2380:2380) (2315:2315:2315))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (284:284:284))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode1028w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (636:636:636))
        (PORT datac (545:545:545) (628:628:628))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (668:668:668))
        (PORT datab (498:498:498) (513:513:513))
        (PORT datac (881:881:881) (962:962:962))
        (PORT datad (756:756:756) (814:814:814))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (564:564:564))
        (PORT datab (547:547:547) (602:602:602))
        (PORT datac (457:457:457) (518:518:518))
        (PORT datad (1050:1050:1050) (1086:1086:1086))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (427:427:427))
        (PORT datab (545:545:545) (602:602:602))
        (PORT datac (508:508:508) (569:569:569))
        (PORT datad (475:475:475) (536:536:536))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (575:575:575))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (494:494:494) (550:550:550))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (666:666:666))
        (PORT datab (499:499:499) (513:513:513))
        (PORT datac (879:879:879) (959:959:959))
        (PORT datad (758:758:758) (815:815:815))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1085:1085:1085))
        (PORT datab (875:875:875) (968:968:968))
        (PORT datac (847:847:847) (924:924:924))
        (PORT datad (670:670:670) (676:676:676))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1561:1561:1561))
        (PORT datab (1978:1978:1978) (1999:1999:1999))
        (PORT datac (1439:1439:1439) (1477:1477:1477))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1592w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (636:636:636))
        (PORT datac (541:541:541) (622:622:622))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (761:761:761))
        (PORT datab (284:284:284) (329:329:329))
        (PORT datac (768:768:768) (822:822:822))
        (PORT datad (627:627:627) (620:620:620))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1572w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (635:635:635))
        (PORT datac (536:536:536) (617:617:617))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (669:669:669))
        (PORT datab (718:718:718) (712:712:712))
        (PORT datac (884:884:884) (964:964:964))
        (PORT datad (752:752:752) (809:809:809))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (761:761:761))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (766:766:766) (820:820:820))
        (PORT datad (628:628:628) (620:620:620))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (762:762:762))
        (PORT datab (284:284:284) (329:329:329))
        (PORT datac (767:767:767) (821:821:821))
        (PORT datad (628:628:628) (620:620:620))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1091:1091:1091))
        (PORT datab (829:829:829) (899:899:899))
        (PORT datac (685:685:685) (703:703:703))
        (PORT datad (467:467:467) (495:495:495))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (761:761:761))
        (PORT datab (671:671:671) (676:676:676))
        (PORT datac (770:770:770) (824:824:824))
        (PORT datad (253:253:253) (289:289:289))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1087:1087:1087))
        (PORT datab (879:879:879) (973:973:973))
        (PORT datac (846:846:846) (923:923:923))
        (PORT datad (463:463:463) (491:491:491))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1192:1192:1192))
        (PORT datac (1070:1070:1070) (1110:1110:1110))
        (PORT datad (932:932:932) (919:919:919))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (761:761:761))
        (PORT datab (671:671:671) (676:676:676))
        (PORT datac (771:771:771) (825:825:825))
        (PORT datad (674:674:674) (668:668:668))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (761:761:761))
        (PORT datab (671:671:671) (676:676:676))
        (PORT datac (772:772:772) (826:826:826))
        (PORT datad (253:253:253) (290:290:290))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1338:1338:1338))
        (PORT datab (882:882:882) (931:931:931))
        (PORT datac (1203:1203:1203) (1284:1284:1284))
        (PORT datad (1069:1069:1069) (1062:1062:1062))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode1048w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1183:1183:1183) (1254:1254:1254))
        (PORT datac (1160:1160:1160) (1228:1228:1228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1339:1339:1339))
        (PORT datab (881:881:881) (929:929:929))
        (PORT datac (1204:1204:1204) (1285:1285:1285))
        (PORT datad (254:254:254) (287:287:287))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1339:1339:1339))
        (PORT datab (1190:1190:1190) (1263:1263:1263))
        (PORT datac (1156:1156:1156) (1224:1224:1224))
        (PORT datad (846:846:846) (882:882:882))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1554:1554:1554))
        (PORT datab (1973:1973:1973) (1992:1992:1992))
        (PORT datac (1432:1432:1432) (1469:1469:1469))
        (PORT datad (682:682:682) (669:669:669))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1336:1336:1336))
        (PORT datab (884:884:884) (933:933:933))
        (PORT datac (1201:1201:1201) (1283:1283:1283))
        (PORT datad (1069:1069:1069) (1063:1063:1063))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1087:1087:1087))
        (PORT datab (880:880:880) (974:974:974))
        (PORT datac (845:845:845) (922:922:922))
        (PORT datad (395:395:395) (408:408:408))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1557:1557:1557))
        (PORT datab (1975:1975:1975) (1995:1995:1995))
        (PORT datac (1435:1435:1435) (1473:1473:1473))
        (PORT datad (684:684:684) (672:672:672))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1337:1337:1337))
        (PORT datab (884:884:884) (933:933:933))
        (PORT datac (1202:1202:1202) (1283:1283:1283))
        (PORT datad (252:252:252) (285:285:285))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (760:760:760))
        (PORT datab (266:266:266) (305:305:305))
        (PORT datac (772:772:772) (827:827:827))
        (PORT datad (1338:1338:1338) (1312:1312:1312))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (765:765:765))
        (PORT datab (554:554:554) (637:637:637))
        (PORT datac (547:547:547) (630:630:630))
        (PORT datad (1333:1333:1333) (1306:1306:1306))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1555:1555:1555))
        (PORT datab (1974:1974:1974) (1993:1993:1993))
        (PORT datac (1433:1433:1433) (1471:1471:1471))
        (PORT datad (683:683:683) (670:670:670))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1034:1034:1034))
        (PORT datab (888:888:888) (937:937:937))
        (PORT datac (1201:1201:1201) (1282:1282:1282))
        (PORT datad (1193:1193:1193) (1280:1280:1280))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1339:1339:1339))
        (PORT datab (1189:1189:1189) (1261:1261:1261))
        (PORT datac (1158:1158:1158) (1226:1226:1226))
        (PORT datad (849:849:849) (885:885:885))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1568:1568:1568))
        (PORT datab (1984:1984:1984) (2006:2006:2006))
        (PORT datac (1446:1446:1446) (1485:1485:1485))
        (PORT datad (692:692:692) (681:681:681))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1336:1336:1336))
        (PORT datab (1065:1065:1065) (1078:1078:1078))
        (PORT datac (1201:1201:1201) (1282:1282:1282))
        (PORT datad (851:851:851) (887:887:887))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1084:1084:1084))
        (PORT datab (873:873:873) (966:966:966))
        (PORT datac (848:848:848) (924:924:924))
        (PORT datad (398:398:398) (411:411:411))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1569:1569:1569))
        (PORT datab (1985:1985:1985) (2007:2007:2007))
        (PORT datac (1447:1447:1447) (1486:1486:1486))
        (PORT datad (693:693:693) (682:682:682))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1036:1036:1036))
        (PORT datab (892:892:892) (942:942:942))
        (PORT datac (1200:1200:1200) (1281:1281:1281))
        (PORT datad (1193:1193:1193) (1279:1279:1279))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1338:1338:1338))
        (PORT datab (1189:1189:1189) (1261:1261:1261))
        (PORT datac (1157:1157:1157) (1225:1225:1225))
        (PORT datad (848:848:848) (884:884:884))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1555:1555:1555))
        (PORT datab (1975:1975:1975) (1994:1994:1994))
        (PORT datac (1434:1434:1434) (1472:1472:1472))
        (PORT datad (683:683:683) (671:671:671))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (742:742:742))
        (PORT datab (926:926:926) (1011:1011:1011))
        (PORT datac (761:761:761) (778:778:778))
        (PORT datad (753:753:753) (810:810:810))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (743:743:743))
        (PORT datab (927:927:927) (1013:1013:1013))
        (PORT datac (763:763:763) (779:779:779))
        (PORT datad (750:750:750) (807:807:807))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (480:480:480))
        (PORT datab (926:926:926) (1011:1011:1011))
        (PORT datac (761:761:761) (777:777:777))
        (PORT datad (753:753:753) (811:811:811))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (481:481:481))
        (PORT datab (921:921:921) (1006:1006:1006))
        (PORT datac (756:756:756) (772:772:772))
        (PORT datad (761:761:761) (819:819:819))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (644:644:644) (620:620:620))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (2032:2032:2032))
        (PORT datab (2023:2023:2023) (2053:2053:2053))
        (PORT datac (1928:1928:1928) (1928:1928:1928))
        (PORT datad (766:766:766) (771:771:771))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (764:764:764))
        (PORT datab (690:690:690) (673:673:673))
        (PORT datac (759:759:759) (812:812:812))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (907:907:907))
        (PORT datab (925:925:925) (1010:1010:1010))
        (PORT datac (760:760:760) (776:776:776))
        (PORT datad (804:804:804) (837:837:837))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (2033:2033:2033))
        (PORT datab (2024:2024:2024) (2053:2053:2053))
        (PORT datac (1929:1929:1929) (1929:1929:1929))
        (PORT datad (766:766:766) (771:771:771))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1575:1575:1575))
        (PORT datab (494:494:494) (508:508:508))
        (PORT datac (763:763:763) (780:780:780))
        (PORT datad (748:748:748) (805:805:805))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1039:1039:1039))
        (PORT datab (801:801:801) (820:820:820))
        (PORT datac (880:880:880) (960:960:960))
        (PORT datad (758:758:758) (815:815:815))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (911:911:911))
        (PORT datab (928:928:928) (1013:1013:1013))
        (PORT datac (763:763:763) (780:780:780))
        (PORT datad (805:805:805) (837:837:837))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (2019:2019:2019))
        (PORT datab (2010:2010:2010) (2036:2036:2036))
        (PORT datac (1915:1915:1915) (1912:1912:1912))
        (PORT datad (771:771:771) (776:776:776))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1039:1039:1039))
        (PORT datab (800:800:800) (819:819:819))
        (PORT datac (880:880:880) (960:960:960))
        (PORT datad (760:760:760) (817:817:817))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1388:1388:1388))
        (PORT datab (1078:1078:1078) (1118:1118:1118))
        (PORT datac (1108:1108:1108) (1160:1160:1160))
        (PORT datad (772:772:772) (784:784:784))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1384:1384:1384))
        (PORT datab (1085:1085:1085) (1126:1126:1126))
        (PORT datac (1104:1104:1104) (1155:1155:1155))
        (PORT datad (769:769:769) (782:782:782))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1381:1381:1381))
        (PORT datab (1091:1091:1091) (1133:1133:1133))
        (PORT datac (1100:1100:1100) (1151:1151:1151))
        (PORT datad (617:617:617) (603:603:603))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1380:1380:1380))
        (PORT datab (1093:1093:1093) (1136:1136:1136))
        (PORT datac (1099:1099:1099) (1150:1150:1150))
        (PORT datad (617:617:617) (604:604:604))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1378:1378:1378))
        (PORT datab (1096:1096:1096) (1138:1138:1138))
        (PORT datac (1097:1097:1097) (1148:1148:1148))
        (PORT datad (1007:1007:1007) (1000:1000:1000))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1385:1385:1385))
        (PORT datab (1083:1083:1083) (1123:1123:1123))
        (PORT datac (1105:1105:1105) (1157:1157:1157))
        (PORT datad (1004:1004:1004) (997:997:997))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1386:1386:1386))
        (PORT datab (1080:1080:1080) (1120:1120:1120))
        (PORT datac (1106:1106:1106) (1158:1158:1158))
        (PORT datad (751:751:751) (762:762:762))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1381:1381:1381))
        (PORT datab (1088:1088:1088) (1130:1130:1130))
        (PORT datac (1101:1101:1101) (1152:1152:1152))
        (PORT datad (750:750:750) (761:761:761))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (857:857:857))
        (PORT datab (1201:1201:1201) (1276:1276:1276))
        (PORT datac (1201:1201:1201) (1282:1282:1282))
        (PORT datad (250:250:250) (282:282:282))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1086:1086:1086))
        (PORT datab (712:712:712) (720:720:720))
        (PORT datac (793:793:793) (861:861:861))
        (PORT datad (462:462:462) (490:490:490))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1086:1086:1086))
        (PORT datab (712:712:712) (719:719:719))
        (PORT datac (793:793:793) (861:861:861))
        (PORT datad (463:463:463) (491:491:491))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1089:1089:1089))
        (PORT datab (883:883:883) (977:977:977))
        (PORT datac (845:845:845) (921:921:921))
        (PORT datad (465:465:465) (493:493:493))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1199:1199:1199))
        (PORT datac (1076:1076:1076) (1117:1117:1117))
        (PORT datad (935:935:935) (922:922:922))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (860:860:860))
        (PORT datab (1203:1203:1203) (1279:1279:1279))
        (PORT datac (1203:1203:1203) (1285:1285:1285))
        (PORT datad (255:255:255) (287:287:287))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (276:276:276) (356:356:356))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (284:284:284) (368:368:368))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector86\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (588:588:588))
        (PORT datab (808:808:808) (859:859:859))
        (PORT datac (295:295:295) (386:386:386))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector86\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (798:798:798) (846:846:846))
        (PORT datad (696:696:696) (686:686:686))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1000:1000:1000))
        (PORT datab (897:897:897) (976:976:976))
        (PORT datad (366:366:366) (368:368:368))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1001:1001:1001))
        (PORT datab (900:900:900) (980:980:980))
        (PORT datad (390:390:390) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (822:822:822))
        (PORT datab (735:735:735) (799:799:799))
        (PORT datac (290:290:290) (379:379:379))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (427:427:427))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector85\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (473:473:473))
        (PORT datab (419:419:419) (441:441:441))
        (PORT datad (281:281:281) (362:362:362))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1497:1497:1497))
        (PORT datab (879:879:879) (965:965:965))
        (PORT datac (1081:1081:1081) (1141:1141:1141))
        (PORT datad (851:851:851) (913:913:913))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (665:665:665))
        (PORT datab (768:768:768) (830:830:830))
        (PORT datac (495:495:495) (572:572:572))
        (PORT datad (533:533:533) (591:591:591))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1502:1502:1502))
        (PORT datab (876:876:876) (962:962:962))
        (PORT datac (1074:1074:1074) (1133:1133:1133))
        (PORT datad (846:846:846) (907:907:907))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1502:1502:1502))
        (PORT datab (851:851:851) (901:901:901))
        (PORT datad (843:843:843) (918:918:918))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (666:666:666))
        (PORT datab (768:768:768) (830:830:830))
        (PORT datac (496:496:496) (573:573:573))
        (PORT datad (533:533:533) (591:591:591))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[28\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (553:553:553))
        (PORT datab (322:322:322) (413:413:413))
        (PORT datac (290:290:290) (379:379:379))
        (PORT datad (316:316:316) (396:396:396))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4059:4059:4059) (4096:4096:4096))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3546:3546:3546) (3475:3475:3475))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4793:4793:4793) (4796:4796:4796))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2144:2144:2144) (2133:2133:2133))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (779:779:779) (713:713:713))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1888:1888:1888) (1877:1877:1877))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4451:4451:4451) (4519:4519:4519))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3230:3230:3230) (3341:3341:3341))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4918:4918:4918) (4939:4939:4939))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2358:2358:2358) (2451:2451:2451))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4073:4073:4073) (4111:4111:4111))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2645:2645:2645) (2729:2729:2729))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4833:4833:4833) (4735:4735:4735))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3833:3833:3833) (3779:3779:3779))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (891:891:891))
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1485:1485:1485) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1485:1485:1485) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1485:1485:1485) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1485:1485:1485) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1485:1485:1485) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1485:1485:1485) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (383:383:383))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (581:581:581))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (813:813:813) (858:858:858))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (890:890:890))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1485:1485:1485) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (702:702:702) (702:702:702))
        (PORT datad (688:688:688) (685:685:685))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (283:283:283))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (996:996:996) (965:965:965))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_B\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (414:414:414))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (548:548:548))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (543:543:543))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (PORT datab (470:470:470) (542:542:542))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (832:832:832) (837:837:837))
        (PORT datac (795:795:795) (861:861:861))
        (PORT datad (718:718:718) (724:724:724))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (811:811:811) (867:867:867))
        (PORT datac (824:824:824) (880:880:880))
        (PORT datad (810:810:810) (864:864:864))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (832:832:832) (837:837:837))
        (PORT datac (795:795:795) (860:860:860))
        (PORT datad (718:718:718) (724:724:724))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1061:1061:1061) (1090:1090:1090))
        (PORT datac (771:771:771) (817:817:817))
        (PORT datad (1044:1044:1044) (1068:1068:1068))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (845:845:845) (909:909:909))
        (PORT datac (779:779:779) (833:833:833))
        (PORT datad (391:391:391) (400:400:400))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (415:415:415))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (847:847:847) (910:910:910))
        (PORT datac (780:780:780) (834:834:834))
        (PORT datad (393:393:393) (402:402:402))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (798:798:798) (853:853:853))
        (PORT datac (789:789:789) (844:844:844))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (889:889:889))
        (PORT datab (816:816:816) (828:828:828))
        (PORT datad (995:995:995) (993:993:993))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (PORT sclr (1277:1277:1277) (1312:1312:1312))
        (PORT ena (1441:1441:1441) (1408:1408:1408))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1082:1082:1082))
        (PORT datab (801:801:801) (869:869:869))
        (PORT datac (816:816:816) (867:867:867))
        (PORT datad (840:840:840) (893:893:893))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (903:903:903))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (626:626:626))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (779:779:779) (833:833:833))
        (PORT datad (813:813:813) (869:869:869))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (PORT sclr (1270:1270:1270) (1310:1310:1310))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (835:835:835))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (803:803:803) (852:852:852))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (840:840:840))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (846:846:846) (883:883:883))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (918:918:918))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (907:907:907))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (798:798:798) (852:852:852))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (829:829:829) (878:878:878))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1064:1064:1064) (1056:1056:1056))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1076:1076:1076) (1052:1052:1052))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (798:798:798))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[8\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (768:768:768))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (723:723:723) (722:722:722))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (421:421:421))
        (PORT datac (734:734:734) (742:742:742))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1344:1344:1344) (1377:1377:1377))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1609:1609:1609) (1588:1588:1588))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (931:931:931))
        (PORT datab (523:523:523) (584:584:584))
        (PORT datac (1234:1234:1234) (1306:1306:1306))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (3091:3091:3091) (3091:3091:3091))
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2239:2239:2239) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[0\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (736:736:736) (799:799:799))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (416:416:416))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[6\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[8\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[9\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (745:745:745))
        (PORT datab (349:349:349) (439:439:439))
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[3\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (422:422:422))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (427:427:427))
        (PORT datab (735:735:735) (799:799:799))
        (PORT datac (306:306:306) (390:390:390))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[0\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[1\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[8\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (4914:4914:4914) (5283:5283:5283))
        (PORT datad (277:277:277) (358:358:358))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5585:5585:5585) (5263:5263:5263))
        (PORT ena (1376:1376:1376) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[2\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5585:5585:5585) (5263:5263:5263))
        (PORT ena (1376:1376:1376) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[3\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5585:5585:5585) (5263:5263:5263))
        (PORT ena (1376:1376:1376) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[4\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (415:415:415))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5585:5585:5585) (5263:5263:5263))
        (PORT ena (1376:1376:1376) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[5\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[6\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (415:415:415))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5585:5585:5585) (5263:5263:5263))
        (PORT ena (1376:1376:1376) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[7\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (423:423:423))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5585:5585:5585) (5263:5263:5263))
        (PORT ena (1376:1376:1376) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[8\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5585:5585:5585) (5263:5263:5263))
        (PORT ena (1376:1376:1376) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (414:414:414))
        (PORT datac (289:289:289) (379:379:379))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5585:5585:5585) (5263:5263:5263))
        (PORT ena (1376:1376:1376) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (326:326:326) (417:417:417))
        (PORT datac (229:229:229) (261:261:261))
        (PORT datad (466:466:466) (527:527:527))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5585:5585:5585) (5263:5263:5263))
        (PORT ena (1376:1376:1376) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (851:851:851))
        (PORT datab (576:576:576) (647:647:647))
        (PORT datac (497:497:497) (554:554:554))
        (PORT datad (513:513:513) (581:581:581))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1498:1498:1498))
        (PORT datab (881:881:881) (968:968:968))
        (PORT datac (1083:1083:1083) (1143:1143:1143))
        (PORT datad (814:814:814) (872:872:872))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (900:900:900))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (647:647:647) (622:622:622))
        (PORT datad (674:674:674) (675:675:675))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4951:4951:4951) (5327:5327:5327))
        (PORT datab (422:422:422) (444:444:444))
        (PORT datac (420:420:420) (433:433:433))
        (PORT datad (276:276:276) (357:357:357))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.compute_pixel_init)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector84\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (466:466:466))
        (PORT datab (331:331:331) (423:423:423))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.compute_pixel_loop)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5728:5728:5728) (5382:5382:5382))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (420:420:420))
        (PORT datab (899:899:899) (978:978:978))
        (PORT datad (859:859:859) (947:947:947))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (809:809:809))
        (PORT datab (1096:1096:1096) (1128:1128:1128))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1232:1232:1232))
        (PORT datab (1259:1259:1259) (1358:1358:1358))
        (PORT datad (1022:1022:1022) (1016:1016:1016))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (491:491:491) (553:553:553))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1000:1000:1000))
        (PORT datab (898:898:898) (977:977:977))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (603:603:603))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1000:1000:1000))
        (PORT datab (898:898:898) (977:977:977))
        (PORT datad (389:389:389) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (604:604:604))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (1001:1001:1001))
        (PORT datab (901:901:901) (981:981:981))
        (PORT datad (374:374:374) (366:366:366))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (576:576:576))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1001:1001:1001))
        (PORT datab (900:900:900) (979:979:979))
        (PORT datad (364:364:364) (367:367:367))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (607:607:607))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (485:485:485) (539:539:539))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1001:1001:1001))
        (PORT datab (900:900:900) (980:980:980))
        (PORT datad (391:391:391) (393:393:393))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (578:578:578))
        (PORT datab (529:529:529) (580:580:580))
        (PORT datac (509:509:509) (570:570:570))
        (PORT datad (497:497:497) (557:557:557))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (608:608:608))
        (PORT datab (506:506:506) (575:575:575))
        (PORT datac (507:507:507) (568:568:568))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (466:466:466))
        (PORT datab (4787:4787:4787) (5201:5201:5201))
        (PORT datac (289:289:289) (379:379:379))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[29\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1497:1497:1497))
        (PORT datab (880:880:880) (966:966:966))
        (PORT datac (1083:1083:1083) (1142:1142:1142))
        (PORT datad (851:851:851) (914:914:914))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1500:1500:1500))
        (PORT datab (877:877:877) (963:963:963))
        (PORT datac (1077:1077:1077) (1136:1136:1136))
        (PORT datad (847:847:847) (910:910:910))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[29\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (668:668:668))
        (PORT datab (769:769:769) (831:831:831))
        (PORT datac (501:501:501) (578:578:578))
        (PORT datad (536:536:536) (594:594:594))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1498:1498:1498))
        (PORT datab (878:878:878) (964:964:964))
        (PORT datac (1079:1079:1079) (1138:1138:1138))
        (PORT datad (849:849:849) (912:912:912))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (665:665:665))
        (PORT datab (768:768:768) (829:829:829))
        (PORT datac (496:496:496) (573:573:573))
        (PORT datad (533:533:533) (591:591:591))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (667:667:667))
        (PORT datab (768:768:768) (830:830:830))
        (PORT datac (498:498:498) (575:575:575))
        (PORT datad (534:534:534) (592:592:592))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (667:667:667))
        (PORT datab (769:769:769) (830:830:830))
        (PORT datac (498:498:498) (576:576:576))
        (PORT datad (534:534:534) (592:592:592))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1497:1497:1497))
        (PORT datab (878:878:878) (965:965:965))
        (PORT datac (1081:1081:1081) (1140:1140:1140))
        (PORT datad (850:850:850) (913:913:913))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1087:1087:1087) (1106:1106:1106))
        (PORT datad (787:787:787) (832:832:832))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (827:827:827))
        (PORT datab (1126:1126:1126) (1139:1139:1139))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (800:800:800))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (646:646:646))
        (PORT datab (768:768:768) (775:775:775))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (830:830:830))
        (PORT datab (723:723:723) (737:737:737))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (777:777:777))
        (PORT datab (768:768:768) (774:774:774))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (833:833:833))
        (PORT datab (723:723:723) (737:737:737))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (775:775:775))
        (PORT datab (767:767:767) (774:774:774))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (834:834:834))
        (PORT datab (722:722:722) (737:737:737))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (803:803:803))
        (PORT datab (795:795:795) (796:796:796))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (804:804:804))
        (PORT datab (761:761:761) (767:767:767))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (761:761:761))
        (PORT datab (776:776:776) (780:780:780))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1043:1043:1043))
        (PORT datab (717:717:717) (732:732:732))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (762:762:762))
        (PORT datab (775:775:775) (779:779:779))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (763:763:763))
        (PORT datab (1294:1294:1294) (1277:1277:1277))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1043:1043:1043))
        (PORT datab (718:718:718) (733:733:733))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (741:741:741))
        (PORT datab (773:773:773) (777:777:777))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (761:761:761))
        (PORT datab (741:741:741) (739:739:739))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1042:1042:1042))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (739:739:739))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT datad (681:681:681) (667:667:667))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (811:811:811) (882:882:882))
        (PORT datad (801:801:801) (852:852:852))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[2\]\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (977:977:977))
        (PORT datad (830:830:830) (881:881:881))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (977:977:977))
        (PORT datad (831:831:831) (882:882:882))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (647:647:647))
        (PORT datab (272:272:272) (314:314:314))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (799:799:799))
        (PORT datab (404:404:404) (422:422:422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (977:977:977))
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (800:800:800))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (978:978:978))
        (PORT datab (651:651:651) (635:635:635))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (492:492:492))
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (462:462:462))
        (PORT datab (276:276:276) (320:320:320))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (800:800:800))
        (PORT datab (648:648:648) (630:630:630))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (979:979:979))
        (PORT datab (778:778:778) (777:777:777))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (924:924:924))
        (PORT datab (277:277:277) (321:321:321))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (818:818:818))
        (PORT datab (642:642:642) (632:632:632))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (933:933:933))
        (PORT datab (404:404:404) (422:422:422))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (779:779:779))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (816:816:816))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (620:620:620))
        (PORT datab (275:275:275) (319:319:319))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (931:931:931))
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (779:779:779))
        (PORT datab (659:659:659) (644:644:644))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (813:813:813))
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (621:621:621))
        (PORT datab (273:273:273) (316:316:316))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (778:778:778))
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (927:927:927))
        (PORT datab (833:833:833) (892:892:892))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (927:927:927))
        (PORT datad (802:802:802) (853:853:853))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (616:616:616))
        (PORT datab (574:574:574) (645:645:645))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (887:887:887))
        (PORT datab (567:567:567) (639:639:639))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (847:847:847))
        (PORT datab (548:548:548) (611:611:611))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (616:616:616))
        (PORT datab (574:574:574) (645:645:645))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (889:889:889))
        (PORT datab (566:566:566) (638:638:638))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (846:846:846))
        (PORT datab (547:547:547) (609:609:609))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (864:864:864))
        (PORT datab (555:555:555) (619:619:619))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (614:614:614))
        (PORT datab (575:575:575) (646:646:646))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (890:890:890))
        (PORT datab (565:565:565) (637:637:637))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (844:844:844))
        (PORT datab (545:545:545) (607:607:607))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (855:855:855))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (666:666:666))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (446:446:446))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (417:417:417))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (613:613:613))
        (PORT datab (575:575:575) (646:646:646))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (850:850:850))
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (888:888:888) (960:960:960))
        (PORT datac (1018:1018:1018) (997:997:997))
        (PORT datad (722:722:722) (727:727:727))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[18\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4659:4659:4659) (5051:5051:5051))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (459:459:459))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1089:1089:1089))
        (PORT datac (716:716:716) (722:722:722))
        (PORT datad (1108:1108:1108) (1178:1178:1178))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[19\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5311:5311:5311) (5705:5705:5705))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (913:913:913))
        (PORT datab (885:885:885) (942:942:942))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (695:695:695) (686:686:686))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1064:1064:1064))
        (PORT datab (887:887:887) (945:945:945))
        (PORT datac (204:204:204) (236:236:236))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[20\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4708:4708:4708) (5114:5114:5114))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (924:924:924))
        (PORT datab (1138:1138:1138) (1177:1177:1177))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (883:883:883))
        (PORT datab (844:844:844) (914:914:914))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (914:914:914))
        (PORT datab (887:887:887) (944:944:944))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (926:926:926))
        (PORT datab (1136:1136:1136) (1175:1175:1175))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (933:933:933))
        (PORT datab (869:869:869) (916:916:916))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (916:916:916))
        (PORT datab (889:889:889) (948:948:948))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (929:929:929))
        (PORT datab (1134:1134:1134) (1172:1172:1172))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (934:934:934))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (891:891:891) (950:950:950))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (737:737:737) (750:750:750))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (849:849:849))
        (PORT datab (739:739:739) (739:739:739))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (435:435:435))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (422:422:422))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (705:705:705))
        (PORT datab (1145:1145:1145) (1188:1188:1188))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (418:418:418))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (427:427:427))
        (PORT datab (1148:1148:1148) (1191:1191:1191))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (701:701:701) (695:695:695))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (670:670:670))
        (PORT datab (1151:1151:1151) (1194:1194:1194))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (1022:1022:1022))
        (PORT datac (1075:1075:1075) (1081:1081:1081))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (787:787:787))
        (PORT datab (1072:1072:1072) (1080:1080:1080))
        (PORT datac (738:738:738) (740:740:740))
        (PORT datad (1218:1218:1218) (1304:1304:1304))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (415:415:415))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (1259:1259:1259) (1357:1357:1357))
        (PORT datac (685:685:685) (684:684:684))
        (PORT datad (1019:1019:1019) (1055:1055:1055))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1068:1068:1068))
        (PORT datab (1483:1483:1483) (1557:1557:1557))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5875:5875:5875) (5558:5558:5558))
        (PORT ena (2042:2042:2042) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (445:445:445))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (403:403:403))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (438:438:438))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1562:1562:1562))
        (PORT datac (990:990:990) (994:994:994))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[27\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5317:5317:5317) (5693:5693:5693))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (439:439:439))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1562:1562:1562))
        (PORT datac (1019:1019:1019) (1018:1018:1018))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[28\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5317:5317:5317) (5693:5693:5693))
        (PORT datac (201:201:201) (233:233:233))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (731:731:731))
        (PORT datac (1192:1192:1192) (1282:1282:1282))
        (PORT datad (712:712:712) (707:707:707))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[29\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5114:5114:5114) (5523:5523:5523))
        (PORT datac (204:204:204) (236:236:236))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (1108:1108:1108) (1109:1109:1109))
        (PORT datac (720:720:720) (724:724:724))
        (PORT datad (1888:1888:1888) (1963:1963:1963))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[31\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5076:5076:5076) (5479:5479:5479))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1563:1563:1563))
        (PORT datac (995:995:995) (1000:1000:1000))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[32\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5317:5317:5317) (5693:5693:5693))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (1110:1110:1110) (1110:1110:1110))
        (PORT datac (698:698:698) (700:700:700))
        (PORT datad (1114:1114:1114) (1185:1185:1185))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[33\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5310:5310:5310) (5705:5705:5705))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (414:414:414))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1066:1066:1066))
        (PORT datab (1111:1111:1111) (1110:1110:1110))
        (PORT datac (746:746:746) (747:747:747))
        (PORT datad (1113:1113:1113) (1184:1184:1184))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[34\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5309:5309:5309) (5702:5702:5702))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult11.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2594:2594:2594) (2618:2618:2618))
        (PORT data[1] (2047:2047:2047) (2079:2079:2079))
        (PORT data[2] (2265:2265:2265) (2173:2173:2173))
        (PORT data[3] (3100:3100:3100) (2960:2960:2960))
        (PORT data[4] (2165:2165:2165) (2162:2162:2162))
        (PORT data[5] (3770:3770:3770) (3615:3615:3615))
        (PORT data[6] (2892:2892:2892) (2790:2790:2790))
        (PORT data[7] (2823:2823:2823) (2682:2682:2682))
        (PORT data[8] (2587:2587:2587) (2594:2594:2594))
        (PORT data[9] (2828:2828:2828) (2694:2694:2694))
        (PORT data[10] (3804:3804:3804) (3653:3653:3653))
        (PORT data[11] (3369:3369:3369) (3233:3233:3233))
        (PORT data[12] (2593:2593:2593) (2600:2600:2600))
        (PORT data[13] (1984:1984:1984) (1998:1998:1998))
        (PORT data[14] (3195:3195:3195) (3042:3042:3042))
        (PORT data[15] (3105:3105:3105) (2971:2971:2971))
        (PORT data[16] (1920:1920:1920) (1936:1936:1936))
        (PORT data[17] (2716:2716:2716) (2759:2759:2759))
        (PORT clk (2049:2049:2049) (2091:2091:2091))
        (PORT ena (3129:3129:3129) (3015:3015:3015))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult11.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (3098:3098:3098) (3110:3110:3110))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (611:611:611))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (981:981:981))
        (PORT datab (447:447:447) (450:450:450))
        (PORT datad (1885:1885:1885) (1959:1959:1959))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[23\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5847:5847:5847) (6223:6223:6223))
        (PORT datad (983:983:983) (957:957:957))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (421:421:421))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (457:457:457))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (1936:1936:1936) (2009:2009:2009))
        (PORT datac (406:406:406) (413:413:413))
        (PORT datad (939:939:939) (923:923:923))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[25\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5579:5579:5579) (5990:5990:5990))
        (PORT datad (851:851:851) (825:825:825))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (752:752:752))
        (PORT datab (917:917:917) (913:913:913))
        (PORT datad (1893:1893:1893) (1970:1970:1970))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[26\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5580:5580:5580) (5991:5991:5991))
        (PORT datad (881:881:881) (849:849:849))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult9.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2625:2625:2625) (2636:2636:2636))
        (PORT data[1] (2013:2013:2013) (2042:2042:2042))
        (PORT data[2] (3144:3144:3144) (3017:3017:3017))
        (PORT data[3] (3454:3454:3454) (3319:3319:3319))
        (PORT data[4] (2169:2169:2169) (2166:2166:2166))
        (PORT data[5] (3817:3817:3817) (3668:3668:3668))
        (PORT data[6] (2943:2943:2943) (2848:2848:2848))
        (PORT data[7] (3163:3163:3163) (3026:3026:3026))
        (PORT data[8] (2597:2597:2597) (2605:2605:2605))
        (PORT data[9] (2769:2769:2769) (2647:2647:2647))
        (PORT data[10] (3159:3159:3159) (3027:3027:3027))
        (PORT data[11] (3148:3148:3148) (3026:3026:3026))
        (PORT data[12] (2792:2792:2792) (2789:2789:2789))
        (PORT data[13] (1990:1990:1990) (2002:2002:2002))
        (PORT data[14] (3236:3236:3236) (3087:3087:3087))
        (PORT data[15] (3127:3127:3127) (3000:3000:3000))
        (PORT data[16] (1954:1954:1954) (1975:1975:1975))
        (PORT data[17] (2858:2858:2858) (2934:2934:2934))
        (PORT clk (2052:2052:2052) (2095:2095:2095))
        (PORT ena (3231:3231:3231) (3084:3084:3084))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult9.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2625:2625:2625) (2636:2636:2636))
        (PORT data[1] (2013:2013:2013) (2042:2042:2042))
        (PORT data[2] (3144:3144:3144) (3017:3017:3017))
        (PORT data[3] (3454:3454:3454) (3319:3319:3319))
        (PORT data[4] (2169:2169:2169) (2166:2166:2166))
        (PORT data[5] (3817:3817:3817) (3668:3668:3668))
        (PORT data[6] (2943:2943:2943) (2848:2848:2848))
        (PORT data[7] (3163:3163:3163) (3026:3026:3026))
        (PORT data[8] (2597:2597:2597) (2605:2605:2605))
        (PORT data[9] (2769:2769:2769) (2647:2647:2647))
        (PORT data[10] (3159:3159:3159) (3027:3027:3027))
        (PORT data[11] (3148:3148:3148) (3026:3026:3026))
        (PORT data[12] (2792:2792:2792) (2789:2789:2789))
        (PORT data[13] (1990:1990:1990) (2002:2002:2002))
        (PORT data[14] (3236:3236:3236) (3087:3087:3087))
        (PORT data[15] (3127:3127:3127) (3000:3000:3000))
        (PORT data[16] (1954:1954:1954) (1975:1975:1975))
        (PORT data[17] (2858:2858:2858) (2934:2934:2934))
        (PORT clk (2052:2052:2052) (2095:2095:2095))
        (PORT ena (3231:3231:3231) (3084:3084:3084))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult9.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1226:1226:1226))
        (PORT datac (623:623:623) (613:613:613))
        (PORT datad (1290:1290:1290) (1266:1266:1266))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[28\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5629:5629:5629) (6002:6002:6002))
        (PORT datad (722:722:722) (724:724:724))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (1936:1936:1936) (2010:2010:2010))
        (PORT datac (706:706:706) (712:712:712))
        (PORT datad (910:910:910) (887:887:887))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[29\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5573:5573:5573) (5983:5983:5983))
        (PORT datad (858:858:858) (834:834:834))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (392:392:392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (367:367:367))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (920:920:920))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (964:964:964) (938:938:938))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult15.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2296:2296:2296) (2325:2325:2325))
        (PORT data[1] (1647:1647:1647) (1690:1690:1690))
        (PORT data[2] (2529:2529:2529) (2424:2424:2424))
        (PORT data[3] (2568:2568:2568) (2453:2453:2453))
        (PORT data[4] (2166:2166:2166) (2162:2162:2162))
        (PORT data[5] (3468:3468:3468) (3328:3328:3328))
        (PORT data[6] (2587:2587:2587) (2494:2494:2494))
        (PORT data[7] (2783:2783:2783) (2663:2663:2663))
        (PORT data[8] (2920:2920:2920) (2919:2919:2919))
        (PORT data[9] (2213:2213:2213) (2118:2118:2118))
        (PORT data[10] (3445:3445:3445) (3303:3303:3303))
        (PORT data[11] (3377:3377:3377) (3239:3239:3239))
        (PORT data[12] (2598:2598:2598) (2606:2606:2606))
        (PORT data[13] (1993:1993:1993) (2015:2015:2015))
        (PORT data[14] (3489:3489:3489) (3334:3334:3334))
        (PORT data[15] (2547:2547:2547) (2446:2446:2446))
        (PORT data[16] (1961:1961:1961) (1986:1986:1986))
        (PORT data[17] (2994:2994:2994) (3054:3054:3054))
        (PORT clk (2056:2056:2056) (2104:2104:2104))
        (PORT ena (3114:3114:3114) (2983:2983:2983))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult15.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (3054:3054:3054) (3058:3058:3058))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (445:445:445))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (961:961:961) (956:956:956))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1433:1433:1433) (1511:1511:1511))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5875:5875:5875) (5558:5558:5558))
        (PORT ena (2042:2042:2042) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (903:903:903))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (887:887:887))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (919:919:919))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (909:909:909) (891:891:891))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (869:869:869))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (883:883:883) (873:873:873))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (896:896:896))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (734:734:734))
        (PORT datab (856:856:856) (847:847:847))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (900:900:900))
        (PORT datab (744:744:744) (755:755:755))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1236:1236:1236))
        (PORT datab (781:781:781) (779:779:779))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (864:864:864))
        (PORT datab (741:741:741) (752:752:752))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (603:603:603))
        (PORT datab (789:789:789) (787:787:787))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (641:641:641) (632:632:632))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (380:380:380))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (1356:1356:1356) (1321:1321:1321))
        (PORT datac (885:885:885) (971:971:971))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[34\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5311:5311:5311) (5705:5705:5705))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult9.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1557:1557:1557) (1544:1544:1544))
        (PORT data[1] (1803:1803:1803) (1782:1782:1782))
        (PORT data[2] (2057:2057:2057) (2011:2011:2011))
        (PORT data[3] (1203:1203:1203) (1201:1201:1201))
        (PORT data[4] (1452:1452:1452) (1428:1428:1428))
        (PORT data[5] (1106:1106:1106) (1085:1085:1085))
        (PORT data[6] (1138:1138:1138) (1120:1120:1120))
        (PORT data[7] (1146:1146:1146) (1128:1128:1128))
        (PORT data[8] (869:869:869) (869:869:869))
        (PORT data[9] (1195:1195:1195) (1194:1194:1194))
        (PORT data[10] (1153:1153:1153) (1144:1144:1144))
        (PORT data[11] (1082:1082:1082) (1068:1068:1068))
        (PORT data[12] (892:892:892) (888:888:888))
        (PORT data[13] (1244:1244:1244) (1234:1234:1234))
        (PORT data[14] (1166:1166:1166) (1156:1156:1156))
        (PORT data[15] (1455:1455:1455) (1430:1430:1430))
        (PORT data[16] (1184:1184:1184) (1176:1176:1176))
        (PORT data[17] (1444:1444:1444) (1409:1409:1409))
        (PORT clk (2043:2043:2043) (2086:2086:2086))
        (PORT ena (2263:2263:2263) (2209:2209:2209))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult9.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1177:1177:1177) (1169:1169:1169))
        (PORT data[1] (1210:1210:1210) (1191:1191:1191))
        (PORT data[2] (979:979:979) (986:986:986))
        (PORT data[3] (1226:1226:1226) (1216:1216:1216))
        (PORT data[4] (1490:1490:1490) (1469:1469:1469))
        (PORT data[5] (1244:1244:1244) (1234:1234:1234))
        (PORT data[6] (1533:1533:1533) (1502:1502:1502))
        (PORT data[7] (977:977:977) (967:967:967))
        (PORT data[8] (1556:1556:1556) (1532:1532:1532))
        (PORT data[9] (976:976:976) (990:990:990))
        (PORT data[10] (1292:1292:1292) (1292:1292:1292))
        (PORT data[11] (1261:1261:1261) (1246:1246:1246))
        (PORT data[12] (1211:1211:1211) (1204:1204:1204))
        (PORT data[13] (973:973:973) (966:966:966))
        (PORT data[14] (1250:1250:1250) (1257:1257:1257))
        (PORT data[15] (985:985:985) (987:987:987))
        (PORT data[16] (1483:1483:1483) (1465:1465:1465))
        (PORT data[17] (1779:1779:1779) (1721:1721:1721))
        (PORT clk (2043:2043:2043) (2086:2086:2086))
        (PORT ena (2263:2263:2263) (2209:2209:2209))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult9.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (438:438:438))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (727:727:727))
        (PORT datab (751:751:751) (739:739:739))
        (PORT datad (1219:1219:1219) (1305:1305:1305))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (439:439:439))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (732:732:732))
        (PORT datac (699:699:699) (689:689:689))
        (PORT datad (1219:1219:1219) (1305:1305:1305))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (768:768:768))
        (PORT datab (1259:1259:1259) (1358:1358:1358))
        (PORT datad (706:706:706) (707:707:707))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (414:414:414))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (1484:1484:1484) (1559:1559:1559))
        (PORT datac (722:722:722) (724:724:724))
        (PORT datad (716:716:716) (712:712:712))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5875:5875:5875) (5558:5558:5558))
        (PORT ena (2042:2042:2042) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (446:446:446))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (742:742:742))
        (PORT datab (1482:1482:1482) (1556:1556:1556))
        (PORT datad (701:701:701) (697:697:697))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5875:5875:5875) (5558:5558:5558))
        (PORT ena (2042:2042:2042) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (456:456:456))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (439:439:439))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (1016:1016:1016))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1252:1252:1252) (1241:1241:1241))
        (PORT datad (1311:1311:1311) (1279:1279:1279))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6034:6034:6034) (5703:5703:5703))
        (PORT ena (1459:1459:1459) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult5.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (2663:2663:2663) (2738:2738:2738))
        (PORT dataa[2] (3491:3491:3491) (3473:3473:3473))
        (PORT dataa[3] (2655:2655:2655) (2668:2668:2668))
        (PORT dataa[4] (3001:3001:3001) (3054:3054:3054))
        (PORT dataa[5] (2450:2450:2450) (2488:2488:2488))
        (PORT dataa[6] (2396:2396:2396) (2468:2468:2468))
        (PORT dataa[7] (2369:2369:2369) (2377:2377:2377))
        (PORT dataa[8] (2480:2480:2480) (2562:2562:2562))
        (PORT dataa[9] (3100:3100:3100) (3109:3109:3109))
        (PORT dataa[10] (2862:2862:2862) (2860:2860:2860))
        (PORT dataa[11] (3626:3626:3626) (3606:3606:3606))
        (PORT dataa[12] (2102:2102:2102) (2112:2112:2112))
        (PORT dataa[13] (1744:1744:1744) (1780:1780:1780))
        (PORT dataa[14] (2775:2775:2775) (2893:2893:2893))
        (PORT dataa[15] (2652:2652:2652) (2681:2681:2681))
        (PORT dataa[16] (2662:2662:2662) (2730:2730:2730))
        (PORT dataa[17] (2981:2981:2981) (3029:3029:3029))
        (PORT datab[17] (2337:2337:2337) (2275:2275:2275))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (734:734:734))
        (PORT datab (742:742:742) (742:742:742))
        (PORT datad (1531:1531:1531) (1609:1609:1609))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[17\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5111:5111:5111) (5519:5519:5519))
        (PORT datac (722:722:722) (730:730:730))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (669:669:669))
        (PORT datab (762:762:762) (783:783:783))
        (PORT datac (501:501:501) (578:578:578))
        (PORT datad (478:478:478) (530:530:530))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult9.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1238:1238:1238) (1232:1232:1232))
        (PORT data[1] (981:981:981) (990:990:990))
        (PORT data[2] (1020:1020:1020) (1032:1032:1032))
        (PORT data[3] (1489:1489:1489) (1462:1462:1462))
        (PORT data[4] (1262:1262:1262) (1236:1236:1236))
        (PORT data[5] (1303:1303:1303) (1292:1292:1292))
        (PORT data[6] (1033:1033:1033) (1049:1049:1049))
        (PORT data[7] (1010:1010:1010) (1007:1007:1007))
        (PORT data[8] (1474:1474:1474) (1422:1422:1422))
        (PORT data[9] (1018:1018:1018) (1040:1040:1040))
        (PORT data[10] (1192:1192:1192) (1167:1167:1167))
        (PORT data[11] (1498:1498:1498) (1468:1468:1468))
        (PORT data[12] (1514:1514:1514) (1509:1509:1509))
        (PORT data[13] (1057:1057:1057) (1083:1083:1083))
        (PORT data[14] (1209:1209:1209) (1183:1183:1183))
        (PORT data[15] (1214:1214:1214) (1218:1218:1218))
        (PORT data[16] (1601:1601:1601) (1589:1589:1589))
        (PORT data[17] (1237:1237:1237) (1218:1218:1218))
        (PORT clk (2066:2066:2066) (2114:2114:2114))
        (PORT ena (2116:2116:2116) (2101:2101:2101))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult9.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1238:1238:1238) (1232:1232:1232))
        (PORT data[1] (981:981:981) (990:990:990))
        (PORT data[2] (1020:1020:1020) (1032:1032:1032))
        (PORT data[3] (1489:1489:1489) (1462:1462:1462))
        (PORT data[4] (1262:1262:1262) (1236:1236:1236))
        (PORT data[5] (1303:1303:1303) (1292:1292:1292))
        (PORT data[6] (1033:1033:1033) (1049:1049:1049))
        (PORT data[7] (1010:1010:1010) (1007:1007:1007))
        (PORT data[8] (1474:1474:1474) (1422:1422:1422))
        (PORT data[9] (1018:1018:1018) (1040:1040:1040))
        (PORT data[10] (1192:1192:1192) (1167:1167:1167))
        (PORT data[11] (1498:1498:1498) (1468:1468:1468))
        (PORT data[12] (1514:1514:1514) (1509:1509:1509))
        (PORT data[13] (1057:1057:1057) (1083:1083:1083))
        (PORT data[14] (1209:1209:1209) (1183:1183:1183))
        (PORT data[15] (1214:1214:1214) (1218:1218:1218))
        (PORT data[16] (1601:1601:1601) (1589:1589:1589))
        (PORT data[17] (1237:1237:1237) (1218:1218:1218))
        (PORT clk (2066:2066:2066) (2114:2114:2114))
        (PORT ena (2116:2116:2116) (2101:2101:2101))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult9.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (717:717:717))
        (PORT datab (940:940:940) (915:915:915))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~95)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (948:948:948) (934:934:934))
        (PORT datad (1758:1758:1758) (1812:1812:1812))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[4\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5886:5886:5886) (6272:6272:6272))
        (PORT datac (837:837:837) (813:813:813))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult13.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (2208:2208:2208) (2242:2242:2242))
        (PORT dataa[2] (2221:2221:2221) (2257:2257:2257))
        (PORT dataa[3] (2304:2304:2304) (2304:2304:2304))
        (PORT dataa[4] (2362:2362:2362) (2399:2399:2399))
        (PORT dataa[5] (2341:2341:2341) (2357:2357:2357))
        (PORT dataa[6] (2040:2040:2040) (2086:2086:2086))
        (PORT dataa[7] (2111:2111:2111) (2129:2129:2129))
        (PORT dataa[8] (2075:2075:2075) (2114:2114:2114))
        (PORT dataa[9] (2187:2187:2187) (2252:2252:2252))
        (PORT dataa[10] (2263:2263:2263) (2267:2267:2267))
        (PORT dataa[11] (2809:2809:2809) (2791:2791:2791))
        (PORT dataa[12] (2112:2112:2112) (2135:2135:2135))
        (PORT dataa[13] (2272:2272:2272) (2295:2295:2295))
        (PORT dataa[14] (2443:2443:2443) (2514:2514:2514))
        (PORT dataa[15] (2005:2005:2005) (2048:2048:2048))
        (PORT dataa[16] (2345:2345:2345) (2386:2386:2386))
        (PORT dataa[17] (2630:2630:2630) (2641:2641:2641))
        (PORT datab[17] (2725:2725:2725) (2743:2743:2743))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult5.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (2537:2537:2537) (2557:2557:2557))
        (PORT dataa[2] (2600:2600:2600) (2622:2622:2622))
        (PORT dataa[3] (2299:2299:2299) (2298:2298:2298))
        (PORT dataa[4] (2637:2637:2637) (2657:2657:2657))
        (PORT dataa[5] (2010:2010:2010) (2042:2042:2042))
        (PORT dataa[6] (2634:2634:2634) (2627:2627:2627))
        (PORT dataa[7] (2371:2371:2371) (2367:2367:2367))
        (PORT dataa[8] (2631:2631:2631) (2659:2659:2659))
        (PORT dataa[9] (2398:2398:2398) (2444:2444:2444))
        (PORT dataa[10] (1919:1919:1919) (1955:1955:1955))
        (PORT dataa[11] (2966:2966:2966) (2960:2960:2960))
        (PORT dataa[12] (2086:2086:2086) (2092:2092:2092))
        (PORT dataa[13] (1996:1996:1996) (2026:2026:2026))
        (PORT dataa[14] (2166:2166:2166) (2263:2263:2263))
        (PORT dataa[15] (2026:2026:2026) (2070:2070:2070))
        (PORT dataa[16] (2379:2379:2379) (2407:2407:2407))
        (PORT dataa[17] (2867:2867:2867) (2849:2849:2849))
        (PORT datab[17] (3053:3053:3053) (3070:3070:3070))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (592:592:592))
        (PORT datab (912:912:912) (897:897:897))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (890:890:890))
        (PORT datab (613:613:613) (594:594:594))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (604:604:604))
        (PORT datab (915:915:915) (894:894:894))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult7.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2618:2618:2618) (2638:2638:2638))
        (PORT data[1] (2122:2122:2122) (2204:2204:2204))
        (PORT data[2] (2480:2480:2480) (2347:2347:2347))
        (PORT data[3] (3136:3136:3136) (3000:3000:3000))
        (PORT data[4] (2081:2081:2081) (2073:2073:2073))
        (PORT data[5] (3145:3145:3145) (3012:3012:3012))
        (PORT data[6] (2975:2975:2975) (2874:2874:2874))
        (PORT data[7] (2521:2521:2521) (2411:2411:2411))
        (PORT data[8] (2596:2596:2596) (2604:2604:2604))
        (PORT data[9] (2770:2770:2770) (2641:2641:2641))
        (PORT data[10] (2562:2562:2562) (2452:2452:2452))
        (PORT data[11] (3092:3092:3092) (2962:2962:2962))
        (PORT data[12] (2822:2822:2822) (2802:2802:2802))
        (PORT data[13] (1985:1985:1985) (2013:2013:2013))
        (PORT data[14] (3209:3209:3209) (3040:3040:3040))
        (PORT data[15] (3126:3126:3126) (2978:2978:2978))
        (PORT data[16] (1573:1573:1573) (1598:1598:1598))
        (PORT data[17] (3038:3038:3038) (3077:3077:3077))
        (PORT clk (2058:2058:2058) (2100:2100:2100))
        (PORT ena (2751:2751:2751) (2645:2645:2645))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult7.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[1] (2710:2710:2710) (2787:2787:2787))
        (PORT datab[2] (2894:2894:2894) (2912:2912:2912))
        (PORT datab[3] (2602:2602:2602) (2585:2585:2585))
        (PORT datab[4] (2663:2663:2663) (2703:2703:2703))
        (PORT datab[5] (2444:2444:2444) (2481:2481:2481))
        (PORT datab[6] (2275:2275:2275) (2295:2295:2295))
        (PORT datab[7] (2109:2109:2109) (2127:2127:2127))
        (PORT datab[8] (2373:2373:2373) (2454:2454:2454))
        (PORT datab[9] (2784:2784:2784) (2821:2821:2821))
        (PORT datab[10] (2648:2648:2648) (2669:2669:2669))
        (PORT datab[11] (3466:3466:3466) (3439:3439:3439))
        (PORT datab[12] (2089:2089:2089) (2112:2112:2112))
        (PORT datab[13] (1749:1749:1749) (1803:1803:1803))
        (PORT datab[14] (2718:2718:2718) (2796:2796:2796))
        (PORT datab[15] (2027:2027:2027) (2073:2073:2073))
        (PORT datab[16] (3003:3003:3003) (3030:3030:3030))
        (PORT datab[17] (3038:3038:3038) (3083:3083:3083))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult3.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2611:2611:2611) (2636:2636:2636))
        (PORT data[1] (2066:2066:2066) (2100:2100:2100))
        (PORT data[2] (1970:1970:1970) (1875:1875:1875))
        (PORT data[3] (2864:2864:2864) (2759:2759:2759))
        (PORT data[4] (2712:2712:2712) (2682:2682:2682))
        (PORT data[5] (3506:3506:3506) (3358:3358:3358))
        (PORT data[6] (3206:3206:3206) (3071:3071:3071))
        (PORT data[7] (2221:2221:2221) (2114:2114:2114))
        (PORT data[8] (2861:2861:2861) (2856:2856:2856))
        (PORT data[9] (3064:3064:3064) (2909:2909:2909))
        (PORT data[10] (3103:3103:3103) (2971:2971:2971))
        (PORT data[11] (3357:3357:3357) (3211:3211:3211))
        (PORT data[12] (2490:2490:2490) (2486:2486:2486))
        (PORT data[13] (1624:1624:1624) (1661:1661:1661))
        (PORT data[14] (3174:3174:3174) (3025:3025:3025))
        (PORT data[15] (3093:3093:3093) (2958:2958:2958))
        (PORT data[16] (1961:1961:1961) (1968:1968:1968))
        (PORT data[17] (2801:2801:2801) (2873:2873:2873))
        (PORT clk (2055:2055:2055) (2098:2098:2098))
        (PORT ena (2781:2781:2781) (2674:2674:2674))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[1] (3009:3009:3009) (3075:3075:3075))
        (PORT datab[2] (3104:3104:3104) (3095:3095:3095))
        (PORT datab[3] (2333:2333:2333) (2354:2354:2354))
        (PORT datab[4] (2759:2759:2759) (2831:2831:2831))
        (PORT datab[5] (2120:2120:2120) (2165:2165:2165))
        (PORT datab[6] (2265:2265:2265) (2289:2289:2289))
        (PORT datab[7] (2255:2255:2255) (2263:2263:2263))
        (PORT datab[8] (2767:2767:2767) (2821:2821:2821))
        (PORT datab[9] (2743:2743:2743) (2782:2782:2782))
        (PORT datab[10] (2293:2293:2293) (2326:2326:2326))
        (PORT datab[11] (3289:3289:3289) (3279:3279:3279))
        (PORT datab[12] (2107:2107:2107) (2132:2132:2132))
        (PORT datab[13] (1637:1637:1637) (1682:1682:1682))
        (PORT datab[14] (2493:2493:2493) (2580:2580:2580))
        (PORT datab[15] (2366:2366:2366) (2405:2405:2405))
        (PORT datab[16] (2648:2648:2648) (2713:2713:2713))
        (PORT datab[17] (3056:3056:3056) (3105:3105:3105))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (385:385:385))
        (PORT datab (900:900:900) (885:885:885))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (910:910:910))
        (PORT datab (360:360:360) (376:376:376))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (885:885:885))
        (PORT datab (362:362:362) (378:378:378))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (386:386:386))
        (PORT datab (700:700:700) (698:698:698))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (419:419:419))
        (PORT datab (916:916:916) (886:886:886))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (895:895:895))
        (PORT datab (614:614:614) (590:590:590))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (618:618:618))
        (PORT datab (927:927:927) (899:899:899))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (877:877:877))
        (PORT datab (661:661:661) (638:638:638))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (621:621:621))
        (PORT datab (902:902:902) (885:885:885))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (577:577:577))
        (PORT datab (921:921:921) (893:893:893))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1210:1210:1210))
        (PORT datab (360:360:360) (376:376:376))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (600:600:600))
        (PORT datab (1197:1197:1197) (1150:1150:1150))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1136:1136:1136))
        (PORT datab (747:747:747) (747:747:747))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (912:912:912))
        (PORT datab (741:741:741) (751:751:751))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1220:1220:1220))
        (PORT datab (974:974:974) (953:953:953))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (2973:2973:2973) (3044:3044:3044))
        (PORT dataa[2] (3246:3246:3246) (3249:3249:3249))
        (PORT dataa[3] (2674:2674:2674) (2690:2690:2690))
        (PORT dataa[4] (2742:2742:2742) (2813:2813:2813))
        (PORT dataa[5] (2447:2447:2447) (2485:2485:2485))
        (PORT dataa[6] (2430:2430:2430) (2505:2505:2505))
        (PORT dataa[7] (2298:2298:2298) (2306:2306:2306))
        (PORT dataa[8] (2753:2753:2753) (2804:2804:2804))
        (PORT dataa[9] (3143:3143:3143) (3175:3175:3175))
        (PORT dataa[10] (2336:2336:2336) (2409:2409:2409))
        (PORT dataa[11] (3613:3613:3613) (3593:3593:3593))
        (PORT dataa[12] (2445:2445:2445) (2463:2463:2463))
        (PORT dataa[13] (1754:1754:1754) (1793:1793:1793))
        (PORT dataa[14] (2485:2485:2485) (2616:2616:2616))
        (PORT dataa[15] (2697:2697:2697) (2732:2732:2732))
        (PORT dataa[16] (3032:3032:3032) (3090:3090:3090))
        (PORT dataa[17] (3309:3309:3309) (3335:3335:3335))
        (PORT datab[1] (2973:2973:2973) (3044:3044:3044))
        (PORT datab[2] (3246:3246:3246) (3249:3249:3249))
        (PORT datab[3] (2674:2674:2674) (2690:2690:2690))
        (PORT datab[4] (2742:2742:2742) (2813:2813:2813))
        (PORT datab[5] (2447:2447:2447) (2485:2485:2485))
        (PORT datab[6] (2430:2430:2430) (2505:2505:2505))
        (PORT datab[7] (2298:2298:2298) (2306:2306:2306))
        (PORT datab[8] (2753:2753:2753) (2804:2804:2804))
        (PORT datab[9] (3143:3143:3143) (3175:3175:3175))
        (PORT datab[10] (2336:2336:2336) (2409:2409:2409))
        (PORT datab[11] (3613:3613:3613) (3593:3593:3593))
        (PORT datab[12] (2445:2445:2445) (2463:2463:2463))
        (PORT datab[13] (1754:1754:1754) (1793:1793:1793))
        (PORT datab[14] (2485:2485:2485) (2616:2616:2616))
        (PORT datab[15] (2697:2697:2697) (2732:2732:2732))
        (PORT datab[16] (3032:3032:3032) (3090:3090:3090))
        (PORT datab[17] (3309:3309:3309) (3335:3335:3335))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (607:607:607))
        (PORT datab (931:931:931) (907:907:907))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (892:892:892))
        (PORT datab (406:406:406) (425:425:425))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (887:887:887))
        (PORT datab (450:450:450) (457:457:457))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (890:890:890))
        (PORT datab (447:447:447) (452:452:452))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (901:901:901))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (618:618:618))
        (PORT datab (940:940:940) (919:919:919))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (1152:1152:1152) (1111:1111:1111))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (964:964:964))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (896:896:896))
        (PORT datab (693:693:693) (669:669:669))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (902:902:902))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (908:908:908))
        (PORT datab (404:404:404) (421:421:421))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (457:457:457))
        (PORT datab (997:997:997) (966:966:966))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1161:1161:1161))
        (PORT datab (448:448:448) (454:454:454))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (947:947:947))
        (PORT datab (608:608:608) (594:594:594))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (895:895:895) (890:890:890))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (642:642:642))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (612:612:612))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (1803:1803:1803) (1854:1854:1854))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (924:924:924) (902:902:902))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[7\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5387:5387:5387) (5759:5759:5759))
        (PORT datad (949:949:949) (939:939:939))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (418:418:418))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (457:457:457))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (410:410:410))
        (PORT datac (717:717:717) (714:714:714))
        (PORT datad (1534:1534:1534) (1612:1612:1612))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[9\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5845:5845:5845) (6220:6220:6220))
        (PORT datad (854:854:854) (827:827:827))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (690:690:690))
        (PORT datab (1241:1241:1241) (1186:1186:1186))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (749:749:749))
        (PORT datab (943:943:943) (924:924:924))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (435:435:435))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (2129:2129:2129))
        (PORT datac (886:886:886) (869:869:869))
        (PORT datad (702:702:702) (702:702:702))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[11\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5081:5081:5081) (5480:5480:5480))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (463:463:463))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~103)
    (DELAY
      (ABSOLUTE
        (PORT datab (743:743:743) (743:743:743))
        (PORT datac (2041:2041:2041) (2086:2086:2086))
        (PORT datad (983:983:983) (960:960:960))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[12\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5885:5885:5885) (6271:6271:6271))
        (PORT datac (648:648:648) (641:641:641))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (686:686:686))
        (PORT datac (849:849:849) (928:928:928))
        (PORT datad (971:971:971) (957:957:957))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[13\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5845:5845:5845) (6221:6221:6221))
        (PORT datad (1141:1141:1141) (1106:1106:1106))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1260:1260:1260))
        (PORT datab (384:384:384) (379:379:379))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (594:594:594))
        (PORT datab (649:649:649) (642:642:642))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (392:392:392))
        (PORT datab (937:937:937) (914:914:914))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (862:862:862))
        (PORT datab (612:612:612) (588:588:588))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (634:634:634))
        (PORT datab (876:876:876) (867:867:867))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (612:612:612))
        (PORT datab (958:958:958) (930:930:930))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (735:735:735))
        (PORT datab (881:881:881) (873:873:873))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (761:761:761))
        (PORT datab (900:900:900) (886:886:886))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (900:900:900))
        (PORT datab (751:751:751) (749:749:749))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (934:934:934))
        (PORT datab (744:744:744) (742:742:742))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (685:685:685))
        (PORT datab (747:747:747) (760:760:760))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1067:1067:1067))
        (PORT datab (698:698:698) (696:696:696))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (634:634:634) (636:636:636))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1333:1333:1333))
        (PORT datab (660:660:660) (643:643:643))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (675:675:675))
        (PORT datab (640:640:640) (628:628:628))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (665:665:665) (645:645:645))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (393:393:393))
        (PORT datab (956:956:956) (930:930:930))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (661:661:661) (659:659:659))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (661:661:661))
        (PORT datab (2124:2124:2124) (2074:2074:2074))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (650:650:650))
        (PORT datab (2037:2037:2037) (2006:2006:2006))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (1492:1492:1492) (1567:1567:1567))
        (PORT datac (671:671:671) (664:664:664))
        (PORT datad (1063:1063:1063) (1058:1058:1058))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[15\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5577:5577:5577) (5987:5987:5987))
        (PORT datad (1174:1174:1174) (1142:1142:1142))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (927:927:927))
        (PORT datab (346:346:346) (356:356:356))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (434:434:434))
        (PORT datab (639:639:639) (629:629:629))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (616:616:616))
        (PORT datab (2095:2095:2095) (2061:2061:2061))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1320:1320:1320))
        (PORT datac (683:683:683) (692:692:692))
        (PORT datad (1212:1212:1212) (1187:1187:1187))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[16\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5642:5642:5642) (6052:6052:6052))
        (PORT datac (1144:1144:1144) (1115:1115:1115))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult3.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1771:1771:1771) (1747:1747:1747))
        (PORT data[1] (920:920:920) (924:924:924))
        (PORT data[2] (1538:1538:1538) (1511:1511:1511))
        (PORT data[3] (966:966:966) (970:970:970))
        (PORT data[4] (1161:1161:1161) (1146:1146:1146))
        (PORT data[5] (1445:1445:1445) (1418:1418:1418))
        (PORT data[6] (1501:1501:1501) (1481:1481:1481))
        (PORT data[7] (1180:1180:1180) (1176:1176:1176))
        (PORT data[8] (1432:1432:1432) (1398:1398:1398))
        (PORT data[9] (958:958:958) (967:967:967))
        (PORT data[10] (1175:1175:1175) (1142:1142:1142))
        (PORT data[11] (1490:1490:1490) (1462:1462:1462))
        (PORT data[12] (1511:1511:1511) (1483:1483:1483))
        (PORT data[13] (1793:1793:1793) (1729:1729:1729))
        (PORT data[14] (1431:1431:1431) (1387:1387:1387))
        (PORT data[15] (1265:1265:1265) (1250:1250:1250))
        (PORT data[16] (1872:1872:1872) (1842:1842:1842))
        (PORT data[17] (1835:1835:1835) (1830:1830:1830))
        (PORT clk (2063:2063:2063) (2113:2113:2113))
        (PORT ena (1760:1760:1760) (1751:1751:1751))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult3.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1194:1194:1194) (1169:1169:1169))
        (PORT data[1] (943:943:943) (933:933:933))
        (PORT data[2] (941:941:941) (930:930:930))
        (PORT data[3] (1214:1214:1214) (1194:1194:1194))
        (PORT data[4] (912:912:912) (909:909:909))
        (PORT data[5] (1215:1215:1215) (1204:1204:1204))
        (PORT data[6] (981:981:981) (992:992:992))
        (PORT data[7] (987:987:987) (997:997:997))
        (PORT data[8] (1448:1448:1448) (1411:1411:1411))
        (PORT data[9] (1324:1324:1324) (1332:1332:1332))
        (PORT data[10] (642:642:642) (658:658:658))
        (PORT data[11] (1209:1209:1209) (1194:1194:1194))
        (PORT data[12] (1221:1221:1221) (1228:1228:1228))
        (PORT data[13] (1006:1006:1006) (1024:1024:1024))
        (PORT data[14] (1153:1153:1153) (1143:1143:1143))
        (PORT data[15] (991:991:991) (1011:1011:1011))
        (PORT data[16] (1242:1242:1242) (1236:1236:1236))
        (PORT data[17] (1262:1262:1262) (1243:1243:1243))
        (PORT clk (2063:2063:2063) (2113:2113:2113))
        (PORT ena (1760:1760:1760) (1751:1751:1751))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (951:951:951))
        (PORT datab (655:655:655) (649:649:649))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult13.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2403:2403:2403) (2415:2415:2415))
        (PORT data[1] (2435:2435:2435) (2437:2437:2437))
        (PORT data[2] (2465:2465:2465) (2407:2407:2407))
        (PORT data[3] (2504:2504:2504) (2444:2444:2444))
        (PORT data[4] (2226:2226:2226) (2187:2187:2187))
        (PORT data[5] (2444:2444:2444) (2372:2372:2372))
        (PORT data[6] (2848:2848:2848) (2894:2894:2894))
        (PORT data[7] (1611:1611:1611) (1650:1650:1650))
        (PORT data[8] (2115:2115:2115) (2117:2117:2117))
        (PORT data[9] (1945:1945:1945) (1978:1978:1978))
        (PORT data[10] (2425:2425:2425) (2372:2372:2372))
        (PORT data[11] (2983:2983:2983) (2864:2864:2864))
        (PORT data[12] (2234:2234:2234) (2197:2197:2197))
        (PORT data[13] (2140:2140:2140) (2143:2143:2143))
        (PORT data[14] (2543:2543:2543) (2451:2451:2451))
        (PORT data[15] (1799:1799:1799) (1861:1861:1861))
        (PORT data[16] (2197:2197:2197) (2217:2217:2217))
        (PORT data[17] (2605:2605:2605) (2634:2634:2634))
        (PORT clk (2058:2058:2058) (2108:2108:2108))
        (PORT ena (3177:3177:3177) (3185:3185:3185))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult13.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1788:1788:1788) (1851:1851:1851))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult5.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2531:2531:2531) (2557:2557:2557))
        (PORT data[1] (2497:2497:2497) (2507:2507:2507))
        (PORT data[2] (2241:2241:2241) (2193:2193:2193))
        (PORT data[3] (2839:2839:2839) (2761:2761:2761))
        (PORT data[4] (2757:2757:2757) (2673:2673:2673))
        (PORT data[5] (2746:2746:2746) (2653:2653:2653))
        (PORT data[6] (2600:2600:2600) (2661:2661:2661))
        (PORT data[7] (1622:1622:1622) (1662:1662:1662))
        (PORT data[8] (2087:2087:2087) (2084:2084:2084))
        (PORT data[9] (1749:1749:1749) (1802:1802:1802))
        (PORT data[10] (2133:2133:2133) (2063:2063:2063))
        (PORT data[11] (3041:3041:3041) (2950:2950:2950))
        (PORT data[12] (2531:2531:2531) (2484:2484:2484))
        (PORT data[13] (2036:2036:2036) (2056:2056:2056))
        (PORT data[14] (2184:2184:2184) (2118:2118:2118))
        (PORT data[15] (1767:1767:1767) (1825:1825:1825))
        (PORT data[16] (1837:1837:1837) (1866:1866:1866))
        (PORT data[17] (2275:2275:2275) (2316:2316:2316))
        (PORT clk (2060:2060:2060) (2109:2109:2109))
        (PORT ena (3490:3490:3490) (3490:3490:3490))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult5.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (2053:2053:2053) (2102:2102:2102))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (689:689:689))
        (PORT datab (397:397:397) (395:395:395))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (886:886:886))
        (PORT datab (396:396:396) (393:393:393))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (403:403:403))
        (PORT datab (940:940:940) (904:904:904))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (372:372:372))
        (PORT datab (679:679:679) (681:681:681))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (641:641:641))
        (PORT datab (943:943:943) (930:930:930))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult7.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1182:1182:1182) (1156:1156:1156))
        (PORT data[1] (984:984:984) (992:992:992))
        (PORT data[2] (662:662:662) (679:679:679))
        (PORT data[3] (1670:1670:1670) (1620:1620:1620))
        (PORT data[4] (942:942:942) (922:922:922))
        (PORT data[5] (886:886:886) (869:869:869))
        (PORT data[6] (974:974:974) (969:969:969))
        (PORT data[7] (948:948:948) (954:954:954))
        (PORT data[8] (1527:1527:1527) (1498:1498:1498))
        (PORT data[9] (1329:1329:1329) (1337:1337:1337))
        (PORT data[10] (948:948:948) (956:956:956))
        (PORT data[11] (1469:1469:1469) (1444:1444:1444))
        (PORT data[12] (1237:1237:1237) (1235:1235:1235))
        (PORT data[13] (995:995:995) (1014:1014:1014))
        (PORT data[14] (1604:1604:1604) (1595:1595:1595))
        (PORT data[15] (1246:1246:1246) (1255:1255:1255))
        (PORT data[16] (1463:1463:1463) (1433:1433:1433))
        (PORT data[17] (1255:1255:1255) (1235:1235:1235))
        (PORT clk (2062:2062:2062) (2112:2112:2112))
        (PORT ena (2064:2064:2064) (2043:2043:2043))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult7.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1204:1204:1204) (1212:1212:1212))
        (PORT data[1] (641:641:641) (657:657:657))
        (PORT data[2] (1555:1555:1555) (1528:1528:1528))
        (PORT data[3] (986:986:986) (993:993:993))
        (PORT data[4] (660:660:660) (674:674:674))
        (PORT data[5] (1173:1173:1173) (1162:1162:1162))
        (PORT data[6] (910:910:910) (900:900:900))
        (PORT data[7] (947:947:947) (954:954:954))
        (PORT data[8] (1088:1088:1088) (1053:1053:1053))
        (PORT data[9] (617:617:617) (634:634:634))
        (PORT data[10] (660:660:660) (675:675:675))
        (PORT data[11] (910:910:910) (909:909:909))
        (PORT data[12] (636:636:636) (650:650:650))
        (PORT data[13] (860:860:860) (842:842:842))
        (PORT data[14] (1068:1068:1068) (1037:1037:1037))
        (PORT data[15] (1557:1557:1557) (1536:1536:1536))
        (PORT data[16] (1184:1184:1184) (1144:1144:1144))
        (PORT data[17] (1486:1486:1486) (1455:1455:1455))
        (PORT clk (2062:2062:2062) (2112:2112:2112))
        (PORT ena (2064:2064:2064) (2043:2043:2043))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult7.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (870:870:870))
        (PORT datab (589:589:589) (575:575:575))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (588:588:588))
        (PORT datab (967:967:967) (938:938:938))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (904:904:904))
        (PORT datab (626:626:626) (618:618:618))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (916:916:916))
        (PORT datab (587:587:587) (574:574:574))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (363:363:363))
        (PORT datab (950:950:950) (919:919:919))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1166:1166:1166))
        (PORT datab (344:344:344) (353:353:353))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (390:390:390))
        (PORT datab (668:668:668) (669:669:669))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (842:842:842))
        (PORT datab (344:344:344) (354:354:354))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1523:1523:1523))
        (PORT datab (382:382:382) (377:377:377))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (395:395:395))
        (PORT datab (1979:1979:1979) (1850:1850:1850))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (392:392:392))
        (PORT datab (1964:1964:1964) (1849:1849:1849))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1722:1722:1722))
        (PORT datab (648:648:648) (632:632:632))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (595:595:595))
        (PORT datab (1974:1974:1974) (1853:1853:1853))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (453:453:453))
        (PORT datab (980:980:980) (958:958:958))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (989:989:989))
        (PORT datab (390:390:390) (403:403:403))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (1284:1284:1284) (1260:1260:1260))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (662:662:662))
        (PORT datab (2131:2131:2131) (2089:2089:2089))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2064:2064:2064) (2041:2041:2041))
        (PORT datab (959:959:959) (919:919:919))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1456:1456:1456))
        (PORT datab (661:661:661) (641:641:641))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (1986:1986:1986))
        (PORT datab (995:995:995) (970:970:970))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1294:1294:1294))
        (PORT datac (588:588:588) (572:572:572))
        (PORT datad (1890:1890:1890) (1966:1966:1966))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[14\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5590:5590:5590) (6004:6004:6004))
        (PORT datad (848:848:848) (822:822:822))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (899:899:899))
        (PORT datab (667:667:667) (673:673:673))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (965:965:965))
        (PORT datab (733:733:733) (724:724:724))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (PORT datab (718:718:718) (717:717:717))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (420:420:420))
        (PORT datab (1012:1012:1012) (984:984:984))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (652:652:652))
        (PORT datab (735:735:735) (744:744:744))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (726:726:726))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (747:747:747))
        (PORT datab (403:403:403) (421:421:421))
        (PORT datad (1757:1757:1757) (1812:1812:1812))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[10\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5885:5885:5885) (6271:6271:6271))
        (PORT datac (863:863:863) (829:829:829))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (779:779:779))
        (PORT datab (440:440:440) (441:441:441))
        (PORT datad (1534:1534:1534) (1613:1613:1613))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[8\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (452:452:452))
        (PORT datac (4676:4676:4676) (5068:5068:5068))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (954:954:954))
        (PORT datab (1565:1565:1565) (1651:1651:1651))
        (PORT datad (393:393:393) (395:395:395))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[6\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4676:4676:4676) (5068:5068:5068))
        (PORT datad (374:374:374) (381:381:381))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2062:2062:2062))
        (PORT datab (625:625:625) (619:619:619))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1586:1586:1586))
        (PORT datab (930:930:930) (899:899:899))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2033:2033:2033))
        (PORT datab (619:619:619) (613:613:613))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2042:2042:2042) (2010:2010:2010))
        (PORT datab (935:935:935) (903:903:903))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (939:939:939) (932:932:932))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1755:1755:1755) (1810:1810:1810))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[5\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5125:5125:5125) (5519:5519:5519))
        (PORT datac (374:374:374) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult1.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2042:2042:2042) (2004:2004:2004))
        (PORT data[1] (941:941:941) (947:947:947))
        (PORT data[2] (1561:1561:1561) (1536:1536:1536))
        (PORT data[3] (1450:1450:1450) (1427:1427:1427))
        (PORT data[4] (978:978:978) (986:986:986))
        (PORT data[5] (1404:1404:1404) (1371:1371:1371))
        (PORT data[6] (1526:1526:1526) (1509:1509:1509))
        (PORT data[7] (991:991:991) (1004:1004:1004))
        (PORT data[8] (1454:1454:1454) (1421:1421:1421))
        (PORT data[9] (976:976:976) (990:990:990))
        (PORT data[10] (1194:1194:1194) (1177:1177:1177))
        (PORT data[11] (1230:1230:1230) (1226:1226:1226))
        (PORT data[12] (1237:1237:1237) (1227:1227:1227))
        (PORT data[13] (1550:1550:1550) (1524:1524:1524))
        (PORT data[14] (1412:1412:1412) (1374:1374:1374))
        (PORT data[15] (1228:1228:1228) (1234:1234:1234))
        (PORT data[16] (1204:1204:1204) (1181:1181:1181))
        (PORT data[17] (2123:2123:2123) (2108:2108:2108))
        (PORT clk (2067:2067:2067) (2114:2114:2114))
        (PORT ena (2039:2039:2039) (2015:2015:2015))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult1.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2042:2042:2042) (2004:2004:2004))
        (PORT data[1] (941:941:941) (947:947:947))
        (PORT data[2] (1561:1561:1561) (1536:1536:1536))
        (PORT data[3] (1450:1450:1450) (1427:1427:1427))
        (PORT data[4] (978:978:978) (986:986:986))
        (PORT data[5] (1404:1404:1404) (1371:1371:1371))
        (PORT data[6] (1526:1526:1526) (1509:1509:1509))
        (PORT data[7] (991:991:991) (1004:1004:1004))
        (PORT data[8] (1454:1454:1454) (1421:1421:1421))
        (PORT data[9] (976:976:976) (990:990:990))
        (PORT data[10] (1194:1194:1194) (1177:1177:1177))
        (PORT data[11] (1230:1230:1230) (1226:1226:1226))
        (PORT data[12] (1237:1237:1237) (1227:1227:1227))
        (PORT data[13] (1550:1550:1550) (1524:1524:1524))
        (PORT data[14] (1412:1412:1412) (1374:1374:1374))
        (PORT data[15] (1228:1228:1228) (1234:1234:1234))
        (PORT data[16] (1204:1204:1204) (1181:1181:1181))
        (PORT data[17] (2123:2123:2123) (2108:2108:2108))
        (PORT clk (2067:2067:2067) (2114:2114:2114))
        (PORT ena (2039:2039:2039) (2015:2015:2015))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (875:875:875))
        (PORT datab (688:688:688) (665:665:665))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (971:971:971) (928:928:928))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (446:446:446))
        (PORT datab (853:853:853) (825:825:825))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (414:414:414))
        (PORT datab (1237:1237:1237) (1197:1197:1197))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (449:449:449))
        (PORT datab (889:889:889) (871:871:871))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (879:879:879))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (939:939:939))
        (PORT datab (439:439:439) (440:440:440))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (878:878:878))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (939:939:939))
        (PORT datab (442:442:442) (445:445:445))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (450:450:450))
        (PORT datab (970:970:970) (954:954:954))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (888:888:888))
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (914:914:914))
        (PORT datab (390:390:390) (403:403:403))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (438:438:438))
        (PORT datab (973:973:973) (958:958:958))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (439:439:439))
        (PORT datab (1469:1469:1469) (1417:1417:1417))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (615:615:615))
        (PORT datab (975:975:975) (959:959:959))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1406:1406:1406))
        (PORT datab (657:657:657) (641:641:641))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (PORT datab (910:910:910) (874:874:874))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (904:904:904) (881:881:881))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~94)
    (DELAY
      (ABSOLUTE
        (PORT datab (1492:1492:1492) (1566:1566:1566))
        (PORT datac (706:706:706) (713:713:713))
        (PORT datad (705:705:705) (702:702:702))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[3\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5387:5387:5387) (5759:5759:5759))
        (PORT datad (883:883:883) (851:851:851))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (427:427:427))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (642:642:642))
        (PORT datac (500:500:500) (578:578:578))
        (PORT datad (540:540:540) (615:615:615))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (418:418:418))
        (PORT datac (2040:2040:2040) (2085:2085:2085))
        (PORT datad (1237:1237:1237) (1224:1224:1224))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[2\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5574:5574:5574) (5984:5984:5984))
        (PORT datad (1155:1155:1155) (1116:1116:1116))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1210:1210:1210))
        (PORT datab (893:893:893) (966:966:966))
        (PORT datac (669:669:669) (657:657:657))
        (PORT datad (1054:1054:1054) (1097:1097:1097))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[1\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5886:5886:5886) (6272:6272:6272))
        (PORT datad (1241:1241:1241) (1201:1201:1201))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult13.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1812:1812:1812) (1805:1805:1805))
        (PORT data[1] (1266:1266:1266) (1269:1269:1269))
        (PORT data[2] (1541:1541:1541) (1521:1521:1521))
        (PORT data[3] (1571:1571:1571) (1555:1555:1555))
        (PORT data[4] (1332:1332:1332) (1332:1332:1332))
        (PORT data[5] (1466:1466:1466) (1452:1452:1452))
        (PORT data[6] (2094:2094:2094) (2030:2030:2030))
        (PORT data[7] (1513:1513:1513) (1487:1487:1487))
        (PORT data[8] (1740:1740:1740) (1700:1700:1700))
        (PORT data[9] (1299:1299:1299) (1310:1310:1310))
        (PORT data[10] (1321:1321:1321) (1309:1309:1309))
        (PORT data[11] (1513:1513:1513) (1508:1508:1508))
        (PORT data[12] (1844:1844:1844) (1804:1804:1804))
        (PORT data[13] (1505:1505:1505) (1478:1478:1478))
        (PORT data[14] (1247:1247:1247) (1240:1240:1240))
        (PORT data[15] (1501:1501:1501) (1487:1487:1487))
        (PORT data[16] (1536:1536:1536) (1509:1509:1509))
        (PORT data[17] (1221:1221:1221) (1216:1216:1216))
        (PORT clk (2031:2031:2031) (2076:2076:2076))
        (PORT ena (2059:2059:2059) (2043:2043:2043))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult13.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1243:1243:1243) (1254:1254:1254))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (992:992:992))
        (PORT datab (1657:1657:1657) (1679:1679:1679))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2431:2431:2431) (2411:2411:2411))
        (PORT datab (662:662:662) (658:658:658))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (693:693:693))
        (PORT datab (2571:2571:2571) (2487:2487:2487))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (683:683:683))
        (PORT datab (2196:2196:2196) (2170:2170:2170))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (733:733:733))
        (PORT datab (2220:2220:2220) (2221:2221:2221))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (932:932:932))
        (PORT datab (2522:2522:2522) (2445:2445:2445))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult7.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1853:1853:1853) (1851:1851:1851))
        (PORT data[1] (1262:1262:1262) (1257:1257:1257))
        (PORT data[2] (1704:1704:1704) (1676:1676:1676))
        (PORT data[3] (1468:1468:1468) (1452:1452:1452))
        (PORT data[4] (1711:1711:1711) (1677:1677:1677))
        (PORT data[5] (1465:1465:1465) (1424:1424:1424))
        (PORT data[6] (1482:1482:1482) (1462:1462:1462))
        (PORT data[7] (1447:1447:1447) (1411:1411:1411))
        (PORT data[8] (1408:1408:1408) (1384:1384:1384))
        (PORT data[9] (1192:1192:1192) (1189:1189:1189))
        (PORT data[10] (1199:1199:1199) (1189:1189:1189))
        (PORT data[11] (1160:1160:1160) (1148:1148:1148))
        (PORT data[12] (1178:1178:1178) (1168:1168:1168))
        (PORT data[13] (1783:1783:1783) (1758:1758:1758))
        (PORT data[14] (1168:1168:1168) (1144:1144:1144))
        (PORT data[15] (1498:1498:1498) (1463:1463:1463))
        (PORT data[16] (1224:1224:1224) (1210:1210:1210))
        (PORT data[17] (1172:1172:1172) (1157:1157:1157))
        (PORT clk (2047:2047:2047) (2095:2095:2095))
        (PORT ena (2047:2047:2047) (2029:2029:2029))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult7.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1830:1830:1830) (1814:1814:1814))
        (PORT data[1] (1510:1510:1510) (1474:1474:1474))
        (PORT data[2] (1962:1962:1962) (1905:1905:1905))
        (PORT data[3] (1535:1535:1535) (1514:1514:1514))
        (PORT data[4] (1363:1363:1363) (1366:1366:1366))
        (PORT data[5] (1531:1531:1531) (1512:1512:1512))
        (PORT data[6] (1791:1791:1791) (1757:1757:1757))
        (PORT data[7] (1237:1237:1237) (1234:1234:1234))
        (PORT data[8] (2033:2033:2033) (1969:1969:1969))
        (PORT data[9] (1330:1330:1330) (1344:1344:1344))
        (PORT data[10] (1289:1289:1289) (1275:1275:1275))
        (PORT data[11] (1507:1507:1507) (1501:1501:1501))
        (PORT data[12] (1346:1346:1346) (1355:1355:1355))
        (PORT data[13] (1500:1500:1500) (1474:1474:1474))
        (PORT data[14] (1294:1294:1294) (1292:1292:1292))
        (PORT data[15] (1774:1774:1774) (1733:1733:1733))
        (PORT data[16] (1551:1551:1551) (1526:1526:1526))
        (PORT data[17] (1185:1185:1185) (1174:1174:1174))
        (PORT clk (2047:2047:2047) (2095:2095:2095))
        (PORT ena (2047:2047:2047) (2029:2029:2029))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult7.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult3.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1467:1467:1467) (1443:1443:1443))
        (PORT data[1] (1431:1431:1431) (1382:1382:1382))
        (PORT data[2] (1491:1491:1491) (1466:1466:1466))
        (PORT data[3] (1224:1224:1224) (1215:1215:1215))
        (PORT data[4] (1893:1893:1893) (1855:1855:1855))
        (PORT data[5] (1203:1203:1203) (1196:1196:1196))
        (PORT data[6] (958:958:958) (966:966:966))
        (PORT data[7] (1268:1268:1268) (1266:1266:1266))
        (PORT data[8] (1197:1197:1197) (1183:1183:1183))
        (PORT data[9] (1178:1178:1178) (1158:1158:1158))
        (PORT data[10] (941:941:941) (949:949:949))
        (PORT data[11] (1204:1204:1204) (1191:1191:1191))
        (PORT data[12] (1192:1192:1192) (1197:1197:1197))
        (PORT data[13] (991:991:991) (1003:1003:1003))
        (PORT data[14] (1314:1314:1314) (1317:1317:1317))
        (PORT data[15] (940:940:940) (935:935:935))
        (PORT data[16] (1440:1440:1440) (1402:1402:1402))
        (PORT data[17] (1414:1414:1414) (1385:1385:1385))
        (PORT clk (2057:2057:2057) (2105:2105:2105))
        (PORT ena (1994:1994:1994) (1965:1965:1965))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[1] (965:965:965) (976:976:976))
        (PORT datab[2] (948:948:948) (960:960:960))
        (PORT datab[3] (1201:1201:1201) (1191:1191:1191))
        (PORT datab[4] (680:680:680) (714:714:714))
        (PORT datab[5] (897:897:897) (919:919:919))
        (PORT datab[6] (699:699:699) (728:728:728))
        (PORT datab[7] (743:743:743) (768:768:768))
        (PORT datab[8] (687:687:687) (707:707:707))
        (PORT datab[9] (956:956:956) (968:968:968))
        (PORT datab[10] (731:731:731) (760:760:760))
        (PORT datab[11] (1001:1001:1001) (1007:1007:1007))
        (PORT datab[12] (756:756:756) (787:787:787))
        (PORT datab[13] (950:950:950) (961:961:961))
        (PORT datab[14] (727:727:727) (747:747:747))
        (PORT datab[15] (715:715:715) (746:746:746))
        (PORT datab[16] (714:714:714) (750:750:750))
        (PORT datab[17] (710:710:710) (739:739:739))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (741:741:741))
        (PORT datab (925:925:925) (921:921:921))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (904:904:904))
        (PORT datab (923:923:923) (909:909:909))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (942:942:942))
        (PORT datab (928:928:928) (906:906:906))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (624:624:624))
        (PORT datab (1294:1294:1294) (1269:1269:1269))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (955:955:955))
        (PORT datab (612:612:612) (593:593:593))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (640:640:640))
        (PORT datab (1234:1234:1234) (1203:1203:1203))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (645:645:645))
        (PORT datab (1195:1195:1195) (1183:1183:1183))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (672:672:672))
        (PORT datab (1464:1464:1464) (1424:1424:1424))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (945:945:945))
        (PORT datab (709:709:709) (690:690:690))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1119:1119:1119))
        (PORT datab (678:678:678) (664:664:664))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (718:718:718))
        (PORT datab (622:622:622) (621:621:621))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (912:912:912))
        (PORT datab (596:596:596) (579:579:579))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (566:566:566))
        (PORT datab (990:990:990) (956:956:956))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1149:1149:1149))
        (PORT datab (564:564:564) (553:553:553))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult1.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1509:1509:1509) (1502:1502:1502))
        (PORT data[1] (1421:1421:1421) (1395:1395:1395))
        (PORT data[2] (1219:1219:1219) (1203:1203:1203))
        (PORT data[3] (880:880:880) (867:867:867))
        (PORT data[4] (1234:1234:1234) (1225:1225:1225))
        (PORT data[5] (1204:1204:1204) (1192:1192:1192))
        (PORT data[6] (1441:1441:1441) (1412:1412:1412))
        (PORT data[7] (876:876:876) (880:880:880))
        (PORT data[8] (1681:1681:1681) (1634:1634:1634))
        (PORT data[9] (992:992:992) (1012:1012:1012))
        (PORT data[10] (960:960:960) (954:954:954))
        (PORT data[11] (1184:1184:1184) (1174:1174:1174))
        (PORT data[12] (1014:1014:1014) (1028:1028:1028))
        (PORT data[13] (1172:1172:1172) (1151:1151:1151))
        (PORT data[14] (965:965:965) (969:969:969))
        (PORT data[15] (1215:1215:1215) (1194:1194:1194))
        (PORT data[16] (1592:1592:1592) (1573:1573:1573))
        (PORT data[17] (1451:1451:1451) (1406:1406:1406))
        (PORT clk (2059:2059:2059) (2108:2108:2108))
        (PORT ena (1723:1723:1723) (1699:1699:1699))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[1] (1514:1514:1514) (1489:1489:1489))
        (PORT datab[2] (1260:1260:1260) (1262:1262:1262))
        (PORT datab[3] (1561:1561:1561) (1538:1538:1538))
        (PORT datab[4] (1046:1046:1046) (1070:1070:1070))
        (PORT datab[5] (1272:1272:1272) (1283:1283:1283))
        (PORT datab[6] (1219:1219:1219) (1230:1230:1230))
        (PORT datab[7] (1021:1021:1021) (1043:1043:1043))
        (PORT datab[8] (1005:1005:1005) (1029:1029:1029))
        (PORT datab[9] (1234:1234:1234) (1241:1241:1241))
        (PORT datab[10] (1213:1213:1213) (1209:1209:1209))
        (PORT datab[11] (1515:1515:1515) (1490:1490:1490))
        (PORT datab[12] (1006:1006:1006) (1025:1025:1025))
        (PORT datab[13] (1221:1221:1221) (1224:1224:1224))
        (PORT datab[14] (1322:1322:1322) (1317:1317:1317))
        (PORT datab[15] (990:990:990) (1012:1012:1012))
        (PORT datab[16] (1042:1042:1042) (1057:1057:1057))
        (PORT datab[17] (1308:1308:1308) (1307:1307:1307))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (691:691:691))
        (PORT datab (599:599:599) (577:577:577))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (558:558:558))
        (PORT datab (684:684:684) (668:668:668))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (564:564:564))
        (PORT datab (675:675:675) (658:658:658))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (624:624:624))
        (PORT datab (568:568:568) (547:547:547))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (907:907:907))
        (PORT datab (560:560:560) (549:549:549))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (895:895:895))
        (PORT datab (564:564:564) (546:546:546))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (672:672:672))
        (PORT datab (603:603:603) (586:586:586))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (585:585:585))
        (PORT datab (638:638:638) (634:634:634))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (646:646:646))
        (PORT datab (649:649:649) (635:635:635))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (952:952:952))
        (PORT datab (934:934:934) (889:889:889))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (680:680:680))
        (PORT datab (937:937:937) (915:915:915))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (861:861:861))
        (PORT datab (1513:1513:1513) (1457:1457:1457))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (655:655:655))
        (PORT datab (1589:1589:1589) (1552:1552:1552))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (624:624:624))
        (PORT datab (999:999:999) (967:967:967))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (873:873:873))
        (PORT datab (948:948:948) (926:926:926))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (973:973:973))
        (PORT datab (678:678:678) (655:655:655))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (PORT datab (674:674:674) (658:658:658))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (625:625:625))
        (PORT datab (638:638:638) (635:635:635))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (830:830:830))
        (PORT datab (439:439:439) (440:440:440))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (621:621:621))
        (PORT datab (398:398:398) (413:413:413))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (449:449:449))
        (PORT datab (620:620:620) (614:614:614))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (852:852:852))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (889:889:889) (850:850:850))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (720:720:720))
        (PORT datac (690:690:690) (688:688:688))
        (PORT datad (1218:1218:1218) (1304:1304:1304))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (585:585:585))
        (PORT datab (1316:1316:1316) (1283:1283:1283))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~95)
    (DELAY
      (ABSOLUTE
        (PORT datab (707:707:707) (713:713:713))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1436:1436:1436) (1515:1515:1515))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5875:5875:5875) (5558:5558:5558))
        (PORT ena (2042:2042:2042) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (871:871:871))
        (PORT datab (348:348:348) (348:348:348))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (673:673:673))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (638:638:638))
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (676:676:676))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (689:689:689))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (644:644:644))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (631:631:631) (632:632:632))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (677:677:677))
        (PORT datab (447:447:447) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (642:642:642))
        (PORT datab (680:680:680) (669:669:669))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (642:642:642))
        (PORT datab (401:401:401) (418:418:418))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (457:457:457))
        (PORT datab (659:659:659) (653:653:653))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (689:689:689))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (392:392:392))
        (PORT datab (1124:1124:1124) (1089:1089:1089))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (895:895:895))
        (PORT datab (345:345:345) (354:354:354))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (385:385:385))
        (PORT datab (1024:1024:1024) (997:997:997))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (591:591:591))
        (PORT datab (937:937:937) (915:915:915))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (615:615:615))
        (PORT datab (651:651:651) (656:656:656))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (560:560:560))
        (PORT datab (958:958:958) (939:939:939))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (611:611:611))
        (PORT datab (974:974:974) (947:947:947))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (607:607:607))
        (PORT datab (972:972:972) (943:943:943))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (644:644:644))
        (PORT datab (977:977:977) (952:952:952))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (946:946:946))
        (PORT datab (1957:1957:1957) (1838:1838:1838))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (425:425:425))
        (PORT datab (954:954:954) (941:941:941))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (643:643:643))
        (PORT datab (2109:2109:2109) (2066:2066:2066))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (660:660:660))
        (PORT datab (2031:2031:2031) (1992:1992:1992))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (686:686:686))
        (PORT datab (1705:1705:1705) (1725:1725:1725))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (640:640:640))
        (PORT datab (2089:2089:2089) (2044:2044:2044))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (687:687:687))
        (PORT datab (2074:2074:2074) (2040:2040:2040))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2006:2006:2006))
        (PORT datab (678:678:678) (660:660:660))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (984:984:984))
        (PORT datab (2099:2099:2099) (2058:2058:2058))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2095:2095:2095))
        (PORT datab (614:614:614) (598:598:598))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (617:617:617))
        (PORT datab (2079:2079:2079) (2038:2038:2038))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2060:2060:2060))
        (PORT datab (618:618:618) (600:600:600))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (649:649:649))
        (PORT datab (1507:1507:1507) (1542:1542:1542))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (1938:1938:1938) (2013:2013:2013))
        (PORT datac (896:896:896) (882:882:882))
        (PORT datad (701:701:701) (700:700:700))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[33\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5641:5641:5641) (6051:6051:6051))
        (PORT datac (652:652:652) (645:645:645))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult11.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (869:869:869) (872:872:872))
        (PORT data[1] (643:643:643) (658:658:658))
        (PORT data[2] (1272:1272:1272) (1263:1263:1263))
        (PORT data[3] (1186:1186:1186) (1163:1163:1163))
        (PORT data[4] (1249:1249:1249) (1238:1238:1238))
        (PORT data[5] (914:914:914) (911:911:911))
        (PORT data[6] (667:667:667) (687:687:687))
        (PORT data[7] (873:873:873) (848:848:848))
        (PORT data[8] (851:851:851) (844:844:844))
        (PORT data[9] (620:620:620) (639:639:639))
        (PORT data[10] (1193:1193:1193) (1191:1191:1191))
        (PORT data[11] (898:898:898) (887:887:887))
        (PORT data[12] (1172:1172:1172) (1172:1172:1172))
        (PORT data[13] (614:614:614) (616:616:616))
        (PORT data[14] (889:889:889) (866:866:866))
        (PORT data[15] (624:624:624) (633:633:633))
        (PORT data[16] (1520:1520:1520) (1507:1507:1507))
        (PORT data[17] (935:935:935) (926:926:926))
        (PORT clk (2061:2061:2061) (2111:2111:2111))
        (PORT ena (1977:1977:1977) (1943:1943:1943))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult11.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1422:1422:1422) (1447:1447:1447))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult15.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2160:2160:2160) (2120:2120:2120))
        (PORT data[1] (2970:2970:2970) (2996:2996:2996))
        (PORT data[2] (1986:1986:1986) (2015:2015:2015))
        (PORT data[3] (2783:2783:2783) (2750:2750:2750))
        (PORT data[4] (2415:2415:2415) (2411:2411:2411))
        (PORT data[5] (2255:2255:2255) (2217:2217:2217))
        (PORT data[6] (2156:2156:2156) (2153:2153:2153))
        (PORT data[7] (2168:2168:2168) (2113:2113:2113))
        (PORT data[8] (2171:2171:2171) (2115:2115:2115))
        (PORT data[9] (2563:2563:2563) (2583:2583:2583))
        (PORT data[10] (2687:2687:2687) (2661:2661:2661))
        (PORT data[11] (2188:2188:2188) (2139:2139:2139))
        (PORT data[12] (2239:2239:2239) (2253:2253:2253))
        (PORT data[13] (2498:2498:2498) (2579:2579:2579))
        (PORT data[14] (1774:1774:1774) (1832:1832:1832))
        (PORT data[15] (1789:1789:1789) (1849:1849:1849))
        (PORT data[16] (2203:2203:2203) (2214:2214:2214))
        (PORT data[17] (2134:2134:2134) (2140:2140:2140))
        (PORT clk (2057:2057:2057) (2105:2105:2105))
        (PORT ena (2832:2832:2832) (2858:2858:2858))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult15.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (2114:2114:2114) (2178:2178:2178))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (612:612:612))
        (PORT datab (978:978:978) (952:952:952))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (618:618:618))
        (PORT datab (970:970:970) (956:956:956))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (654:654:654))
        (PORT datab (390:390:390) (386:386:386))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (691:691:691))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (660:660:660) (655:655:655))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (681:681:681))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (695:695:695) (688:688:688))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (692:692:692))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (649:649:649))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2236:2236:2236) (2209:2209:2209))
        (PORT datab (348:348:348) (348:348:348))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (559:559:559))
        (PORT datab (2012:2012:2012) (1879:1879:1879))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (392:392:392))
        (PORT datab (1997:1997:1997) (1870:1870:1870))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (394:394:394))
        (PORT datab (1296:1296:1296) (1306:1306:1306))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (393:393:393))
        (PORT datab (1920:1920:1920) (1807:1807:1807))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (1747:1747:1747))
        (PORT datab (924:924:924) (910:910:910))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (591:591:591))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (393:393:393))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (349:349:349))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (615:615:615))
        (PORT datab (1006:1006:1006) (976:976:976))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (439:439:439))
        (PORT datab (1067:1067:1067) (1065:1065:1065))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (615:615:615))
        (PORT datab (751:751:751) (748:748:748))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (968:968:968))
        (PORT datab (1938:1938:1938) (2012:2012:2012))
        (PORT datad (942:942:942) (910:910:910))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[32\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5584:5584:5584) (5996:5996:5996))
        (PORT datad (872:872:872) (830:830:830))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (888:888:888) (961:961:961))
        (PORT datac (666:666:666) (667:667:667))
        (PORT datad (1057:1057:1057) (1101:1101:1101))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[0\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4660:4660:4660) (5052:5052:5052))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (760:760:760))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datad (1220:1220:1220) (1306:1306:1306))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (673:673:673))
        (PORT datab (402:402:402) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1016:1016:1016))
        (PORT datab (608:608:608) (585:585:585))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (418:418:418))
        (PORT datab (700:700:700) (698:698:698))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (668:668:668))
        (PORT datab (403:403:403) (406:406:406))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (885:885:885))
        (PORT datab (871:871:871) (863:863:863))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (1153:1153:1153) (1220:1220:1220))
        (PORT datac (373:373:373) (388:388:388))
        (PORT datad (1197:1197:1197) (1180:1180:1180))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[31\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5583:5583:5583) (5994:5994:5994))
        (PORT datad (958:958:958) (935:935:935))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1014:1014:1014))
        (PORT datab (1275:1275:1275) (1249:1249:1249))
        (PORT datac (203:203:203) (235:235:235))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[30\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5349:5349:5349) (5751:5751:5751))
        (PORT datad (645:645:645) (623:623:623))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (726:726:726) (708:708:708))
        (PORT datac (678:678:678) (681:681:681))
        (PORT datad (1218:1218:1218) (1303:1303:1303))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (1936:1936:1936) (2010:2010:2010))
        (PORT datac (886:886:886) (868:868:868))
        (PORT datad (922:922:922) (889:889:889))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[27\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5572:5572:5572) (5982:5982:5982))
        (PORT datad (831:831:831) (808:808:808))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (419:419:419))
        (PORT datac (1041:1041:1041) (1033:1033:1033))
        (PORT datad (1885:1885:1885) (1960:1960:1960))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[24\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5576:5576:5576) (5986:5986:5986))
        (PORT datad (853:853:853) (823:823:823))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (412:412:412))
        (PORT datac (697:697:697) (701:701:701))
        (PORT datad (1220:1220:1220) (1307:1307:1307))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (868:868:868))
        (PORT datab (750:750:750) (750:750:750))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (751:751:751))
        (PORT datab (759:759:759) (761:761:761))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1169:1169:1169))
        (PORT datab (756:756:756) (755:755:755))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (955:955:955))
        (PORT datab (760:760:760) (760:760:760))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (1944:1944:1944) (2020:2020:2020))
        (PORT datac (586:586:586) (573:573:573))
        (PORT datad (935:935:935) (918:918:918))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[22\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5846:5846:5846) (6222:6222:6222))
        (PORT datad (817:817:817) (791:791:791))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult15.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1214:1214:1214) (1207:1207:1207))
        (PORT data[1] (1210:1210:1210) (1192:1192:1192))
        (PORT data[2] (1599:1599:1599) (1583:1583:1583))
        (PORT data[3] (1201:1201:1201) (1188:1188:1188))
        (PORT data[4] (1556:1556:1556) (1536:1536:1536))
        (PORT data[5] (1229:1229:1229) (1215:1215:1215))
        (PORT data[6] (989:989:989) (1002:1002:1002))
        (PORT data[7] (1003:1003:1003) (1012:1012:1012))
        (PORT data[8] (1536:1536:1536) (1510:1510:1510))
        (PORT data[9] (945:945:945) (956:956:956))
        (PORT data[10] (1621:1621:1621) (1609:1609:1609))
        (PORT data[11] (1230:1230:1230) (1213:1213:1213))
        (PORT data[12] (1228:1228:1228) (1238:1238:1238))
        (PORT data[13] (947:947:947) (939:939:939))
        (PORT data[14] (1223:1223:1223) (1228:1228:1228))
        (PORT data[15] (986:986:986) (988:988:988))
        (PORT data[16] (1463:1463:1463) (1442:1442:1442))
        (PORT data[17] (1276:1276:1276) (1260:1260:1260))
        (PORT clk (2040:2040:2040) (2083:2083:2083))
        (PORT ena (2047:2047:2047) (2024:2024:2024))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult15.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1608:1608:1608) (1602:1602:1602))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (682:682:682))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult11.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2917:2917:2917) (2942:2942:2942))
        (PORT data[1] (2116:2116:2116) (2198:2198:2198))
        (PORT data[2] (2814:2814:2814) (2677:2677:2677))
        (PORT data[3] (3459:3459:3459) (3323:3323:3323))
        (PORT data[4] (2399:2399:2399) (2382:2382:2382))
        (PORT data[5] (2590:2590:2590) (2487:2487:2487))
        (PORT data[6] (3211:3211:3211) (3101:3101:3101))
        (PORT data[7] (3176:3176:3176) (3024:3024:3024))
        (PORT data[8] (2469:2469:2469) (2463:2463:2463))
        (PORT data[9] (3145:3145:3145) (3002:3002:3002))
        (PORT data[10] (3124:3124:3124) (2977:2977:2977))
        (PORT data[11] (2516:2516:2516) (2405:2405:2405))
        (PORT data[12] (2776:2776:2776) (2751:2751:2751))
        (PORT data[13] (2287:2287:2287) (2288:2288:2288))
        (PORT data[14] (2842:2842:2842) (2705:2705:2705))
        (PORT data[15] (3396:3396:3396) (3255:3255:3255))
        (PORT data[16] (1912:1912:1912) (1935:1935:1935))
        (PORT data[17] (3043:3043:3043) (3082:3082:3082))
        (PORT clk (2060:2060:2060) (2102:2102:2102))
        (PORT ena (2479:2479:2479) (2376:2376:2376))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult11.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (3241:3241:3241) (3138:3138:3138))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2465:2465:2465) (2395:2395:2395))
        (PORT datab (987:987:987) (975:975:975))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (938:938:938))
        (PORT datab (1985:1985:1985) (2011:2011:2011))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (663:663:663))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (900:900:900) (870:870:870))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (686:686:686))
        (PORT datab (699:699:699) (698:698:698))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (645:645:645))
        (PORT datab (712:712:712) (712:712:712))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (674:674:674))
        (PORT datab (636:636:636) (630:630:630))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (669:669:669))
        (PORT datab (936:936:936) (920:920:920))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2438:2438:2438) (2415:2415:2415))
        (PORT datab (667:667:667) (654:654:654))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (673:673:673))
        (PORT datab (2400:2400:2400) (2392:2392:2392))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2764:2764:2764) (2675:2675:2675))
        (PORT datab (713:713:713) (693:693:693))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (909:909:909))
        (PORT datab (603:603:603) (580:580:580))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (573:573:573))
        (PORT datab (1211:1211:1211) (1156:1156:1156))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1250:1250:1250))
        (PORT datab (606:606:606) (578:578:578))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (555:555:555))
        (PORT datab (982:982:982) (947:947:947))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (967:967:967))
        (PORT datab (1703:1703:1703) (1727:1727:1727))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (609:609:609))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (574:574:574) (565:565:565))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (544:544:544))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (631:631:631))
        (PORT datab (392:392:392) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (422:422:422))
        (PORT datab (695:695:695) (678:678:678))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (667:667:667))
        (PORT datab (622:622:622) (617:617:617))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (670:670:670))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (663:663:663))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (445:445:445))
        (PORT datab (681:681:681) (666:666:666))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (659:659:659))
        (PORT datab (435:435:435) (434:434:434))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (958:958:958) (909:909:909))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (403:403:403))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1320:1320:1320))
        (PORT datac (689:689:689) (687:687:687))
        (PORT datad (693:693:693) (693:693:693))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[30\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5115:5115:5115) (5524:5524:5524))
        (PORT datac (201:201:201) (232:232:232))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1325:1325:1325))
        (PORT datab (393:393:393) (407:407:407))
        (PORT datac (663:663:663) (660:660:660))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[26\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5104:5104:5104) (5510:5510:5510))
        (PORT datac (202:202:202) (233:233:233))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (780:780:780))
        (PORT datab (1072:1072:1072) (1081:1081:1081))
        (PORT datac (713:713:713) (709:709:709))
        (PORT datad (1217:1217:1217) (1302:1302:1302))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[35\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (4697:4697:4697) (5092:5092:5092))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (454:454:454))
        (PORT datac (977:977:977) (967:967:967))
        (PORT datad (1894:1894:1894) (1970:1970:1970))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[21\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5076:5076:5076) (5479:5479:5479))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1328:1328:1328))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (697:697:697) (699:699:699))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[25\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5103:5103:5103) (5510:5510:5510))
        (PORT datac (201:201:201) (232:232:232))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (439:439:439) (440:440:440))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (413:413:413))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (749:749:749))
        (PORT datac (1190:1190:1190) (1280:1280:1280))
        (PORT datad (695:695:695) (681:681:681))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[24\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5067:5067:5067) (5484:5484:5484))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1326:1326:1326))
        (PORT datac (659:659:659) (655:655:655))
        (PORT datad (395:395:395) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[23\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5065:5065:5065) (5481:5481:5481))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (1259:1259:1259) (1358:1358:1358))
        (PORT datac (632:632:632) (616:616:616))
        (PORT datad (1006:1006:1006) (1040:1040:1040))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (1154:1154:1154) (1221:1221:1221))
        (PORT datac (1069:1069:1069) (1066:1066:1066))
        (PORT datad (708:708:708) (709:709:709))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[22\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5310:5310:5310) (5704:5704:5704))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1066:1066:1066))
        (PORT datab (1484:1484:1484) (1558:1558:1558))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5875:5875:5875) (5558:5558:5558))
        (PORT ena (2042:2042:2042) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (420:420:420))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (1566:1566:1566) (1652:1652:1652))
        (PORT datac (676:676:676) (677:677:677))
        (PORT datad (956:956:956) (931:931:931))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[20\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5845:5845:5845) (6221:6221:6221))
        (PORT datad (913:913:913) (880:880:880))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (768:768:768))
        (PORT datac (720:720:720) (731:731:731))
        (PORT datad (1435:1435:1435) (1514:1514:1514))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[21\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5311:5311:5311) (5705:5705:5705))
        (PORT datad (371:371:371) (377:377:377))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~102)
    (DELAY
      (ABSOLUTE
        (PORT datab (770:770:770) (767:767:767))
        (PORT datac (989:989:989) (976:976:976))
        (PORT datad (1218:1218:1218) (1304:1304:1304))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (PORT ena (1847:1847:1847) (1831:1831:1831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (449:449:449))
        (PORT datac (1233:1233:1233) (1203:1203:1203))
        (PORT datad (1892:1892:1892) (1968:1968:1968))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[19\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5643:5643:5643) (6054:6054:6054))
        (PORT datac (826:826:826) (798:798:798))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector72\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1226:1226:1226))
        (PORT datac (606:606:606) (590:590:590))
        (PORT datad (1218:1218:1218) (1304:1304:1304))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector72\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1028:1028:1028))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (1221:1221:1221) (1307:1307:1307))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5667:5667:5667) (5328:5328:5328))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (419:419:419))
        (PORT datac (1298:1298:1298) (1279:1279:1279))
        (PORT datad (1892:1892:1892) (1967:1967:1967))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[18\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5586:5586:5586) (5998:5998:5998))
        (PORT datad (887:887:887) (849:849:849))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (892:892:892))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (446:446:446))
        (PORT datab (1307:1307:1307) (1275:1275:1275))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2060:2060:2060) (2029:2029:2029))
        (PORT datab (668:668:668) (651:651:651))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1013:1013:1013))
        (PORT datab (1356:1356:1356) (1321:1321:1321))
        (PORT datac (1252:1252:1252) (1240:1240:1240))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[35\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5578:5578:5578) (5988:5988:5988))
        (PORT datad (1185:1185:1185) (1141:1141:1141))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (729:729:729))
        (PORT datab (718:718:718) (718:718:718))
        (PORT datac (409:409:409) (417:417:417))
        (PORT datad (697:697:697) (691:691:691))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (4783:4783:4783) (5197:5197:5197))
        (PORT datac (404:404:404) (424:424:424))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.draw_pixel)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (4784:4784:4784) (5198:5198:5198))
        (PORT datac (292:292:292) (383:383:383))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.draw_pixel1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (4789:4789:4789) (5203:5203:5203))
        (PORT datac (280:280:280) (361:361:361))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.draw_pixel2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[5\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (4784:4784:4784) (5197:5197:5197))
        (PORT datad (282:282:282) (363:363:363))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[7\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (439:439:439))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[8\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (433:433:433))
        (PORT datab (532:532:532) (586:586:586))
        (PORT datac (471:471:471) (528:528:528))
        (PORT datad (485:485:485) (540:540:540))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[5\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (4788:4788:4788) (5202:5202:5202))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (426:426:426))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (417:417:417))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1003:1003:1003))
        (PORT ena (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4934:4934:4934) (5327:5327:5327))
        (PORT datac (1690:1690:1690) (1688:1688:1688))
        (PORT datad (847:847:847) (922:922:922))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (4785:4785:4785) (5199:5199:5199))
        (PORT datac (291:291:291) (381:381:381))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1747:1747:1747) (1691:1691:1691))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4937:4937:4937) (5330:5330:5330))
        (PORT datac (1343:1343:1343) (1360:1360:1360))
        (PORT datad (810:810:810) (864:864:864))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1747:1747:1747) (1691:1691:1691))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4728:4728:4728) (5125:5125:5125))
        (PORT datac (1376:1376:1376) (1391:1391:1391))
        (PORT datad (850:850:850) (905:905:905))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1712:1712:1712) (1672:1672:1672))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1508:1508:1508) (1607:1607:1607))
        (PORT datac (4898:4898:4898) (5284:5284:5284))
        (PORT datad (853:853:853) (916:916:916))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1747:1747:1747) (1691:1691:1691))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4728:4728:4728) (5125:5125:5125))
        (PORT datab (1471:1471:1471) (1490:1490:1490))
        (PORT datad (1034:1034:1034) (1080:1080:1080))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1712:1712:1712) (1672:1672:1672))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode1162w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (417:417:417))
        (PORT datac (462:462:462) (535:535:535))
        (PORT datad (284:284:284) (367:367:367))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (764:764:764))
        (PORT datab (554:554:554) (637:637:637))
        (PORT datac (544:544:544) (626:626:626))
        (PORT datad (629:629:629) (622:622:622))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (920:920:920) (900:900:900))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1473:1473:1473) (1421:1421:1421))
        (PORT ena (1946:1946:1946) (1875:1875:1875))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1926w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1422:1422:1422))
        (PORT datab (1827:1827:1827) (1960:1960:1960))
        (PORT datad (1397:1397:1397) (1408:1408:1408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1553:1553:1553))
        (PORT datab (1972:1972:1972) (1991:1991:1991))
        (PORT datac (1431:1431:1431) (1469:1469:1469))
        (PORT datad (699:699:699) (700:700:700))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (440:440:440))
        (PORT datab (873:873:873) (919:919:919))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[0\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datad (468:468:468) (525:525:525))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT asdata (1007:1007:1007) (985:985:985))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4709:4709:4709) (5114:5114:5114))
        (PORT datab (781:781:781) (832:832:832))
        (PORT datac (1454:1454:1454) (1531:1531:1531))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1425:1425:1425) (1393:1393:1393))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (772:772:772))
        (PORT datab (727:727:727) (763:763:763))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4668:4668:4668) (5054:5054:5054))
        (PORT datac (285:285:285) (371:371:371))
        (PORT datad (1673:1673:1673) (1681:1681:1681))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1691:1691:1691) (1635:1635:1635))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (798:798:798))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT asdata (1013:1013:1013) (996:996:996))
        (PORT clrn (1473:1473:1473) (1421:1421:1421))
        (PORT ena (1946:1946:1946) (1875:1875:1875))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (5089:5089:5089) (5464:5464:5464))
        (PORT datac (3719:3719:3719) (3920:3920:3920))
        (PORT datad (1089:1089:1089) (1128:1128:1128))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (774:774:774))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1733:1733:1733) (1752:1752:1752))
        (PORT datac (4630:4630:4630) (5009:5009:5009))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1691:1691:1691) (1635:1635:1635))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2139:2139:2139))
        (PORT datac (4629:4629:4629) (5008:5008:5008))
        (PORT datad (296:296:296) (378:378:378))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1691:1691:1691) (1635:1635:1635))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (808:808:808))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[5\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (757:757:757))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4754:4754:4754) (5151:5151:5151))
        (PORT datac (1638:1638:1638) (1632:1632:1632))
        (PORT datad (852:852:852) (912:912:912))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2036:2036:2036) (1989:1989:1989))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[6\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (840:840:840))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1730:1730:1730) (1748:1748:1748))
        (PORT datac (4629:4629:4629) (5008:5008:5008))
        (PORT datad (296:296:296) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1691:1691:1691) (1635:1635:1635))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (772:772:772))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (623:623:623) (603:603:603))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1473:1473:1473) (1421:1421:1421))
        (PORT ena (1946:1946:1946) (1875:1875:1875))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4669:4669:4669) (5055:5055:5055))
        (PORT datac (296:296:296) (387:387:387))
        (PORT datad (1924:1924:1924) (1916:1916:1916))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1691:1691:1691) (1635:1635:1635))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1605:1605:1605))
        (PORT datab (1156:1156:1156) (1201:1201:1201))
        (PORT datad (5042:5042:5042) (5419:5419:5419))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (492:492:492))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4973:4973:4973) (5354:5354:5354))
        (PORT datab (545:545:545) (626:626:626))
        (PORT datad (1982:1982:1982) (1982:1982:1982))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1431:1431:1431) (1389:1389:1389))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (704:704:704) (691:691:691))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1812:1812:1812) (1831:1831:1831))
        (PORT datac (4937:4937:4937) (5312:5312:5312))
        (PORT datad (537:537:537) (596:596:596))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1431:1431:1431) (1389:1389:1389))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (2016:2016:2016))
        (PORT datac (4937:4937:4937) (5311:5311:5311))
        (PORT datad (545:545:545) (620:620:620))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1431:1431:1431) (1389:1389:1389))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (2086:2086:2086))
        (PORT datac (4936:4936:4936) (5311:5311:5311))
        (PORT datad (481:481:481) (534:534:534))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1431:1431:1431) (1389:1389:1389))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[8\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (1345:1345:1345) (1354:1354:1354))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT asdata (1713:1713:1713) (1655:1655:1655))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2651:2651:2651))
        (PORT asdata (1400:1400:1400) (1382:1382:1382))
        (PORT clrn (1189:1189:1189) (1123:1123:1123))
        (PORT ena (1669:1669:1669) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3689:3689:3689))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (5343:5343:5343))
        (PORT d[1] (3072:3072:3072) (3239:3239:3239))
        (PORT d[2] (2350:2350:2350) (2346:2346:2346))
        (PORT d[3] (2682:2682:2682) (2820:2820:2820))
        (PORT d[4] (2702:2702:2702) (2670:2670:2670))
        (PORT d[5] (3687:3687:3687) (3635:3635:3635))
        (PORT d[6] (3012:3012:3012) (3145:3145:3145))
        (PORT d[7] (4131:4131:4131) (4265:4265:4265))
        (PORT d[8] (3351:3351:3351) (3325:3325:3325))
        (PORT d[9] (2395:2395:2395) (2546:2546:2546))
        (PORT d[10] (2854:2854:2854) (3028:3028:3028))
        (PORT d[11] (4104:4104:4104) (4278:4278:4278))
        (PORT d[12] (2791:2791:2791) (2795:2795:2795))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (1959:1959:1959))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (3803:3803:3803) (3656:3656:3656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (3913:3913:3913))
        (PORT clk (2454:2454:2454) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3433:3433:3433))
        (PORT d[1] (3503:3503:3503) (3619:3619:3619))
        (PORT d[2] (3343:3343:3343) (3483:3483:3483))
        (PORT d[3] (3822:3822:3822) (3764:3764:3764))
        (PORT d[4] (3835:3835:3835) (3886:3886:3886))
        (PORT d[5] (2989:2989:2989) (3069:3069:3069))
        (PORT d[6] (2404:2404:2404) (2538:2538:2538))
        (PORT d[7] (4074:4074:4074) (4129:4129:4129))
        (PORT d[8] (2478:2478:2478) (2651:2651:2651))
        (PORT d[9] (3680:3680:3680) (3639:3639:3639))
        (PORT d[10] (2876:2876:2876) (2965:2965:2965))
        (PORT d[11] (3951:3951:3951) (3920:3920:3920))
        (PORT d[12] (3053:3053:3053) (3186:3186:3186))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1788:1788:1788))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (PORT d[0] (2765:2765:2765) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2431:2431:2431))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1813:1813:1813) (1783:1783:1783))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2532:2532:2532) (2503:2503:2503))
        (PORT datab (264:264:264) (301:301:301))
        (PORT datac (2560:2560:2560) (2511:2511:2511))
        (PORT datad (1127:1127:1127) (1205:1205:1205))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1779:1779:1779) (1918:1918:1918))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (528:528:528))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1093:1093:1093))
        (PORT datab (889:889:889) (986:986:986))
        (PORT datac (843:843:843) (919:919:919))
        (PORT datad (676:676:676) (682:682:682))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1504:1504:1504) (1552:1552:1552))
        (PORT datab (1971:1971:1971) (1990:1990:1990))
        (PORT datac (1430:1430:1430) (1467:1467:1467))
        (PORT datad (700:700:700) (700:700:700))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1617:1617:1617))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1269:1269:1269))
        (PORT d[1] (2274:2274:2274) (2369:2369:2369))
        (PORT d[2] (1185:1185:1185) (1234:1234:1234))
        (PORT d[3] (1294:1294:1294) (1347:1347:1347))
        (PORT d[4] (1223:1223:1223) (1282:1282:1282))
        (PORT d[5] (1550:1550:1550) (1599:1599:1599))
        (PORT d[6] (1163:1163:1163) (1210:1210:1210))
        (PORT d[7] (1169:1169:1169) (1214:1214:1214))
        (PORT d[8] (928:928:928) (994:994:994))
        (PORT d[9] (1163:1163:1163) (1200:1200:1200))
        (PORT d[10] (1116:1116:1116) (1158:1158:1158))
        (PORT d[11] (1168:1168:1168) (1203:1203:1203))
        (PORT d[12] (1214:1214:1214) (1268:1268:1268))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2658:2658:2658))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2569:2569:2569))
        (PORT d[0] (2726:2726:2726) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2230:2230:2230))
        (PORT clk (2501:2501:2501) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1867:1867:1867))
        (PORT d[1] (1877:1877:1877) (1909:1909:1909))
        (PORT d[2] (3450:3450:3450) (3659:3659:3659))
        (PORT d[3] (2460:2460:2460) (2470:2470:2470))
        (PORT d[4] (2756:2756:2756) (2817:2817:2817))
        (PORT d[5] (2513:2513:2513) (2583:2583:2583))
        (PORT d[6] (1846:1846:1846) (1874:1874:1874))
        (PORT d[7] (3828:3828:3828) (3933:3933:3933))
        (PORT d[8] (1907:1907:1907) (1950:1950:1950))
        (PORT d[9] (2239:2239:2239) (2256:2256:2256))
        (PORT d[10] (2501:2501:2501) (2601:2601:2601))
        (PORT d[11] (2206:2206:2206) (2227:2227:2227))
        (PORT d[12] (2199:2199:2199) (2207:2207:2207))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (767:767:767) (713:713:713))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (PORT d[0] (2605:2605:2605) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1620:1620:1620) (1610:1610:1610))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4935:4935:4935) (5328:5328:5328))
        (PORT datac (1532:1532:1532) (1530:1530:1530))
        (PORT datad (1425:1425:1425) (1448:1448:1448))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1747:1747:1747) (1691:1691:1691))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (469:469:469))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (476:476:476) (551:551:551))
        (PORT datad (288:288:288) (364:364:364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1559:1559:1559))
        (PORT datab (1977:1977:1977) (1997:1997:1997))
        (PORT datac (1437:1437:1437) (1475:1475:1475))
        (PORT datad (696:696:696) (696:696:696))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2689:2689:2689))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3084:3084:3084))
        (PORT d[1] (3513:3513:3513) (3687:3687:3687))
        (PORT d[2] (3646:3646:3646) (3728:3728:3728))
        (PORT d[3] (2053:2053:2053) (2187:2187:2187))
        (PORT d[4] (3647:3647:3647) (3641:3641:3641))
        (PORT d[5] (2541:2541:2541) (2622:2622:2622))
        (PORT d[6] (2859:2859:2859) (2854:2854:2854))
        (PORT d[7] (2802:2802:2802) (2811:2811:2811))
        (PORT d[8] (2788:2788:2788) (2939:2939:2939))
        (PORT d[9] (3083:3083:3083) (3278:3278:3278))
        (PORT d[10] (3138:3138:3138) (3126:3126:3126))
        (PORT d[11] (3496:3496:3496) (3564:3564:3564))
        (PORT d[12] (3954:3954:3954) (4052:4052:4052))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3091:3091:3091))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT d[0] (3099:3099:3099) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1904:1904:1904))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3232:3232:3232))
        (PORT d[1] (3223:3223:3223) (3238:3238:3238))
        (PORT d[2] (2366:2366:2366) (2385:2385:2385))
        (PORT d[3] (2981:2981:2981) (2985:2985:2985))
        (PORT d[4] (2798:2798:2798) (2804:2804:2804))
        (PORT d[5] (3017:3017:3017) (3019:3019:3019))
        (PORT d[6] (2750:2750:2750) (2767:2767:2767))
        (PORT d[7] (2353:2353:2353) (2353:2353:2353))
        (PORT d[8] (2406:2406:2406) (2541:2541:2541))
        (PORT d[9] (2603:2603:2603) (2605:2605:2605))
        (PORT d[10] (2318:2318:2318) (2328:2328:2328))
        (PORT d[11] (2383:2383:2383) (2373:2373:2373))
        (PORT d[12] (2346:2346:2346) (2361:2361:2361))
        (PORT clk (2464:2464:2464) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2119:2119:2119))
        (PORT clk (2464:2464:2464) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (3472:3472:3472) (3474:3474:3474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (992:992:992))
        (PORT datab (1634:1634:1634) (1561:1561:1561))
        (PORT datac (821:821:821) (888:888:888))
        (PORT datad (2711:2711:2711) (2757:2757:2757))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (730:730:730))
        (PORT datab (524:524:524) (585:585:585))
        (PORT datac (1236:1236:1236) (1307:1307:1307))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (585:585:585))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (810:810:810) (883:883:883))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode777w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (415:415:415))
        (PORT datac (462:462:462) (534:534:534))
        (PORT datad (282:282:282) (366:366:366))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1335:1335:1335))
        (PORT datab (1183:1183:1183) (1254:1254:1254))
        (PORT datac (1161:1161:1161) (1229:1229:1229))
        (PORT datad (784:784:784) (808:808:808))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1572w\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1421:1421:1421))
        (PORT datab (1828:1828:1828) (1961:1961:1961))
        (PORT datac (1608:1608:1608) (1603:1603:1603))
        (PORT datad (1396:1396:1396) (1407:1407:1407))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1393:1393:1393))
        (PORT datab (672:672:672) (657:657:657))
        (PORT datac (1361:1361:1361) (1375:1375:1375))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3152:3152:3152))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2669:2669:2669))
        (PORT d[1] (2653:2653:2653) (2706:2706:2706))
        (PORT d[2] (2751:2751:2751) (2811:2811:2811))
        (PORT d[3] (1597:1597:1597) (1680:1680:1680))
        (PORT d[4] (2632:2632:2632) (2688:2688:2688))
        (PORT d[5] (2129:2129:2129) (2167:2167:2167))
        (PORT d[6] (2534:2534:2534) (2563:2563:2563))
        (PORT d[7] (2451:2451:2451) (2485:2485:2485))
        (PORT d[8] (2615:2615:2615) (2655:2655:2655))
        (PORT d[9] (2875:2875:2875) (3080:3080:3080))
        (PORT d[10] (2749:2749:2749) (2762:2762:2762))
        (PORT d[11] (2511:2511:2511) (2549:2549:2549))
        (PORT d[12] (3580:3580:3580) (3640:3640:3640))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (1879:1879:1879))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (3828:3828:3828) (3729:3729:3729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1526:1526:1526))
        (PORT clk (2484:2484:2484) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1961:1961:1961))
        (PORT d[1] (1963:1963:1963) (1994:1994:1994))
        (PORT d[2] (3109:3109:3109) (3116:3116:3116))
        (PORT d[3] (2000:2000:2000) (2045:2045:2045))
        (PORT d[4] (3278:3278:3278) (3366:3366:3366))
        (PORT d[5] (2404:2404:2404) (2396:2396:2396))
        (PORT d[6] (2208:2208:2208) (2237:2237:2237))
        (PORT d[7] (2442:2442:2442) (2438:2438:2438))
        (PORT d[8] (1962:1962:1962) (2056:2056:2056))
        (PORT d[9] (1963:1963:1963) (2005:2005:2005))
        (PORT d[10] (2022:2022:2022) (2067:2067:2067))
        (PORT d[11] (2262:2262:2262) (2284:2284:2284))
        (PORT d[12] (2138:2138:2138) (2191:2191:2191))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1784:1784:1784))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (PORT d[0] (2854:2854:2854) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1090:1090:1090))
        (PORT datab (884:884:884) (979:979:979))
        (PORT datac (845:845:845) (921:921:921))
        (PORT datad (466:466:466) (494:494:494))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1602w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1428:1428:1428))
        (PORT datab (1825:1825:1825) (1958:1958:1958))
        (PORT datac (1603:1603:1603) (1598:1598:1598))
        (PORT datad (1399:1399:1399) (1410:1410:1410))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1201:1201:1201))
        (PORT datac (1077:1077:1077) (1118:1118:1118))
        (PORT datad (935:935:935) (923:923:923))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2140:2140:2140))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4246:4246:4246))
        (PORT d[1] (2724:2724:2724) (2859:2859:2859))
        (PORT d[2] (4052:4052:4052) (4184:4184:4184))
        (PORT d[3] (2438:2438:2438) (2605:2605:2605))
        (PORT d[4] (2627:2627:2627) (2635:2635:2635))
        (PORT d[5] (2914:2914:2914) (3042:3042:3042))
        (PORT d[6] (4274:4274:4274) (4272:4272:4272))
        (PORT d[7] (3609:3609:3609) (3770:3770:3770))
        (PORT d[8] (2787:2787:2787) (2908:2908:2908))
        (PORT d[9] (2737:2737:2737) (2713:2713:2713))
        (PORT d[10] (3282:3282:3282) (3280:3280:3280))
        (PORT d[11] (2654:2654:2654) (2787:2787:2787))
        (PORT d[12] (4323:4323:4323) (4471:4471:4471))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2466:2466:2466))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT d[0] (2693:2693:2693) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3396:3396:3396))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2132:2132:2132))
        (PORT d[1] (1665:1665:1665) (1681:1681:1681))
        (PORT d[2] (1727:1727:1727) (1742:1742:1742))
        (PORT d[3] (1637:1637:1637) (1663:1663:1663))
        (PORT d[4] (1679:1679:1679) (1702:1702:1702))
        (PORT d[5] (1682:1682:1682) (1695:1695:1695))
        (PORT d[6] (3990:3990:3990) (4240:4240:4240))
        (PORT d[7] (1687:1687:1687) (1702:1702:1702))
        (PORT d[8] (2429:2429:2429) (2575:2575:2575))
        (PORT d[9] (5494:5494:5494) (5476:5476:5476))
        (PORT d[10] (3301:3301:3301) (3327:3327:3327))
        (PORT d[11] (1677:1677:1677) (1686:1686:1686))
        (PORT d[12] (1649:1649:1649) (1658:1658:1658))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1853:1853:1853))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (2807:2807:2807) (2756:2756:2756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1825:1825:1825) (1779:1779:1779))
        (PORT datac (821:821:821) (888:888:888))
        (PORT datad (2050:2050:2050) (1930:1930:1930))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode883w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (415:415:415))
        (PORT datac (462:462:462) (534:534:534))
        (PORT datad (282:282:282) (365:365:365))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1377:1377:1377))
        (PORT datab (1096:1096:1096) (1139:1139:1139))
        (PORT datac (1166:1166:1166) (1224:1224:1224))
        (PORT datad (1135:1135:1135) (1198:1198:1198))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1644w\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1427:1427:1427))
        (PORT datab (1825:1825:1825) (1959:1959:1959))
        (PORT datad (1398:1398:1398) (1410:1410:1410))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (2020:2020:2020))
        (PORT datab (2011:2011:2011) (2037:2037:2037))
        (PORT datac (1916:1916:1916) (1914:1914:1914))
        (PORT datad (728:728:728) (738:738:738))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3661:3661:3661))
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4313:4313:4313) (4505:4505:4505))
        (PORT d[1] (4263:4263:4263) (4390:4390:4390))
        (PORT d[2] (5404:5404:5404) (5689:5689:5689))
        (PORT d[3] (2630:2630:2630) (2767:2767:2767))
        (PORT d[4] (3382:3382:3382) (3516:3516:3516))
        (PORT d[5] (5168:5168:5168) (5032:5032:5032))
        (PORT d[6] (3358:3358:3358) (3480:3480:3480))
        (PORT d[7] (3640:3640:3640) (3802:3802:3802))
        (PORT d[8] (4423:4423:4423) (4740:4740:4740))
        (PORT d[9] (4165:4165:4165) (4380:4380:4380))
        (PORT d[10] (5290:5290:5290) (5254:5254:5254))
        (PORT d[11] (3995:3995:3995) (4122:4122:4122))
        (PORT d[12] (4295:4295:4295) (4443:4443:4443))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5414:5414:5414) (5071:5071:5071))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (PORT d[0] (3962:3962:3962) (3806:3806:3806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3848:3848:3848))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (4450:4450:4450))
        (PORT d[1] (4153:4153:4153) (4222:4222:4222))
        (PORT d[2] (4210:4210:4210) (4489:4489:4489))
        (PORT d[3] (5072:5072:5072) (5095:5095:5095))
        (PORT d[4] (4884:4884:4884) (4895:4895:4895))
        (PORT d[5] (3083:3083:3083) (3269:3269:3269))
        (PORT d[6] (3313:3313:3313) (3424:3424:3424))
        (PORT d[7] (3783:3783:3783) (3835:3835:3835))
        (PORT d[8] (3004:3004:3004) (3135:3135:3135))
        (PORT d[9] (4188:4188:4188) (4301:4301:4301))
        (PORT d[10] (3274:3274:3274) (3344:3344:3344))
        (PORT d[11] (4637:4637:4637) (4569:4569:4569))
        (PORT d[12] (3189:3189:3189) (3245:3245:3245))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2118:2118:2118))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (PORT d[0] (3443:3443:3443) (3415:3415:3415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1387:1387:1387))
        (PORT datab (1079:1079:1079) (1119:1119:1119))
        (PORT datac (1162:1162:1162) (1219:1219:1219))
        (PORT datad (1126:1126:1126) (1188:1188:1188))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (2035:2035:2035))
        (PORT datab (2027:2027:2027) (2057:2057:2057))
        (PORT datac (1932:1932:1932) (1932:1932:1932))
        (PORT datad (733:733:733) (743:743:743))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (4018:4018:4018))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4735:4735:4735) (4961:4961:4961))
        (PORT d[1] (3422:3422:3422) (3555:3555:3555))
        (PORT d[2] (5379:5379:5379) (5642:5642:5642))
        (PORT d[3] (2741:2741:2741) (2889:2889:2889))
        (PORT d[4] (2583:2583:2583) (2641:2641:2641))
        (PORT d[5] (4253:4253:4253) (4474:4474:4474))
        (PORT d[6] (2628:2628:2628) (2755:2755:2755))
        (PORT d[7] (3941:3941:3941) (4082:4082:4082))
        (PORT d[8] (5001:5001:5001) (5287:5287:5287))
        (PORT d[9] (2387:2387:2387) (2507:2507:2507))
        (PORT d[10] (2344:2344:2344) (2443:2443:2443))
        (PORT d[11] (3790:3790:3790) (3983:3983:3983))
        (PORT d[12] (3516:3516:3516) (3593:3593:3593))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4943:4943:4943) (4687:4687:4687))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2520:2520:2520))
        (PORT d[0] (4902:4902:4902) (4835:4835:4835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (3970:3970:3970))
        (PORT clk (2458:2458:2458) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3533:3533:3533))
        (PORT d[1] (3596:3596:3596) (3634:3634:3634))
        (PORT d[2] (3784:3784:3784) (3978:3978:3978))
        (PORT d[3] (3822:3822:3822) (3849:3849:3849))
        (PORT d[4] (4830:4830:4830) (4904:4904:4904))
        (PORT d[5] (2797:2797:2797) (2967:2967:2967))
        (PORT d[6] (3030:3030:3030) (3182:3182:3182))
        (PORT d[7] (3758:3758:3758) (3807:3807:3807))
        (PORT d[8] (2447:2447:2447) (2616:2616:2616))
        (PORT d[9] (4060:4060:4060) (4065:4065:4065))
        (PORT d[10] (3315:3315:3315) (3365:3365:3365))
        (PORT d[11] (4010:4010:4010) (4009:4009:4009))
        (PORT d[12] (2648:2648:2648) (2740:2740:2740))
        (PORT clk (2453:2453:2453) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2367:2367:2367))
        (PORT clk (2453:2453:2453) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2442:2442:2442))
        (PORT d[0] (3325:3325:3325) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2435:2435:2435))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1056:1056:1056))
        (PORT datab (2690:2690:2690) (2766:2766:2766))
        (PORT datac (2746:2746:2746) (2679:2679:2679))
        (PORT datad (856:856:856) (941:941:941))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1384:1384:1384))
        (PORT datab (1084:1084:1084) (1124:1124:1124))
        (PORT datac (1163:1163:1163) (1221:1221:1221))
        (PORT datad (1129:1129:1129) (1191:1191:1191))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (2031:2031:2031))
        (PORT datab (2022:2022:2022) (2051:2051:2051))
        (PORT datac (1927:1927:1927) (1927:1927:1927))
        (PORT datad (731:731:731) (741:741:741))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3274:3274:3274))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (4322:4322:4322))
        (PORT d[1] (3424:3424:3424) (3573:3573:3573))
        (PORT d[2] (4600:4600:4600) (4816:4816:4816))
        (PORT d[3] (2933:2933:2933) (3044:3044:3044))
        (PORT d[4] (3638:3638:3638) (3604:3604:3604))
        (PORT d[5] (3407:3407:3407) (3369:3369:3369))
        (PORT d[6] (2972:2972:2972) (3099:3099:3099))
        (PORT d[7] (3507:3507:3507) (3611:3611:3611))
        (PORT d[8] (3901:3901:3901) (4120:4120:4120))
        (PORT d[9] (3035:3035:3035) (3184:3184:3184))
        (PORT d[10] (2746:2746:2746) (2868:2868:2868))
        (PORT d[11] (4009:4009:4009) (4184:4184:4184))
        (PORT d[12] (3638:3638:3638) (3747:3747:3747))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (2840:2840:2840))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
        (PORT d[0] (3400:3400:3400) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2638:2638:2638))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3326:3326:3326))
        (PORT d[1] (4125:4125:4125) (4099:4099:4099))
        (PORT d[2] (4152:4152:4152) (4387:4387:4387))
        (PORT d[3] (4462:4462:4462) (4396:4396:4396))
        (PORT d[4] (3168:3168:3168) (3280:3280:3280))
        (PORT d[5] (3443:3443:3443) (3622:3622:3622))
        (PORT d[6] (2973:2973:2973) (3095:3095:3095))
        (PORT d[7] (3780:3780:3780) (3873:3873:3873))
        (PORT d[8] (2374:2374:2374) (2539:2539:2539))
        (PORT d[9] (3236:3236:3236) (3297:3297:3297))
        (PORT d[10] (1939:1939:1939) (2058:2058:2058))
        (PORT d[11] (3252:3252:3252) (3237:3237:3237))
        (PORT d[12] (3360:3360:3360) (3416:3416:3416))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2146:2146:2146))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2462:2462:2462))
        (PORT d[0] (4522:4522:4522) (4568:4568:4568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1473:1473:1473))
        (PORT datab (2095:2095:2095) (2114:2114:2114))
        (PORT datac (862:862:862) (934:934:934))
        (PORT datad (853:853:853) (899:899:899))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (744:744:744) (742:742:742))
        (PORT datac (1143:1143:1143) (1202:1202:1202))
        (PORT datad (685:685:685) (686:686:686))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1400:1400:1400) (1412:1412:1412))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2203:2203:2203))
        (PORT asdata (662:662:662) (738:738:738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (762:762:762))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (625:625:625) (612:612:612))
        (PORT datad (480:480:480) (541:541:541))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (476:476:476) (540:540:540))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE disp_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5473:5473:5473) (5167:5167:5167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Cur_Color_B\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1307:1307:1307) (1333:1333:1333))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_B\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (833:833:833) (887:887:887))
        (PORT datad (767:767:767) (820:820:820))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (888:888:888))
        (PORT datab (1108:1108:1108) (1140:1140:1140))
        (PORT datac (779:779:779) (834:834:834))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (417:417:417))
        (PORT datab (828:828:828) (870:870:870))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1090:1090:1090))
        (PORT datab (884:884:884) (980:980:980))
        (PORT datac (844:844:844) (921:921:921))
        (PORT datad (674:674:674) (680:680:680))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1565:1565:1565))
        (PORT datab (1981:1981:1981) (2003:2003:2003))
        (PORT datac (1442:1442:1442) (1481:1481:1481))
        (PORT datad (693:693:693) (692:692:692))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (874:874:874) (920:920:920))
        (PORT datad (295:295:295) (375:375:375))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (3878:3878:3878))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3832:3832:3832) (3931:3931:3931))
        (PORT d[1] (3485:3485:3485) (3656:3656:3656))
        (PORT d[2] (4174:4174:4174) (4353:4353:4353))
        (PORT d[3] (3556:3556:3556) (3762:3762:3762))
        (PORT d[4] (3846:3846:3846) (3864:3864:3864))
        (PORT d[5] (3349:3349:3349) (3508:3508:3508))
        (PORT d[6] (4405:4405:4405) (4616:4616:4616))
        (PORT d[7] (4383:4383:4383) (4617:4617:4617))
        (PORT d[8] (2748:2748:2748) (2889:2889:2889))
        (PORT d[9] (4057:4057:4057) (3982:3982:3982))
        (PORT d[10] (4120:4120:4120) (4126:4126:4126))
        (PORT d[11] (3401:3401:3401) (3572:3572:3572))
        (PORT d[12] (5088:5088:5088) (5201:5201:5201))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2185:2185:2185))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (3307:3307:3307) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3297:3297:3297))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2853:2853:2853))
        (PORT d[1] (3133:3133:3133) (3225:3225:3225))
        (PORT d[2] (4617:4617:4617) (4901:4901:4901))
        (PORT d[3] (3570:3570:3570) (3581:3581:3581))
        (PORT d[4] (4148:4148:4148) (4086:4086:4086))
        (PORT d[5] (4439:4439:4439) (4366:4366:4366))
        (PORT d[6] (4210:4210:4210) (4442:4442:4442))
        (PORT d[7] (5119:5119:5119) (5331:5331:5331))
        (PORT d[8] (2388:2388:2388) (2552:2552:2552))
        (PORT d[9] (6860:6860:6860) (6882:6882:6882))
        (PORT d[10] (3442:3442:3442) (3543:3543:3543))
        (PORT d[11] (4309:4309:4309) (4391:4391:4391))
        (PORT d[12] (4190:4190:4190) (4198:4198:4198))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2476:2476:2476))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (3441:3441:3441) (3380:3380:3380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4911:4911:4911) (4829:4829:4829))
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4652:4652:4652))
        (PORT d[1] (3046:3046:3046) (3206:3206:3206))
        (PORT d[2] (4957:4957:4957) (5165:5165:5165))
        (PORT d[3] (2278:2278:2278) (2395:2395:2395))
        (PORT d[4] (3330:3330:3330) (3304:3304:3304))
        (PORT d[5] (3041:3041:3041) (3006:3006:3006))
        (PORT d[6] (2976:2976:2976) (3071:3071:3071))
        (PORT d[7] (3539:3539:3539) (3646:3646:3646))
        (PORT d[8] (4138:4138:4138) (4127:4127:4127))
        (PORT d[9] (3032:3032:3032) (3182:3182:3182))
        (PORT d[10] (2363:2363:2363) (2493:2493:2493))
        (PORT d[11] (3326:3326:3326) (3478:3478:3478))
        (PORT d[12] (3922:3922:3922) (4027:4027:4027))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3473:3473:3473))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (PORT d[0] (3868:3868:3868) (3691:3691:3691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3048:3048:3048))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3322:3322:3322))
        (PORT d[1] (3803:3803:3803) (3912:3912:3912))
        (PORT d[2] (3809:3809:3809) (4051:4051:4051))
        (PORT d[3] (3813:3813:3813) (3763:3763:3763))
        (PORT d[4] (2528:2528:2528) (2650:2650:2650))
        (PORT d[5] (3459:3459:3459) (3642:3642:3642))
        (PORT d[6] (3031:3031:3031) (3150:3150:3150))
        (PORT d[7] (4264:4264:4264) (4355:4355:4355))
        (PORT d[8] (2716:2716:2716) (2879:2879:2879))
        (PORT d[9] (3422:3422:3422) (3471:3471:3471))
        (PORT d[10] (2954:2954:2954) (3057:3057:3057))
        (PORT d[11] (2982:2982:2982) (2971:2971:2971))
        (PORT d[12] (2980:2980:2980) (3040:3040:3040))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1322:1322:1322))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (PORT d[0] (3455:3455:3455) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1018:1018:1018))
        (PORT datab (866:866:866) (924:924:924))
        (PORT datac (2660:2660:2660) (2678:2678:2678))
        (PORT datad (1614:1614:1614) (1591:1591:1591))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1542:1542:1542))
        (PORT clk (2523:2523:2523) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1593:1593:1593))
        (PORT d[1] (2990:2990:2990) (3076:3076:3076))
        (PORT d[2] (1219:1219:1219) (1270:1270:1270))
        (PORT d[3] (1625:1625:1625) (1672:1672:1672))
        (PORT d[4] (1527:1527:1527) (1577:1577:1577))
        (PORT d[5] (1912:1912:1912) (1960:1960:1960))
        (PORT d[6] (1510:1510:1510) (1555:1555:1555))
        (PORT d[7] (1538:1538:1538) (1582:1582:1582))
        (PORT d[8] (1274:1274:1274) (1333:1333:1333))
        (PORT d[9] (2107:2107:2107) (2133:2133:2133))
        (PORT d[10] (1506:1506:1506) (1547:1547:1547))
        (PORT d[11] (1511:1511:1511) (1540:1540:1540))
        (PORT d[12] (1986:1986:1986) (1992:1992:1992))
        (PORT clk (2519:2519:2519) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2363:2363:2363))
        (PORT clk (2519:2519:2519) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2543:2543:2543))
        (PORT d[0] (3016:3016:3016) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2182:2182:2182))
        (PORT clk (2482:2482:2482) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1551:1551:1551))
        (PORT d[1] (1985:1985:1985) (2026:2026:2026))
        (PORT d[2] (3702:3702:3702) (3819:3819:3819))
        (PORT d[3] (2828:2828:2828) (2843:2843:2843))
        (PORT d[4] (2453:2453:2453) (2535:2535:2535))
        (PORT d[5] (2863:2863:2863) (2933:2933:2933))
        (PORT d[6] (2733:2733:2733) (2729:2729:2729))
        (PORT d[7] (3870:3870:3870) (3990:3990:3990))
        (PORT d[8] (2236:2236:2236) (2277:2277:2277))
        (PORT d[9] (2248:2248:2248) (2266:2266:2266))
        (PORT d[10] (2481:2481:2481) (2581:2581:2581))
        (PORT d[11] (2223:2223:2223) (2244:2244:2244))
        (PORT d[12] (2599:2599:2599) (2608:2608:2608))
        (PORT clk (2477:2477:2477) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1039:1039:1039))
        (PORT clk (2477:2477:2477) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2465:2465:2465))
        (PORT d[0] (2677:2677:2677) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1091:1091:1091))
        (PORT datab (887:887:887) (983:983:983))
        (PORT datac (843:843:843) (919:919:919))
        (PORT datad (675:675:675) (681:681:681))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1564:1564:1564))
        (PORT datab (1981:1981:1981) (2002:2002:2002))
        (PORT datac (1442:1442:1442) (1481:1481:1481))
        (PORT datad (693:693:693) (693:693:693))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1579:1579:1579))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (815:815:815) (870:870:870))
        (PORT d[1] (818:818:818) (853:853:853))
        (PORT d[2] (1198:1198:1198) (1246:1246:1246))
        (PORT d[3] (898:898:898) (949:949:949))
        (PORT d[4] (1539:1539:1539) (1593:1593:1593))
        (PORT d[5] (1224:1224:1224) (1276:1276:1276))
        (PORT d[6] (1503:1503:1503) (1546:1546:1546))
        (PORT d[7] (855:855:855) (907:907:907))
        (PORT d[8] (1190:1190:1190) (1255:1255:1255))
        (PORT d[9] (1110:1110:1110) (1147:1147:1147))
        (PORT d[10] (1124:1124:1124) (1168:1168:1168))
        (PORT d[11] (1145:1145:1145) (1177:1177:1177))
        (PORT d[12] (1548:1548:1548) (1605:1605:1605))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2097:2097:2097))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (2050:2050:2050) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2142:2142:2142))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1552:1552:1552))
        (PORT d[1] (1643:1643:1643) (1677:1677:1677))
        (PORT d[2] (3799:3799:3799) (4000:4000:4000))
        (PORT d[3] (2473:2473:2473) (2468:2468:2468))
        (PORT d[4] (2104:2104:2104) (2188:2188:2188))
        (PORT d[5] (2052:2052:2052) (2046:2046:2046))
        (PORT d[6] (1484:1484:1484) (1524:1524:1524))
        (PORT d[7] (1781:1781:1781) (1797:1797:1797))
        (PORT d[8] (2224:2224:2224) (2258:2258:2258))
        (PORT d[9] (2146:2146:2146) (2158:2158:2158))
        (PORT d[10] (1730:1730:1730) (1779:1779:1779))
        (PORT d[11] (1850:1850:1850) (1869:1869:1869))
        (PORT d[12] (1876:1876:1876) (1890:1890:1890))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2122:2122:2122))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT d[0] (2386:2386:2386) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1063:1063:1063))
        (PORT datab (1070:1070:1070) (1063:1063:1063))
        (PORT datac (1698:1698:1698) (1688:1688:1688))
        (PORT datad (1445:1445:1445) (1371:1371:1371))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1086:1086:1086))
        (PORT datab (876:876:876) (970:970:970))
        (PORT datac (847:847:847) (924:924:924))
        (PORT datad (462:462:462) (489:489:489))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1398:1398:1398))
        (PORT datac (1364:1364:1364) (1379:1379:1379))
        (PORT datad (623:623:623) (612:612:612))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1997:1997:1997))
        (PORT clk (2552:2552:2552) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4998:4998:4998))
        (PORT d[1] (3372:3372:3372) (3535:3535:3535))
        (PORT d[2] (1643:1643:1643) (1644:1644:1644))
        (PORT d[3] (2629:2629:2629) (2772:2772:2772))
        (PORT d[4] (2099:2099:2099) (2096:2096:2096))
        (PORT d[5] (2997:2997:2997) (2955:2955:2955))
        (PORT d[6] (2955:2955:2955) (3081:3081:3081))
        (PORT d[7] (3449:3449:3449) (3527:3527:3527))
        (PORT d[8] (2654:2654:2654) (2634:2634:2634))
        (PORT d[9] (2061:2061:2061) (2187:2187:2187))
        (PORT d[10] (1979:1979:1979) (2085:2085:2085))
        (PORT d[11] (2950:2950:2950) (3082:3082:3082))
        (PORT d[12] (2383:2383:2383) (2381:2381:2381))
        (PORT clk (2548:2548:2548) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2491:2491:2491))
        (PORT clk (2548:2548:2548) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (PORT d[0] (3109:3109:3109) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3198:3198:3198))
        (PORT clk (2511:2511:2511) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2876:2876:2876))
        (PORT d[1] (2947:2947:2947) (2915:2915:2915))
        (PORT d[2] (3292:3292:3292) (3439:3439:3439))
        (PORT d[3] (3070:3070:3070) (3014:3014:3014))
        (PORT d[4] (3110:3110:3110) (3165:3165:3165))
        (PORT d[5] (2271:2271:2271) (2354:2354:2354))
        (PORT d[6] (2370:2370:2370) (2500:2500:2500))
        (PORT d[7] (3394:3394:3394) (3459:3459:3459))
        (PORT d[8] (2318:2318:2318) (2408:2408:2408))
        (PORT d[9] (3319:3319:3319) (3280:3280:3280))
        (PORT d[10] (2874:2874:2874) (2966:2966:2966))
        (PORT d[11] (3255:3255:3255) (3232:3232:3232))
        (PORT d[12] (3401:3401:3401) (3529:3529:3529))
        (PORT clk (2506:2506:2506) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2598:2598:2598))
        (PORT clk (2506:2506:2506) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2500:2500:2500))
        (PORT d[0] (2799:2799:2799) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2304:2304:2304))
        (PORT datab (533:533:533) (620:620:620))
        (PORT datac (1054:1054:1054) (1119:1119:1119))
        (PORT datad (1622:1622:1622) (1583:1583:1583))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1090:1090:1090))
        (PORT datab (885:885:885) (980:980:980))
        (PORT datac (844:844:844) (920:920:920))
        (PORT datad (467:467:467) (495:495:495))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1200:1200:1200))
        (PORT datac (1077:1077:1077) (1118:1118:1118))
        (PORT datad (937:937:937) (931:931:931))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (3901:3901:3901))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4291:4291:4291))
        (PORT d[1] (3477:3477:3477) (3647:3647:3647))
        (PORT d[2] (4149:4149:4149) (4333:4333:4333))
        (PORT d[3] (3222:3222:3222) (3433:3433:3433))
        (PORT d[4] (3820:3820:3820) (3836:3836:3836))
        (PORT d[5] (3392:3392:3392) (3555:3555:3555))
        (PORT d[6] (4431:4431:4431) (4651:4651:4651))
        (PORT d[7] (4393:4393:4393) (4626:4626:4626))
        (PORT d[8] (3047:3047:3047) (3173:3173:3173))
        (PORT d[9] (4032:4032:4032) (3956:3956:3956))
        (PORT d[10] (4091:4091:4091) (4094:4094:4094))
        (PORT d[11] (3385:3385:3385) (3556:3556:3556))
        (PORT d[12] (4837:4837:4837) (5025:5025:5025))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3590:3590:3590))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (PORT d[0] (4073:4073:4073) (4014:4014:4014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3338:3338:3338))
        (PORT clk (2520:2520:2520) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2842:2842:2842))
        (PORT d[1] (2841:2841:2841) (2946:2946:2946))
        (PORT d[2] (4593:4593:4593) (4861:4861:4861))
        (PORT d[3] (3489:3489:3489) (3497:3497:3497))
        (PORT d[4] (4108:4108:4108) (4030:4030:4030))
        (PORT d[5] (4505:4505:4505) (4430:4430:4430))
        (PORT d[6] (4510:4510:4510) (4728:4728:4728))
        (PORT d[7] (4737:4737:4737) (4952:4952:4952))
        (PORT d[8] (2722:2722:2722) (2883:2883:2883))
        (PORT d[9] (6215:6215:6215) (6274:6274:6274))
        (PORT d[10] (3428:3428:3428) (3526:3526:3526))
        (PORT d[11] (4558:4558:4558) (4667:4667:4667))
        (PORT d[12] (4167:4167:4167) (4176:4176:4176))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2026:2026:2026))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (PORT d[0] (3137:3137:3137) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1092:1092:1092))
        (PORT datab (888:888:888) (984:984:984))
        (PORT datac (843:843:843) (919:919:919))
        (PORT datad (468:468:468) (497:497:497))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1198:1198:1198))
        (PORT datac (1075:1075:1075) (1116:1116:1116))
        (PORT datad (937:937:937) (931:931:931))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2319:2319:2319))
        (PORT clk (2527:2527:2527) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5312:5312:5312))
        (PORT d[1] (3084:3084:3084) (3249:3249:3249))
        (PORT d[2] (2027:2027:2027) (2027:2027:2027))
        (PORT d[3] (2979:2979:2979) (3102:3102:3102))
        (PORT d[4] (2374:2374:2374) (2348:2348:2348))
        (PORT d[5] (3019:3019:3019) (2980:2980:2980))
        (PORT d[6] (3026:3026:3026) (3159:3159:3159))
        (PORT d[7] (3787:3787:3787) (3859:3859:3859))
        (PORT d[8] (2998:2998:2998) (2974:2974:2974))
        (PORT d[9] (2407:2407:2407) (2524:2524:2524))
        (PORT d[10] (2010:2010:2010) (2114:2114:2114))
        (PORT d[11] (3303:3303:3303) (3433:3433:3433))
        (PORT d[12] (2442:2442:2442) (2448:2448:2448))
        (PORT clk (2523:2523:2523) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2737:2737:2737))
        (PORT clk (2523:2523:2523) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (PORT d[0] (3703:3703:3703) (3543:3543:3543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3574:3574:3574))
        (PORT clk (2486:2486:2486) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2908:2908:2908))
        (PORT d[1] (3317:3317:3317) (3282:3282:3282))
        (PORT d[2] (3305:3305:3305) (3439:3439:3439))
        (PORT d[3] (3035:3035:3035) (2979:2979:2979))
        (PORT d[4] (3137:3137:3137) (3203:3203:3203))
        (PORT d[5] (2325:2325:2325) (2416:2416:2416))
        (PORT d[6] (2712:2712:2712) (2835:2835:2835))
        (PORT d[7] (3709:3709:3709) (3768:3768:3768))
        (PORT d[8] (2696:2696:2696) (2784:2784:2784))
        (PORT d[9] (3023:3023:3023) (2992:2992:2992))
        (PORT d[10] (2541:2541:2541) (2643:2643:2643))
        (PORT d[11] (3276:3276:3276) (3255:3255:3255))
        (PORT d[12] (3065:3065:3065) (3199:3199:3199))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2101:2101:2101))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2469:2469:2469))
        (PORT d[0] (3142:3142:3142) (3144:3144:3144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1161:1161:1161))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2919:2919:2919) (2813:2813:2813))
        (PORT datad (1923:1923:1923) (1884:1884:1884))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (919:919:919))
        (PORT datab (749:749:749) (749:749:749))
        (PORT datac (747:747:747) (782:782:782))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (369:369:369) (483:483:483))
        (PORT datac (804:804:804) (851:851:851))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode1069w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (418:418:418))
        (PORT datac (463:463:463) (535:535:535))
        (PORT datad (285:285:285) (368:368:368))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (905:905:905))
        (PORT datab (924:924:924) (1008:1008:1008))
        (PORT datac (759:759:759) (775:775:775))
        (PORT datad (804:804:804) (836:836:836))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1644w\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1423:1423:1423))
        (PORT datab (1827:1827:1827) (1961:1961:1961))
        (PORT datad (1397:1397:1397) (1408:1408:1408))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (2034:2034:2034))
        (PORT datab (2026:2026:2026) (2056:2056:2056))
        (PORT datac (1931:1931:1931) (1931:1931:1931))
        (PORT datad (766:766:766) (770:770:770))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3778:3778:3778))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4493:4493:4493))
        (PORT d[1] (3002:3002:3002) (3126:3126:3126))
        (PORT d[2] (4673:4673:4673) (4913:4913:4913))
        (PORT d[3] (2303:2303:2303) (2417:2417:2417))
        (PORT d[4] (3353:3353:3353) (3267:3267:3267))
        (PORT d[5] (4222:4222:4222) (4433:4433:4433))
        (PORT d[6] (2537:2537:2537) (2625:2625:2625))
        (PORT d[7] (3200:3200:3200) (3320:3320:3320))
        (PORT d[8] (4648:4648:4648) (4878:4878:4878))
        (PORT d[9] (2058:2058:2058) (2181:2181:2181))
        (PORT d[10] (2009:2009:2009) (2122:2122:2122))
        (PORT d[11] (2937:2937:2937) (3040:3040:3040))
        (PORT d[12] (3967:3967:3967) (4085:4085:4085))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2402:2402:2402))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT d[0] (3236:3236:3236) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3517:3517:3517))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2816:2816:2816))
        (PORT d[1] (3069:3069:3069) (3113:3113:3113))
        (PORT d[2] (4045:4045:4045) (4228:4228:4228))
        (PORT d[3] (4062:4062:4062) (4029:4029:4029))
        (PORT d[4] (3188:3188:3188) (3297:3297:3297))
        (PORT d[5] (2654:2654:2654) (2785:2785:2785))
        (PORT d[6] (2576:2576:2576) (2631:2631:2631))
        (PORT d[7] (3049:3049:3049) (3079:3079:3079))
        (PORT d[8] (2522:2522:2522) (2574:2574:2574))
        (PORT d[9] (3053:3053:3053) (3063:3063:3063))
        (PORT d[10] (2261:2261:2261) (2322:2322:2322))
        (PORT d[11] (3683:3683:3683) (3560:3560:3560))
        (PORT d[12] (2589:2589:2589) (2636:2636:2636))
        (PORT clk (2504:2504:2504) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1826:1826:1826))
        (PORT clk (2504:2504:2504) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (PORT d[0] (3252:3252:3252) (3194:3194:3194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (670:670:670))
        (PORT datab (554:554:554) (637:637:637))
        (PORT datac (656:656:656) (637:637:637))
        (PORT datad (607:607:607) (707:707:707))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (2025:2025:2025))
        (PORT datab (2016:2016:2016) (2044:2044:2044))
        (PORT datac (1921:1921:1921) (1920:1920:1920))
        (PORT datad (769:769:769) (774:774:774))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2943:2943:2943))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5659:5659:5659))
        (PORT d[1] (3364:3364:3364) (3523:3523:3523))
        (PORT d[2] (2411:2411:2411) (2411:2411:2411))
        (PORT d[3] (2990:2990:2990) (3122:3122:3122))
        (PORT d[4] (3114:3114:3114) (3085:3085:3085))
        (PORT d[5] (3675:3675:3675) (3622:3622:3622))
        (PORT d[6] (3014:3014:3014) (3146:3146:3146))
        (PORT d[7] (3745:3745:3745) (3879:3879:3879))
        (PORT d[8] (2914:2914:2914) (2885:2885:2885))
        (PORT d[9] (2404:2404:2404) (2554:2554:2554))
        (PORT d[10] (2814:2814:2814) (2983:2983:2983))
        (PORT d[11] (3746:3746:3746) (3928:3928:3928))
        (PORT d[12] (3099:3099:3099) (3091:3091:3091))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2739:2739:2739))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (3482:3482:3482) (3356:3356:3356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4281:4281:4281))
        (PORT clk (2454:2454:2454) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3406:3406:3406))
        (PORT d[1] (3456:3456:3456) (3567:3567:3567))
        (PORT d[2] (3189:3189:3189) (3300:3300:3300))
        (PORT d[3] (4147:4147:4147) (4080:4080:4080))
        (PORT d[4] (3816:3816:3816) (3866:3866:3866))
        (PORT d[5] (3042:3042:3042) (3130:3130:3130))
        (PORT d[6] (2697:2697:2697) (2821:2821:2821))
        (PORT d[7] (3480:3480:3480) (3547:3547:3547))
        (PORT d[8] (2797:2797:2797) (2962:2962:2962))
        (PORT d[9] (3719:3719:3719) (3682:3682:3682))
        (PORT d[10] (2854:2854:2854) (2952:2952:2952))
        (PORT d[11] (3973:3973:3973) (3945:3945:3945))
        (PORT d[12] (3395:3395:3395) (3523:3523:3523))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1351:1351:1351))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (PORT d[0] (3299:3299:3299) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2431:2431:2431))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1064:1064:1064))
        (PORT datab (891:891:891) (987:987:987))
        (PORT datac (1404:1404:1404) (1438:1438:1438))
        (PORT datad (1737:1737:1737) (1743:1743:1743))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (913:913:913))
        (PORT datab (928:928:928) (1014:1014:1014))
        (PORT datac (764:764:764) (780:780:780))
        (PORT datad (805:805:805) (838:838:838))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (2029:2029:2029))
        (PORT datab (2020:2020:2020) (2049:2049:2049))
        (PORT datac (1925:1925:1925) (1925:1925:1925))
        (PORT datad (768:768:768) (772:772:772))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4152:4152:4152))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4494:4494:4494))
        (PORT d[1] (3397:3397:3397) (3520:3520:3520))
        (PORT d[2] (4672:4672:4672) (4915:4915:4915))
        (PORT d[3] (2406:2406:2406) (2560:2560:2560))
        (PORT d[4] (3735:3735:3735) (3647:3647:3647))
        (PORT d[5] (3860:3860:3860) (4079:4079:4079))
        (PORT d[6] (2900:2900:2900) (2984:2984:2984))
        (PORT d[7] (4686:4686:4686) (4825:4825:4825))
        (PORT d[8] (4372:4372:4372) (4644:4644:4644))
        (PORT d[9] (2068:2068:2068) (2192:2192:2192))
        (PORT d[10] (1976:1976:1976) (2066:2066:2066))
        (PORT d[11] (3266:3266:3266) (3364:3364:3364))
        (PORT d[12] (4338:4338:4338) (4455:4455:4455))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2514:2514:2514))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (PORT d[0] (3980:3980:3980) (3803:3803:3803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (3596:3596:3596))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2777:2777:2777))
        (PORT d[1] (3052:3052:3052) (3086:3086:3086))
        (PORT d[2] (4049:4049:4049) (4230:4230:4230))
        (PORT d[3] (3408:3408:3408) (3386:3386:3386))
        (PORT d[4] (3548:3548:3548) (3650:3650:3650))
        (PORT d[5] (2334:2334:2334) (2461:2461:2461))
        (PORT d[6] (2877:2877:2877) (2925:2925:2925))
        (PORT d[7] (3072:3072:3072) (3104:3104:3104))
        (PORT d[8] (2529:2529:2529) (2584:2584:2584))
        (PORT d[9] (3319:3319:3319) (3321:3321:3321))
        (PORT d[10] (2597:2597:2597) (2650:2650:2650))
        (PORT d[11] (4086:4086:4086) (3962:3962:3962))
        (PORT d[12] (2977:2977:2977) (3020:3020:3020))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1304:1304:1304))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (PORT d[0] (2983:2983:2983) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (894:894:894))
        (PORT datab (745:745:745) (796:796:796))
        (PORT datac (2122:2122:2122) (2071:2071:2071))
        (PORT datad (860:860:860) (930:930:930))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (417:417:417))
        (PORT datac (1142:1142:1142) (1199:1199:1199))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (903:903:903))
        (PORT datab (922:922:922) (1007:1007:1007))
        (PORT datac (757:757:757) (773:773:773))
        (PORT datad (803:803:803) (836:836:836))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (2031:2031:2031))
        (PORT datab (2022:2022:2022) (2051:2051:2051))
        (PORT datac (1927:1927:1927) (1927:1927:1927))
        (PORT datad (767:767:767) (772:772:772))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3443:3443:3443))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (4315:4315:4315))
        (PORT d[1] (4171:4171:4171) (4332:4332:4332))
        (PORT d[2] (2081:2081:2081) (2088:2088:2088))
        (PORT d[3] (2682:2682:2682) (2798:2798:2798))
        (PORT d[4] (1929:1929:1929) (1914:1914:1914))
        (PORT d[5] (1973:1973:1973) (1949:1949:1949))
        (PORT d[6] (2551:2551:2551) (2637:2637:2637))
        (PORT d[7] (2016:2016:2016) (2007:2007:2007))
        (PORT d[8] (3081:3081:3081) (3068:3068:3068))
        (PORT d[9] (3066:3066:3066) (3180:3180:3180))
        (PORT d[10] (2065:2065:2065) (2183:2183:2183))
        (PORT d[11] (3251:3251:3251) (3377:3377:3377))
        (PORT d[12] (3193:3193:3193) (3207:3207:3207))
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2170:2170:2170))
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2598:2598:2598))
        (PORT d[0] (2865:2865:2865) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2152:2152:2152))
        (PORT clk (2530:2530:2530) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2848:2848:2848))
        (PORT d[1] (2616:2616:2616) (2589:2589:2589))
        (PORT d[2] (3748:3748:3748) (3948:3948:3948))
        (PORT d[3] (2668:2668:2668) (2612:2612:2612))
        (PORT d[4] (3831:3831:3831) (3887:3887:3887))
        (PORT d[5] (2282:2282:2282) (2358:2358:2358))
        (PORT d[6] (2637:2637:2637) (2708:2708:2708))
        (PORT d[7] (1908:1908:1908) (1878:1878:1878))
        (PORT d[8] (1600:1600:1600) (1691:1691:1691))
        (PORT d[9] (2695:2695:2695) (2665:2665:2665))
        (PORT d[10] (1573:1573:1573) (1650:1650:1650))
        (PORT d[11] (2948:2948:2948) (2896:2896:2896))
        (PORT d[12] (2138:2138:2138) (2180:2180:2180))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1041:1041:1041))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2520:2520:2520))
        (PORT d[0] (2356:2356:2356) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2162:2162:2162) (2210:2210:2210))
        (PORT datab (930:930:930) (1001:1001:1001))
        (PORT datac (806:806:806) (868:868:868))
        (PORT datad (1012:1012:1012) (1007:1007:1007))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1143:1143:1143) (1201:1201:1201))
        (PORT datad (403:403:403) (409:409:409))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (368:368:368) (482:482:482))
        (PORT datac (803:803:803) (851:851:851))
        (PORT datad (704:704:704) (706:706:706))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (768:768:768) (815:815:815))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE disp_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5896:5896:5896) (5558:5558:5558))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Cur_Color_B\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1258:1258:1258) (1280:1280:1280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_B\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (783:783:783))
        (PORT datab (715:715:715) (742:742:742))
        (PORT datac (377:377:377) (395:395:395))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_B\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (795:795:795))
        (PORT datab (269:269:269) (307:307:307))
        (PORT datad (792:792:792) (841:841:841))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_H_SYNC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (458:458:458))
        (PORT datad (685:685:685) (686:686:686))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oVGA_H_SYNC)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (464:464:464))
        (PORT datab (723:723:723) (724:724:724))
        (PORT datad (728:728:728) (732:732:732))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oVGA_V_SYNC)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_BLANK)
    (DELAY
      (ABSOLUTE
        (PORT datac (2972:2972:2972) (3065:3065:3065))
        (PORT datad (3975:3975:3975) (4006:4006:4006))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2238:2238:2238) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (832:832:832))
        (PORT datab (508:508:508) (577:577:577))
        (PORT datac (508:508:508) (569:569:569))
        (PORT datad (504:504:504) (565:565:565))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (301:301:301))
        (PORT datab (874:874:874) (920:920:920))
        (PORT datad (393:393:393) (392:392:392))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2174:2174:2174))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4145:4145:4145) (4207:4207:4207))
        (PORT d[1] (3094:3094:3094) (3268:3268:3268))
        (PORT d[2] (3767:3767:3767) (3863:3863:3863))
        (PORT d[3] (2795:2795:2795) (2929:2929:2929))
        (PORT d[4] (2914:2914:2914) (2907:2907:2907))
        (PORT d[5] (3340:3340:3340) (3435:3435:3435))
        (PORT d[6] (4265:4265:4265) (4262:4262:4262))
        (PORT d[7] (3978:3978:3978) (4135:4135:4135))
        (PORT d[8] (2407:2407:2407) (2522:2522:2522))
        (PORT d[9] (2483:2483:2483) (2493:2493:2493))
        (PORT d[10] (2939:2939:2939) (2944:2944:2944))
        (PORT d[11] (2652:2652:2652) (2785:2785:2785))
        (PORT d[12] (4346:4346:4346) (4497:4497:4497))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1763:1763:1763))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT d[0] (2441:2441:2441) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3058:3058:3058))
        (PORT clk (2501:2501:2501) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2174:2174:2174))
        (PORT d[1] (2064:2064:2064) (2080:2080:2080))
        (PORT d[2] (1978:1978:1978) (1996:1996:1996))
        (PORT d[3] (1987:1987:1987) (2011:2011:2011))
        (PORT d[4] (2085:2085:2085) (2099:2099:2099))
        (PORT d[5] (1681:1681:1681) (1689:1689:1689))
        (PORT d[6] (3935:3935:3935) (4176:4176:4176))
        (PORT d[7] (1709:1709:1709) (1728:1728:1728))
        (PORT d[8] (2428:2428:2428) (2573:2573:2573))
        (PORT d[9] (5488:5488:5488) (5474:5474:5474))
        (PORT d[10] (3656:3656:3656) (3678:3678:3678))
        (PORT d[11] (1648:1648:1648) (1648:1648:1648))
        (PORT d[12] (1641:1641:1641) (1649:1649:1649))
        (PORT clk (2496:2496:2496) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1436:1436:1436))
        (PORT clk (2496:2496:2496) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (PORT d[0] (2735:2735:2735) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2353:2353:2353))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5707:5707:5707))
        (PORT d[1] (3747:3747:3747) (3904:3904:3904))
        (PORT d[2] (2034:2034:2034) (2034:2034:2034))
        (PORT d[3] (2969:2969:2969) (3104:3104:3104))
        (PORT d[4] (2387:2387:2387) (2362:2362:2362))
        (PORT d[5] (3340:3340:3340) (3293:3293:3293))
        (PORT d[6] (2987:2987:2987) (3116:3116:3116))
        (PORT d[7] (3825:3825:3825) (3901:3901:3901))
        (PORT d[8] (3012:3012:3012) (2991:2991:2991))
        (PORT d[9] (2472:2472:2472) (2594:2594:2594))
        (PORT d[10] (2047:2047:2047) (2154:2154:2154))
        (PORT d[11] (3595:3595:3595) (3715:3715:3715))
        (PORT d[12] (2424:2424:2424) (2429:2429:2429))
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2142:2142:2142))
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT d[0] (3086:3086:3086) (2956:2956:2956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3592:3592:3592))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2887:2887:2887))
        (PORT d[1] (3351:3351:3351) (3318:3318:3318))
        (PORT d[2] (3001:3001:3001) (3150:3150:3150))
        (PORT d[3] (3426:3426:3426) (3368:3368:3368))
        (PORT d[4] (3145:3145:3145) (3209:3209:3209))
        (PORT d[5] (2630:2630:2630) (2712:2712:2712))
        (PORT d[6] (2727:2727:2727) (2847:2847:2847))
        (PORT d[7] (3736:3736:3736) (3796:3796:3796))
        (PORT d[8] (2671:2671:2671) (2756:2756:2756))
        (PORT d[9] (3331:3331:3331) (3293:3293:3293))
        (PORT d[10] (2514:2514:2514) (2614:2614:2614))
        (PORT d[11] (3626:3626:3626) (3597:3597:3597))
        (PORT d[12] (3051:3051:3051) (3182:3182:3182))
        (PORT clk (2475:2475:2475) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1190:1190:1190))
        (PORT clk (2475:2475:2475) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (PORT d[0] (3130:3130:3130) (3130:3130:3130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (849:849:849) (902:902:902))
        (PORT datac (1925:1925:1925) (1802:1802:1802))
        (PORT datad (1671:1671:1671) (1658:1658:1658))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3951:3951:3951))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (4890:4890:4890))
        (PORT d[1] (3935:3935:3935) (4068:4068:4068))
        (PORT d[2] (5403:5403:5403) (5669:5669:5669))
        (PORT d[3] (3015:3015:3015) (3152:3152:3152))
        (PORT d[4] (3747:3747:3747) (3881:3881:3881))
        (PORT d[5] (5216:5216:5216) (5082:5082:5082))
        (PORT d[6] (2985:2985:2985) (3109:3109:3109))
        (PORT d[7] (3550:3550:3550) (3703:3703:3703))
        (PORT d[8] (4456:4456:4456) (4775:4775:4775))
        (PORT d[9] (3481:3481:3481) (3704:3704:3704))
        (PORT d[10] (4950:4950:4950) (4917:4917:4917))
        (PORT d[11] (3667:3667:3667) (3808:3808:3808))
        (PORT d[12] (3973:3973:3973) (4127:4127:4127))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4060:4060:4060))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT d[0] (3174:3174:3174) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4212:4212:4212))
        (PORT clk (2514:2514:2514) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (4103:4103:4103))
        (PORT d[1] (3782:3782:3782) (3855:3855:3855))
        (PORT d[2] (4607:4607:4607) (4887:4887:4887))
        (PORT d[3] (4733:4733:4733) (4757:4757:4757))
        (PORT d[4] (4545:4545:4545) (4562:4562:4562))
        (PORT d[5] (3125:3125:3125) (3274:3274:3274))
        (PORT d[6] (3687:3687:3687) (3791:3791:3791))
        (PORT d[7] (3438:3438:3438) (3494:3494:3494))
        (PORT d[8] (2616:2616:2616) (2742:2742:2742))
        (PORT d[9] (4193:4193:4193) (4308:4308:4308))
        (PORT d[10] (3248:3248:3248) (3314:3314:3314))
        (PORT d[11] (4988:4988:4988) (4919:4919:4919))
        (PORT d[12] (3199:3199:3199) (3265:3265:3265))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2463:2463:2463))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (PORT d[0] (3348:3348:3348) (3311:3311:3311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3320:3320:3320))
        (PORT clk (2508:2508:2508) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3349:3349:3349))
        (PORT d[1] (3141:3141:3141) (3312:3312:3312))
        (PORT d[2] (3946:3946:3946) (4025:4025:4025))
        (PORT d[3] (2044:2044:2044) (2172:2172:2172))
        (PORT d[4] (3662:3662:3662) (3681:3681:3681))
        (PORT d[5] (2586:2586:2586) (2669:2669:2669))
        (PORT d[6] (3781:3781:3781) (3745:3745:3745))
        (PORT d[7] (3121:3121:3121) (3117:3117:3117))
        (PORT d[8] (3071:3071:3071) (3217:3217:3217))
        (PORT d[9] (3463:3463:3463) (3643:3643:3643))
        (PORT d[10] (3960:3960:3960) (3948:3948:3948))
        (PORT d[11] (3528:3528:3528) (3599:3599:3599))
        (PORT d[12] (3889:3889:3889) (3980:3980:3980))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3050:3050:3050))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (PORT d[0] (3100:3100:3100) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2189:2189:2189))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2347:2347:2347))
        (PORT d[1] (3250:3250:3250) (3266:3266:3266))
        (PORT d[2] (2381:2381:2381) (2390:2390:2390))
        (PORT d[3] (2965:2965:2965) (2974:2974:2974))
        (PORT d[4] (2452:2452:2452) (2474:2474:2474))
        (PORT d[5] (2747:2747:2747) (2737:2737:2737))
        (PORT d[6] (3088:3088:3088) (3094:3094:3094))
        (PORT d[7] (2360:2360:2360) (2360:2360:2360))
        (PORT d[8] (2418:2418:2418) (2556:2556:2556))
        (PORT d[9] (2614:2614:2614) (2617:2617:2617))
        (PORT d[10] (2619:2619:2619) (2630:2630:2630))
        (PORT d[11] (2417:2417:2417) (2409:2409:2409))
        (PORT d[12] (2304:2304:2304) (2298:2298:2298))
        (PORT clk (2462:2462:2462) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2109:2109:2109))
        (PORT clk (2462:2462:2462) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (PORT d[0] (3156:3156:3156) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1159:1159:1159))
        (PORT datab (2812:2812:2812) (2862:2862:2862))
        (PORT datac (499:499:499) (585:585:585))
        (PORT datad (2343:2343:2343) (2342:2342:2342))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2290:2290:2290))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4315:4315:4315) (4494:4494:4494))
        (PORT d[1] (3675:3675:3675) (3785:3785:3785))
        (PORT d[2] (4671:4671:4671) (4914:4914:4914))
        (PORT d[3] (3053:3053:3053) (3198:3198:3198))
        (PORT d[4] (3695:3695:3695) (3604:3604:3604))
        (PORT d[5] (4235:4235:4235) (4446:4446:4446))
        (PORT d[6] (2924:2924:2924) (3011:3011:3011))
        (PORT d[7] (4687:4687:4687) (4826:4826:4826))
        (PORT d[8] (4371:4371:4371) (4643:4643:4643))
        (PORT d[9] (2325:2325:2325) (2430:2430:2430))
        (PORT d[10] (1969:1969:1969) (2075:2075:2075))
        (PORT d[11] (4070:4070:4070) (4258:4258:4258))
        (PORT d[12] (4673:4673:4673) (4783:4783:4783))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2539:2539:2539))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT d[0] (3895:3895:3895) (3698:3698:3698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3595:3595:3595))
        (PORT clk (2496:2496:2496) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2815:2815:2815))
        (PORT d[1] (3025:3025:3025) (3070:3070:3070))
        (PORT d[2] (4064:4064:4064) (4244:4244:4244))
        (PORT d[3] (3367:3367:3367) (3342:3342:3342))
        (PORT d[4] (3541:3541:3541) (3643:3643:3643))
        (PORT d[5] (2352:2352:2352) (2481:2481:2481))
        (PORT d[6] (2552:2552:2552) (2605:2605:2605))
        (PORT d[7] (3019:3019:3019) (3035:3035:3035))
        (PORT d[8] (3202:3202:3202) (3372:3372:3372))
        (PORT d[9] (3335:3335:3335) (3339:3339:3339))
        (PORT d[10] (2556:2556:2556) (2607:2607:2607))
        (PORT d[11] (4046:4046:4046) (3919:3919:3919))
        (PORT d[12] (2969:2969:2969) (3012:3012:3012))
        (PORT clk (2491:2491:2491) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1348:1348:1348))
        (PORT clk (2491:2491:2491) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2480:2480:2480))
        (PORT d[0] (2410:2410:2410) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1553:1553:1553))
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1669:1669:1669))
        (PORT d[1] (2990:2990:2990) (3076:3076:3076))
        (PORT d[2] (1593:1593:1593) (1642:1642:1642))
        (PORT d[3] (1631:1631:1631) (1678:1678:1678))
        (PORT d[4] (1513:1513:1513) (1563:1563:1563))
        (PORT d[5] (1915:1915:1915) (1962:1962:1962))
        (PORT d[6] (1549:1549:1549) (1604:1604:1604))
        (PORT d[7] (1521:1521:1521) (1563:1563:1563))
        (PORT d[8] (1289:1289:1289) (1350:1350:1350))
        (PORT d[9] (1472:1472:1472) (1509:1509:1509))
        (PORT d[10] (1507:1507:1507) (1548:1548:1548))
        (PORT d[11] (1543:1543:1543) (1576:1576:1576))
        (PORT d[12] (1523:1523:1523) (1572:1572:1572))
        (PORT clk (2514:2514:2514) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1993:1993:1993))
        (PORT clk (2514:2514:2514) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (PORT d[0] (2707:2707:2707) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2545:2545:2545))
        (PORT clk (2477:2477:2477) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1861:1861:1861))
        (PORT d[1] (2328:2328:2328) (2369:2369:2369))
        (PORT d[2] (3720:3720:3720) (3838:3838:3838))
        (PORT d[3] (2837:2837:2837) (2853:2853:2853))
        (PORT d[4] (2428:2428:2428) (2509:2509:2509))
        (PORT d[5] (2898:2898:2898) (2970:2970:2970))
        (PORT d[6] (2759:2759:2759) (2756:2756:2756))
        (PORT d[7] (3853:3853:3853) (3971:3971:3971))
        (PORT d[8] (2276:2276:2276) (2323:2323:2323))
        (PORT d[9] (2584:2584:2584) (2598:2598:2598))
        (PORT d[10] (2495:2495:2495) (2597:2597:2597))
        (PORT d[11] (2198:2198:2198) (2218:2218:2218))
        (PORT d[12] (2615:2615:2615) (2627:2627:2627))
        (PORT clk (2472:2472:2472) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1045:1045:1045))
        (PORT clk (2472:2472:2472) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (PORT d[0] (2965:2965:2965) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1165:1165:1165))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2106:2106:2106) (2055:2055:2055))
        (PORT datad (1554:1554:1554) (1530:1530:1530))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (918:918:918))
        (PORT datab (749:749:749) (751:751:751))
        (PORT datac (747:747:747) (782:782:782))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (368:368:368) (482:482:482))
        (PORT datac (803:803:803) (850:850:850))
        (PORT datad (374:374:374) (379:379:379))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3855:3855:3855))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4256:4256:4256) (4396:4396:4396))
        (PORT d[1] (4379:4379:4379) (4473:4473:4473))
        (PORT d[2] (5369:5369:5369) (5615:5615:5615))
        (PORT d[3] (2319:2319:2319) (2425:2425:2425))
        (PORT d[4] (4038:4038:4038) (3952:3952:3952))
        (PORT d[5] (3779:3779:3779) (3689:3689:3689))
        (PORT d[6] (3352:3352:3352) (3437:3437:3437))
        (PORT d[7] (3814:3814:3814) (3959:3959:3959))
        (PORT d[8] (3531:3531:3531) (3769:3769:3769))
        (PORT d[9] (3785:3785:3785) (3889:3889:3889))
        (PORT d[10] (3505:3505:3505) (3715:3715:3715))
        (PORT d[11] (3383:3383:3383) (3572:3572:3572))
        (PORT d[12] (4355:4355:4355) (4476:4476:4476))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3046:3046:3046))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (PORT d[0] (5324:5324:5324) (5323:5323:5323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3268:3268:3268))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2940:2940:2940))
        (PORT d[1] (3712:3712:3712) (3748:3748:3748))
        (PORT d[2] (4871:4871:4871) (5130:5130:5130))
        (PORT d[3] (5526:5526:5526) (5480:5480:5480))
        (PORT d[4] (3635:3635:3635) (3772:3772:3772))
        (PORT d[5] (3478:3478:3478) (3680:3680:3680))
        (PORT d[6] (3284:3284:3284) (3338:3338:3338))
        (PORT d[7] (3826:3826:3826) (3885:3885:3885))
        (PORT d[8] (2750:2750:2750) (2913:2913:2913))
        (PORT d[9] (4174:4174:4174) (4173:4173:4173))
        (PORT d[10] (3061:3061:3061) (3211:3211:3211))
        (PORT d[11] (4828:4828:4828) (4701:4701:4701))
        (PORT d[12] (3522:3522:3522) (3548:3548:3548))
        (PORT clk (2473:2473:2473) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (1986:1986:1986))
        (PORT clk (2473:2473:2473) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (3632:3632:3632) (3647:3647:3647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (672:672:672))
        (PORT datab (554:554:554) (637:637:637))
        (PORT datac (639:639:639) (643:643:643))
        (PORT datad (608:608:608) (707:707:707))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1191:1191:1191))
        (PORT datac (1068:1068:1068) (1108:1108:1108))
        (PORT datad (939:939:939) (933:933:933))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2633:2633:2633))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4405:4405:4405))
        (PORT d[1] (3018:3018:3018) (3122:3122:3122))
        (PORT d[2] (4356:4356:4356) (4475:4475:4475))
        (PORT d[3] (3075:3075:3075) (3245:3245:3245))
        (PORT d[4] (3612:3612:3612) (3596:3596:3596))
        (PORT d[5] (4015:4015:4015) (4133:4133:4133))
        (PORT d[6] (3379:3379:3379) (3541:3541:3541))
        (PORT d[7] (3962:3962:3962) (4125:4125:4125))
        (PORT d[8] (3496:3496:3496) (3613:3613:3613))
        (PORT d[9] (2902:2902:2902) (2915:2915:2915))
        (PORT d[10] (4073:4073:4073) (4076:4076:4076))
        (PORT d[11] (3032:3032:3032) (3198:3198:3198))
        (PORT d[12] (5411:5411:5411) (5559:5559:5559))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2724:2724:2724))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT d[0] (3649:3649:3649) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2932:2932:2932))
        (PORT clk (2454:2454:2454) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2750:2750:2750))
        (PORT d[1] (2772:2772:2772) (2796:2796:2796))
        (PORT d[2] (2773:2773:2773) (2834:2834:2834))
        (PORT d[3] (2690:2690:2690) (2706:2706:2706))
        (PORT d[4] (2629:2629:2629) (2641:2641:2641))
        (PORT d[5] (3006:3006:3006) (3005:3005:3005))
        (PORT d[6] (2527:2527:2527) (2538:2538:2538))
        (PORT d[7] (2796:2796:2796) (2813:2813:2813))
        (PORT d[8] (2699:2699:2699) (2714:2714:2714))
        (PORT d[9] (4395:4395:4395) (4379:4379:4379))
        (PORT d[10] (2592:2592:2592) (2620:2620:2620))
        (PORT d[11] (2798:2798:2798) (2798:2798:2798))
        (PORT d[12] (3099:3099:3099) (3096:3096:3096))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (1994:1994:1994))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (PORT d[0] (2728:2728:2728) (2721:2721:2721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1634:1634:1634) (1708:1708:1708))
        (PORT datac (2831:2831:2831) (2807:2807:2807))
        (PORT datad (2499:2499:2499) (2574:2574:2574))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1380:1380:1380))
        (PORT datab (1092:1092:1092) (1134:1134:1134))
        (PORT datac (1165:1165:1165) (1223:1223:1223))
        (PORT datad (1133:1133:1133) (1196:1196:1196))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (2018:2018:2018))
        (PORT datab (2009:2009:2009) (2035:2035:2035))
        (PORT datac (1914:1914:1914) (1911:1911:1911))
        (PORT datad (728:728:728) (738:738:738))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3415:3415:3415))
        (PORT clk (2493:2493:2493) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2337:2337:2337))
        (PORT d[1] (2951:2951:2951) (3031:3031:3031))
        (PORT d[2] (2346:2346:2346) (2390:2390:2390))
        (PORT d[3] (2335:2335:2335) (2385:2385:2385))
        (PORT d[4] (2342:2342:2342) (2393:2393:2393))
        (PORT d[5] (2642:2642:2642) (2689:2689:2689))
        (PORT d[6] (2253:2253:2253) (2299:2299:2299))
        (PORT d[7] (2227:2227:2227) (2262:2262:2262))
        (PORT d[8] (2322:2322:2322) (2378:2378:2378))
        (PORT d[9] (2491:2491:2491) (2512:2512:2512))
        (PORT d[10] (2190:2190:2190) (2227:2227:2227))
        (PORT d[11] (2531:2531:2531) (2555:2555:2555))
        (PORT d[12] (2710:2710:2710) (2712:2712:2712))
        (PORT clk (2489:2489:2489) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2457:2457:2457))
        (PORT clk (2489:2489:2489) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2512:2512:2512))
        (PORT d[0] (3016:3016:3016) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3226:3226:3226))
        (PORT clk (2452:2452:2452) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1934:1934:1934))
        (PORT d[1] (3110:3110:3110) (3148:3148:3148))
        (PORT d[2] (2617:2617:2617) (2730:2730:2730))
        (PORT d[3] (3543:3543:3543) (3554:3554:3554))
        (PORT d[4] (2473:2473:2473) (2582:2582:2582))
        (PORT d[5] (2617:2617:2617) (2724:2724:2724))
        (PORT d[6] (3428:3428:3428) (3399:3399:3399))
        (PORT d[7] (4548:4548:4548) (4662:4662:4662))
        (PORT d[8] (3273:3273:3273) (3300:3300:3300))
        (PORT d[9] (3348:3348:3348) (3358:3358:3358))
        (PORT d[10] (2737:2737:2737) (2813:2813:2813))
        (PORT d[11] (3267:3267:3267) (3277:3277:3277))
        (PORT d[12] (3358:3358:3358) (3363:3363:3363))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1709:1709:1709))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2434:2434:2434))
        (PORT d[0] (3443:3443:3443) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1379:1379:1379))
        (PORT datab (1094:1094:1094) (1137:1137:1137))
        (PORT datac (1165:1165:1165) (1223:1223:1223))
        (PORT datad (1133:1133:1133) (1196:1196:1196))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (2021:2021:2021))
        (PORT datab (2012:2012:2012) (2039:2039:2039))
        (PORT datac (1917:1917:1917) (1915:1915:1915))
        (PORT datad (729:729:729) (739:739:739))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2596:2596:2596))
        (PORT clk (2521:2521:2521) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2630:2630:2630))
        (PORT d[1] (2653:2653:2653) (2704:2704:2704))
        (PORT d[2] (2761:2761:2761) (2822:2822:2822))
        (PORT d[3] (1944:1944:1944) (2035:2035:2035))
        (PORT d[4] (2638:2638:2638) (2694:2694:2694))
        (PORT d[5] (2434:2434:2434) (2462:2462:2462))
        (PORT d[6] (2535:2535:2535) (2564:2564:2564))
        (PORT d[7] (2497:2497:2497) (2538:2538:2538))
        (PORT d[8] (2576:2576:2576) (2613:2613:2613))
        (PORT d[9] (2916:2916:2916) (3124:3124:3124))
        (PORT d[10] (2763:2763:2763) (2779:2779:2779))
        (PORT d[11] (2861:2861:2861) (2893:2893:2893))
        (PORT d[12] (3588:3588:3588) (3650:3650:3650))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1832:1832:1832))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (PORT d[0] (2620:2620:2620) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1480:1480:1480))
        (PORT clk (2480:2480:2480) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2237:2237:2237))
        (PORT d[1] (2322:2322:2322) (2350:2350:2350))
        (PORT d[2] (3118:3118:3118) (3125:3125:3125))
        (PORT d[3] (1975:1975:1975) (2019:2019:2019))
        (PORT d[4] (3693:3693:3693) (3784:3784:3784))
        (PORT d[5] (3626:3626:3626) (3878:3878:3878))
        (PORT d[6] (3140:3140:3140) (3305:3305:3305))
        (PORT d[7] (2105:2105:2105) (2111:2111:2111))
        (PORT d[8] (1992:1992:1992) (2091:2091:2091))
        (PORT d[9] (1914:1914:1914) (1960:1960:1960))
        (PORT d[10] (2049:2049:2049) (2096:2096:2096))
        (PORT d[11] (2257:2257:2257) (2276:2276:2276))
        (PORT d[12] (2231:2231:2231) (2283:2283:2283))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1721:1721:1721))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (PORT d[0] (3173:3173:3173) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (955:955:955))
        (PORT datab (2250:2250:2250) (2251:2251:2251))
        (PORT datac (1166:1166:1166) (1228:1228:1228))
        (PORT datad (1585:1585:1585) (1527:1527:1527))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1243:1243:1243) (1299:1299:1299))
        (PORT datac (1137:1137:1137) (1198:1198:1198))
        (PORT datad (392:392:392) (393:393:393))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1383:1383:1383))
        (PORT datab (1086:1086:1086) (1127:1127:1127))
        (PORT datac (1164:1164:1164) (1221:1221:1221))
        (PORT datad (1130:1130:1130) (1192:1192:1192))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (2028:2028:2028))
        (PORT datab (2019:2019:2019) (2047:2047:2047))
        (PORT datac (1924:1924:1924) (1923:1923:1923))
        (PORT datad (731:731:731) (741:741:741))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1916:1916:1916))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1954:1954:1954))
        (PORT d[1] (1897:1897:1897) (1950:1950:1950))
        (PORT d[2] (1991:1991:1991) (2051:2051:2051))
        (PORT d[3] (1970:1970:1970) (2019:2019:2019))
        (PORT d[4] (1920:1920:1920) (1975:1975:1975))
        (PORT d[5] (1595:1595:1595) (1641:1641:1641))
        (PORT d[6] (2269:2269:2269) (2314:2314:2314))
        (PORT d[7] (1873:1873:1873) (1925:1925:1925))
        (PORT d[8] (1621:1621:1621) (1688:1688:1688))
        (PORT d[9] (1899:1899:1899) (1939:1939:1939))
        (PORT d[10] (2136:2136:2136) (2167:2167:2167))
        (PORT d[11] (2064:2064:2064) (2089:2089:2089))
        (PORT d[12] (3491:3491:3491) (3554:3554:3554))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1516:1516:1516))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (2263:2263:2263) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1459:1459:1459))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1570:1570:1570))
        (PORT d[1] (1564:1564:1564) (1591:1591:1591))
        (PORT d[2] (2392:2392:2392) (2401:2401:2401))
        (PORT d[3] (1247:1247:1247) (1291:1291:1291))
        (PORT d[4] (2512:2512:2512) (2598:2598:2598))
        (PORT d[5] (2084:2084:2084) (2080:2080:2080))
        (PORT d[6] (1553:1553:1553) (1589:1589:1589))
        (PORT d[7] (1434:1434:1434) (1454:1454:1454))
        (PORT d[8] (2237:2237:2237) (2315:2315:2315))
        (PORT d[9] (1246:1246:1246) (1305:1305:1305))
        (PORT d[10] (1270:1270:1270) (1314:1314:1314))
        (PORT d[11] (1501:1501:1501) (1526:1526:1526))
        (PORT d[12] (2196:2196:2196) (2201:2201:2201))
        (PORT clk (2491:2491:2491) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2243:2243:2243))
        (PORT clk (2491:2491:2491) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (PORT d[0] (2830:2830:2830) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2595:2595:2595) (2552:2552:2552))
        (PORT datab (903:903:903) (994:994:994))
        (PORT datac (1433:1433:1433) (1501:1501:1501))
        (PORT datad (955:955:955) (910:910:910))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1246:1246:1246) (1302:1302:1302))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (563:563:563))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (1013:1013:1013) (1005:1005:1005))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (1999:1999:1999))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4549:4549:4549) (4674:4674:4674))
        (PORT d[1] (3421:3421:3421) (3587:3587:3587))
        (PORT d[2] (1635:1635:1635) (1633:1633:1633))
        (PORT d[3] (2944:2944:2944) (3077:3077:3077))
        (PORT d[4] (2122:2122:2122) (2122:2122:2122))
        (PORT d[5] (2655:2655:2655) (2617:2617:2617))
        (PORT d[6] (2973:2973:2973) (3102:3102:3102))
        (PORT d[7] (3150:3150:3150) (3232:3232:3232))
        (PORT d[8] (2326:2326:2326) (2316:2316:2316))
        (PORT d[9] (2381:2381:2381) (2499:2499:2499))
        (PORT d[10] (1951:1951:1951) (2062:2062:2062))
        (PORT d[11] (2898:2898:2898) (3023:3023:3023))
        (PORT d[12] (2439:2439:2439) (2447:2447:2447))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1522:1522:1522))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (2283:2283:2283) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2836:2836:2836))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2897:2897:2897))
        (PORT d[1] (2611:2611:2611) (2582:2582:2582))
        (PORT d[2] (3357:3357:3357) (3523:3523:3523))
        (PORT d[3] (2674:2674:2674) (2619:2619:2619))
        (PORT d[4] (3106:3106:3106) (3162:3162:3162))
        (PORT d[5] (2298:2298:2298) (2377:2377:2377))
        (PORT d[6] (3045:3045:3045) (3116:3116:3116))
        (PORT d[7] (3431:3431:3431) (3503:3503:3503))
        (PORT d[8] (1960:1960:1960) (2045:2045:2045))
        (PORT d[9] (2623:2623:2623) (2587:2587:2587))
        (PORT d[10] (2872:2872:2872) (2966:2966:2966))
        (PORT d[11] (2936:2936:2936) (2884:2884:2884))
        (PORT d[12] (3427:3427:3427) (3558:3558:3558))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1736:1736:1736))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (PORT d[0] (2300:2300:2300) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1768:1768:1768))
        (PORT datab (927:927:927) (997:997:997))
        (PORT datac (810:810:810) (873:873:873))
        (PORT datad (1099:1099:1099) (1089:1089:1089))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2677:2677:2677))
        (PORT clk (2502:2502:2502) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5518:5518:5518) (5624:5624:5624))
        (PORT d[1] (3386:3386:3386) (3554:3554:3554))
        (PORT d[2] (2371:2371:2371) (2367:2367:2367))
        (PORT d[3] (3306:3306:3306) (3425:3425:3425))
        (PORT d[4] (2765:2765:2765) (2738:2738:2738))
        (PORT d[5] (3359:3359:3359) (3315:3315:3315))
        (PORT d[6] (2992:2992:2992) (3121:3121:3121))
        (PORT d[7] (4082:4082:4082) (4210:4210:4210))
        (PORT d[8] (2578:2578:2578) (2557:2557:2557))
        (PORT d[9] (2406:2406:2406) (2558:2558:2558))
        (PORT d[10] (3170:3170:3170) (3334:3334:3334))
        (PORT d[11] (4078:4078:4078) (4251:4251:4251))
        (PORT d[12] (2809:2809:2809) (2813:2813:2813))
        (PORT clk (2498:2498:2498) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2540:2540:2540))
        (PORT clk (2498:2498:2498) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
        (PORT d[0] (3137:3137:3137) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (3942:3942:3942))
        (PORT clk (2461:2461:2461) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3816:3816:3816))
        (PORT d[1] (3504:3504:3504) (3619:3619:3619))
        (PORT d[2] (2991:2991:2991) (3139:3139:3139))
        (PORT d[3] (3812:3812:3812) (3753:3753:3753))
        (PORT d[4] (3821:3821:3821) (3870:3870:3870))
        (PORT d[5] (2684:2684:2684) (2773:2773:2773))
        (PORT d[6] (2672:2672:2672) (2787:2787:2787))
        (PORT d[7] (4047:4047:4047) (4101:4101:4101))
        (PORT d[8] (2662:2662:2662) (2744:2744:2744))
        (PORT d[9] (3698:3698:3698) (3659:3659:3659))
        (PORT d[10] (2889:2889:2889) (2988:2988:2988))
        (PORT d[11] (4273:4273:4273) (4238:4238:4238))
        (PORT d[12] (3045:3045:3045) (3177:3177:3177))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1001:1001:1001))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2443:2443:2443))
        (PORT d[0] (3661:3661:3661) (3548:3548:3548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3084:3084:3084))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (5049:5049:5049))
        (PORT d[1] (3333:3333:3333) (3489:3489:3489))
        (PORT d[2] (2824:2824:2824) (2835:2835:2835))
        (PORT d[3] (1952:1952:1952) (2065:2065:2065))
        (PORT d[4] (3279:3279:3279) (3247:3247:3247))
        (PORT d[5] (2703:2703:2703) (2674:2674:2674))
        (PORT d[6] (2610:2610:2610) (2711:2711:2711))
        (PORT d[7] (3580:3580:3580) (3691:3691:3691))
        (PORT d[8] (3840:3840:3840) (3835:3835:3835))
        (PORT d[9] (3055:3055:3055) (3207:3207:3207))
        (PORT d[10] (2792:2792:2792) (2910:2910:2910))
        (PORT d[11] (3956:3956:3956) (4081:4081:4081))
        (PORT d[12] (3934:3934:3934) (3944:3944:3944))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2478:2478:2478))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (PORT d[0] (2904:2904:2904) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3027:3027:3027))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3359:3359:3359))
        (PORT d[1] (3383:3383:3383) (3366:3366:3366))
        (PORT d[2] (4160:4160:4160) (4358:4358:4358))
        (PORT d[3] (4079:4079:4079) (3999:3999:3999))
        (PORT d[4] (3563:3563:3563) (3674:3674:3674))
        (PORT d[5] (3467:3467:3467) (3651:3651:3651))
        (PORT d[6] (2649:2649:2649) (2767:2767:2767))
        (PORT d[7] (4273:4273:4273) (4365:4365:4365))
        (PORT d[8] (2238:2238:2238) (2313:2313:2313))
        (PORT d[9] (3411:3411:3411) (3385:3385:3385))
        (PORT d[10] (2989:2989:2989) (3094:3094:3094))
        (PORT d[11] (3298:3298:3298) (3281:3281:3281))
        (PORT d[12] (2591:2591:2591) (2650:2650:2650))
        (PORT clk (2493:2493:2493) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1580:1580:1580))
        (PORT clk (2493:2493:2493) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (PORT d[0] (2651:2651:2651) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (997:997:997))
        (PORT datab (2359:2359:2359) (2348:2348:2348))
        (PORT datac (1417:1417:1417) (1467:1467:1467))
        (PORT datad (1378:1378:1378) (1369:1369:1369))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (780:780:780))
        (PORT datac (1164:1164:1164) (1225:1225:1225))
        (PORT datad (401:401:401) (407:407:407))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (910:910:910))
        (PORT datab (927:927:927) (1012:1012:1012))
        (PORT datac (762:762:762) (779:779:779))
        (PORT datad (805:805:805) (837:837:837))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1981:1981:1981) (2024:2024:2024))
        (PORT datab (2015:2015:2015) (2043:2043:2043))
        (PORT datac (1920:1920:1920) (1919:1919:1919))
        (PORT datad (769:769:769) (774:774:774))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3617:3617:3617))
        (PORT clk (2479:2479:2479) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4713:4713:4713) (4926:4926:4926))
        (PORT d[1] (3398:3398:3398) (3545:3545:3545))
        (PORT d[2] (5347:5347:5347) (5610:5610:5610))
        (PORT d[3] (3092:3092:3092) (3234:3234:3234))
        (PORT d[4] (2949:2949:2949) (2999:2999:2999))
        (PORT d[5] (4594:4594:4594) (4807:4807:4807))
        (PORT d[6] (3532:3532:3532) (3612:3612:3612))
        (PORT d[7] (3936:3936:3936) (4075:4075:4075))
        (PORT d[8] (5013:5013:5013) (5300:5300:5300))
        (PORT d[9] (3022:3022:3022) (3133:3133:3133))
        (PORT d[10] (2792:2792:2792) (2920:2920:2920))
        (PORT d[11] (3403:3403:3403) (3601:3601:3601))
        (PORT d[12] (3533:3533:3533) (3612:3612:3612))
        (PORT clk (2475:2475:2475) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3466:3466:3466))
        (PORT clk (2475:2475:2475) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2499:2499:2499))
        (PORT d[0] (3156:3156:3156) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (4006:4006:4006))
        (PORT clk (2438:2438:2438) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3261:3261:3261))
        (PORT d[1] (3440:3440:3440) (3544:3544:3544))
        (PORT d[2] (3757:3757:3757) (3944:3944:3944))
        (PORT d[3] (3861:3861:3861) (3877:3877:3877))
        (PORT d[4] (5749:5749:5749) (5768:5768:5768))
        (PORT d[5] (2716:2716:2716) (2875:2875:2875))
        (PORT d[6] (2804:2804:2804) (2969:2969:2969))
        (PORT d[7] (3390:3390:3390) (3448:3448:3448))
        (PORT d[8] (2739:2739:2739) (2900:2900:2900))
        (PORT d[9] (4415:4415:4415) (4415:4415:4415))
        (PORT d[10] (4221:4221:4221) (4250:4250:4250))
        (PORT d[11] (4058:4058:4058) (4059:4059:4059))
        (PORT d[12] (2934:2934:2934) (3017:3017:3017))
        (PORT clk (2433:2433:2433) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1328:1328:1328))
        (PORT clk (2433:2433:2433) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (PORT d[0] (3374:3374:3374) (3358:3358:3358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (972:972:972))
        (PORT datab (2520:2520:2520) (2573:2573:2573))
        (PORT datac (808:808:808) (871:871:871))
        (PORT datad (880:880:880) (955:955:955))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1986:1986:1986))
        (PORT clk (2555:2555:2555) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4216:4216:4216) (4340:4340:4340))
        (PORT d[1] (3776:3776:3776) (3941:3941:3941))
        (PORT d[2] (1712:1712:1712) (1717:1717:1717))
        (PORT d[3] (3012:3012:3012) (3124:3124:3124))
        (PORT d[4] (2495:2495:2495) (2492:2492:2492))
        (PORT d[5] (2306:2306:2306) (2269:2269:2269))
        (PORT d[6] (2967:2967:2967) (3097:3097:3097))
        (PORT d[7] (3134:3134:3134) (3216:3216:3216))
        (PORT d[8] (2684:2684:2684) (2668:2668:2668))
        (PORT d[9] (2395:2395:2395) (2516:2516:2516))
        (PORT d[10] (1713:1713:1713) (1832:1832:1832))
        (PORT d[11] (2920:2920:2920) (3047:3047:3047))
        (PORT d[12] (2806:2806:2806) (2814:2814:2814))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1568:1568:1568))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (PORT d[0] (2214:2214:2214) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2476:2476:2476))
        (PORT clk (2514:2514:2514) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2078:2078:2078))
        (PORT d[1] (2293:2293:2293) (2270:2270:2270))
        (PORT d[2] (3972:3972:3972) (4127:4127:4127))
        (PORT d[3] (2350:2350:2350) (2287:2287:2287))
        (PORT d[4] (3458:3458:3458) (3513:3513:3513))
        (PORT d[5] (1887:1887:1887) (1968:1968:1968))
        (PORT d[6] (3012:3012:3012) (3082:3082:3082))
        (PORT d[7] (3937:3937:3937) (4038:4038:4038))
        (PORT d[8] (1637:1637:1637) (1730:1730:1730))
        (PORT d[9] (3270:3270:3270) (3203:3203:3203))
        (PORT d[10] (3248:3248:3248) (3343:3343:3343))
        (PORT d[11] (2622:2622:2622) (2578:2578:2578))
        (PORT d[12] (2218:2218:2218) (2271:2271:2271))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1045:1045:1045))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (PORT d[0] (2046:2046:2046) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2828:2828:2828) (2922:2922:2922))
        (PORT datab (850:850:850) (904:904:904))
        (PORT datac (1066:1066:1066) (1060:1060:1060))
        (PORT datad (882:882:882) (957:957:957))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1268:1268:1268))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (735:735:735) (752:752:752))
        (PORT datad (695:695:695) (703:703:703))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (975:975:975))
        (PORT datab (371:371:371) (485:485:485))
        (PORT datac (805:805:805) (852:852:852))
        (PORT datad (698:698:698) (708:708:708))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (853:853:853))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (409:409:409) (423:423:423))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE disp_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5896:5896:5896) (5558:5558:5558))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Cur_Color_G\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1556:1556:1556) (1578:1578:1578))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_G\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (852:852:852))
        (PORT datac (790:790:790) (803:803:803))
        (PORT datad (959:959:959) (943:943:943))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_G\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (891:891:891))
        (PORT datac (775:775:775) (793:793:793))
        (PORT datad (997:997:997) (995:995:995))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1000:1000:1000))
        (PORT datab (897:897:897) (976:976:976))
        (PORT datad (393:393:393) (394:394:394))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5634:5634:5634) (5312:5312:5312))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (325:325:325) (414:414:414))
        (PORT datac (287:287:287) (372:372:372))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (426:426:426))
        (PORT datad (722:722:722) (719:719:719))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5728:5728:5728) (5382:5382:5382))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2243:2243:2243))
        (PORT clk (2477:2477:2477) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1996:1996:1996))
        (PORT d[1] (2674:2674:2674) (2764:2764:2764))
        (PORT d[2] (1972:1972:1972) (2021:2021:2021))
        (PORT d[3] (2287:2287:2287) (2330:2330:2330))
        (PORT d[4] (1939:1939:1939) (1994:1994:1994))
        (PORT d[5] (2621:2621:2621) (2665:2665:2665))
        (PORT d[6] (2200:2200:2200) (2239:2239:2239))
        (PORT d[7] (2208:2208:2208) (2242:2242:2242))
        (PORT d[8] (1946:1946:1946) (2002:2002:2002))
        (PORT d[9] (2187:2187:2187) (2218:2218:2218))
        (PORT d[10] (2225:2225:2225) (2262:2262:2262))
        (PORT d[11] (2211:2211:2211) (2233:2233:2233))
        (PORT d[12] (2380:2380:2380) (2386:2386:2386))
        (PORT clk (2473:2473:2473) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2684:2684:2684))
        (PORT clk (2473:2473:2473) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2498:2498:2498))
        (PORT d[0] (3329:3329:3329) (3249:3249:3249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3220:3220:3220))
        (PORT clk (2436:2436:2436) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2239:2239:2239))
        (PORT d[1] (2744:2744:2744) (2790:2790:2790))
        (PORT d[2] (2925:2925:2925) (3045:3045:3045))
        (PORT d[3] (3560:3560:3560) (3556:3556:3556))
        (PORT d[4] (2462:2462:2462) (2577:2577:2577))
        (PORT d[5] (3545:3545:3545) (3601:3601:3601))
        (PORT d[6] (2783:2783:2783) (2779:2779:2779))
        (PORT d[7] (4245:4245:4245) (4365:4365:4365))
        (PORT d[8] (2962:2962:2962) (3004:3004:3004))
        (PORT d[9] (3001:3001:3001) (3018:3018:3018))
        (PORT d[10] (3178:3178:3178) (3269:3269:3269))
        (PORT d[11] (2976:2976:2976) (2997:2997:2997))
        (PORT d[12] (3337:3337:3337) (3341:3341:3341))
        (PORT clk (2431:2431:2431) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1005:1005:1005))
        (PORT clk (2431:2431:2431) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2420:2420:2420))
        (PORT d[0] (2429:2429:2429) (2405:2405:2405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2413:2413:2413))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2471:2471:2471) (2385:2385:2385))
        (PORT datab (1171:1171:1171) (1243:1243:1243))
        (PORT datac (1944:1944:1944) (1935:1935:1935))
        (PORT datad (238:238:238) (265:265:265))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (842:842:842) (889:889:889))
        (PORT datac (626:626:626) (611:611:611))
        (PORT datad (338:338:338) (440:440:440))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1382:1382:1382))
        (PORT datab (1090:1090:1090) (1132:1132:1132))
        (PORT datac (1165:1165:1165) (1222:1222:1222))
        (PORT datad (1132:1132:1132) (1195:1195:1195))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1981:1981:1981) (2024:2024:2024))
        (PORT datab (2015:2015:2015) (2042:2042:2042))
        (PORT datac (1919:1919:1919) (1918:1918:1918))
        (PORT datad (730:730:730) (740:740:740))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3083:3083:3083))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3484:3484:3484))
        (PORT d[1] (3098:3098:3098) (3272:3272:3272))
        (PORT d[2] (3628:3628:3628) (3702:3702:3702))
        (PORT d[3] (2435:2435:2435) (2571:2571:2571))
        (PORT d[4] (3628:3628:3628) (3623:3623:3623))
        (PORT d[5] (2946:2946:2946) (3035:3035:3035))
        (PORT d[6] (3516:3516:3516) (3508:3508:3508))
        (PORT d[7] (3836:3836:3836) (3819:3819:3819))
        (PORT d[8] (2438:2438:2438) (2560:2560:2560))
        (PORT d[9] (3112:3112:3112) (3114:3114:3114))
        (PORT d[10] (3206:3206:3206) (3197:3197:3197))
        (PORT d[11] (3040:3040:3040) (3171:3171:3171))
        (PORT d[12] (4324:4324:4324) (4471:4471:4471))
        (PORT clk (2516:2516:2516) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2271:2271:2271))
        (PORT clk (2516:2516:2516) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (PORT d[0] (2951:2951:2951) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3006:3006:3006))
        (PORT clk (2479:2479:2479) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2916:2916:2916))
        (PORT d[1] (2485:2485:2485) (2505:2505:2505))
        (PORT d[2] (2343:2343:2343) (2353:2353:2353))
        (PORT d[3] (2418:2418:2418) (2441:2441:2441))
        (PORT d[4] (1674:1674:1674) (1696:1696:1696))
        (PORT d[5] (2344:2344:2344) (2353:2353:2353))
        (PORT d[6] (2344:2344:2344) (2355:2355:2355))
        (PORT d[7] (1683:1683:1683) (1717:1717:1717))
        (PORT d[8] (2059:2059:2059) (2203:2203:2203))
        (PORT d[9] (1943:1943:1943) (1954:1954:1954))
        (PORT d[10] (1608:1608:1608) (1620:1620:1620))
        (PORT d[11] (2768:2768:2768) (2760:2760:2760))
        (PORT d[12] (1665:1665:1665) (1686:1686:1686))
        (PORT clk (2474:2474:2474) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1200:1200:1200))
        (PORT clk (2474:2474:2474) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (PORT d[0] (2667:2667:2667) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1386:1386:1386))
        (PORT datab (1082:1082:1082) (1122:1122:1122))
        (PORT datac (1163:1163:1163) (1221:1221:1221))
        (PORT datad (1128:1128:1128) (1190:1190:1190))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (2023:2023:2023))
        (PORT datab (2013:2013:2013) (2040:2040:2040))
        (PORT datac (1918:1918:1918) (1917:1917:1917))
        (PORT datad (729:729:729) (739:739:739))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2517:2517:2517))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (5000:5000:5000))
        (PORT d[1] (3434:3434:3434) (3585:3585:3585))
        (PORT d[2] (2749:2749:2749) (2755:2755:2755))
        (PORT d[3] (2265:2265:2265) (2372:2372:2372))
        (PORT d[4] (2969:2969:2969) (2940:2940:2940))
        (PORT d[5] (2664:2664:2664) (2629:2629:2629))
        (PORT d[6] (2629:2629:2629) (2728:2728:2728))
        (PORT d[7] (3870:3870:3870) (3970:3970:3970))
        (PORT d[8] (3790:3790:3790) (3781:3781:3781))
        (PORT d[9] (2405:2405:2405) (2570:2570:2570))
        (PORT d[10] (2746:2746:2746) (2868:2868:2868))
        (PORT d[11] (3627:3627:3627) (3757:3757:3757))
        (PORT d[12] (3583:3583:3583) (3601:3601:3601))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1489:1489:1489))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (PORT d[0] (2482:2482:2482) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2872:2872:2872))
        (PORT clk (2501:2501:2501) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3662:3662:3662))
        (PORT d[1] (3399:3399:3399) (3382:3382:3382))
        (PORT d[2] (4183:4183:4183) (4417:4417:4417))
        (PORT d[3] (3448:3448:3448) (3397:3397:3397))
        (PORT d[4] (4197:4197:4197) (4252:4252:4252))
        (PORT d[5] (3808:3808:3808) (3989:3989:3989))
        (PORT d[6] (3015:3015:3015) (3085:3085:3085))
        (PORT d[7] (4654:4654:4654) (4755:4755:4755))
        (PORT d[8] (3028:3028:3028) (3179:3179:3179))
        (PORT d[9] (3371:3371:3371) (3341:3341:3341))
        (PORT d[10] (3308:3308:3308) (3405:3405:3405))
        (PORT d[11] (3315:3315:3315) (3300:3300:3300))
        (PORT d[12] (2638:2638:2638) (2703:2703:2703))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1019:1019:1019))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (PORT d[0] (2343:2343:2343) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1541:1541:1541))
        (PORT datab (906:906:906) (997:997:997))
        (PORT datac (1854:1854:1854) (1824:1824:1824))
        (PORT datad (1046:1046:1046) (1041:1041:1041))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1242:1242:1242) (1298:1298:1298))
        (PORT datac (1138:1138:1138) (1199:1199:1199))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3141:3141:3141))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3630:3630:3630))
        (PORT d[1] (3128:3128:3128) (3301:3301:3301))
        (PORT d[2] (3998:3998:3998) (4080:4080:4080))
        (PORT d[3] (2027:2027:2027) (2155:2155:2155))
        (PORT d[4] (3661:3661:3661) (3679:3679:3679))
        (PORT d[5] (2599:2599:2599) (2684:2684:2684))
        (PORT d[6] (4122:4122:4122) (4077:4077:4077))
        (PORT d[7] (3133:3133:3133) (3131:3131:3131))
        (PORT d[8] (3130:3130:3130) (3243:3243:3243))
        (PORT d[9] (3444:3444:3444) (3624:3624:3624))
        (PORT d[10] (3993:3993:3993) (3982:3982:3982))
        (PORT d[11] (4035:4035:4035) (4077:4077:4077))
        (PORT d[12] (4313:4313:4313) (4415:4415:4415))
        (PORT clk (2501:2501:2501) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3219:3219:3219))
        (PORT clk (2501:2501:2501) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT d[0] (3633:3633:3633) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2582:2582:2582))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3607:3607:3607))
        (PORT d[1] (3612:3612:3612) (3620:3620:3620))
        (PORT d[2] (2387:2387:2387) (2408:2408:2408))
        (PORT d[3] (2962:2962:2962) (2964:2964:2964))
        (PORT d[4] (2440:2440:2440) (2467:2467:2467))
        (PORT d[5] (2692:2692:2692) (2683:2683:2683))
        (PORT d[6] (3095:3095:3095) (3102:3102:3102))
        (PORT d[7] (2086:2086:2086) (2116:2116:2116))
        (PORT d[8] (2008:2008:2008) (2140:2140:2140))
        (PORT d[9] (2930:2930:2930) (2911:2911:2911))
        (PORT d[10] (2326:2326:2326) (2338:2338:2338))
        (PORT d[11] (2423:2423:2423) (2419:2419:2419))
        (PORT d[12] (2393:2393:2393) (2411:2411:2411))
        (PORT clk (2459:2459:2459) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1799:1799:1799))
        (PORT clk (2459:2459:2459) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (PORT d[0] (3756:3756:3756) (3773:3773:3773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1407:1407:1407))
        (PORT datab (907:907:907) (997:997:997))
        (PORT datac (1427:1427:1427) (1493:1493:1493))
        (PORT datad (2403:2403:2403) (2347:2347:2347))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1242:1242:1242) (1297:1297:1297))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3095:3095:3095))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3824:3824:3824))
        (PORT d[1] (3107:3107:3107) (3280:3280:3280))
        (PORT d[2] (3753:3753:3753) (3845:3845:3845))
        (PORT d[3] (2795:2795:2795) (2928:2928:2928))
        (PORT d[4] (3260:3260:3260) (3253:3253:3253))
        (PORT d[5] (3335:3335:3335) (3432:3432:3432))
        (PORT d[6] (3924:3924:3924) (3926:3926:3926))
        (PORT d[7] (3953:3953:3953) (4108:4108:4108))
        (PORT d[8] (2677:2677:2677) (2790:2790:2790))
        (PORT d[9] (2757:2757:2757) (2732:2732:2732))
        (PORT d[10] (2874:2874:2874) (2873:2873:2873))
        (PORT d[11] (2667:2667:2667) (2802:2802:2802))
        (PORT d[12] (4331:4331:4331) (4481:4481:4481))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2132:2132:2132))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (2725:2725:2725) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3027:3027:3027))
        (PORT clk (2505:2505:2505) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2743:2743:2743))
        (PORT d[1] (2080:2080:2080) (2097:2097:2097))
        (PORT d[2] (1644:1644:1644) (1664:1664:1664))
        (PORT d[3] (1613:1613:1613) (1635:1635:1635))
        (PORT d[4] (2076:2076:2076) (2090:2090:2090))
        (PORT d[5] (1699:1699:1699) (1709:1709:1709))
        (PORT d[6] (3588:3588:3588) (3828:3828:3828))
        (PORT d[7] (1689:1689:1689) (1702:1702:1702))
        (PORT d[8] (2378:2378:2378) (2520:2520:2520))
        (PORT d[9] (5546:5546:5546) (5537:5537:5537))
        (PORT d[10] (3636:3636:3636) (3657:3657:3657))
        (PORT d[11] (1610:1610:1610) (1608:1608:1608))
        (PORT d[12] (2036:2036:2036) (2054:2054:2054))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1525:1525:1525))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2494:2494:2494))
        (PORT d[0] (2512:2512:2512) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (1944:1944:1944))
        (PORT datab (1729:1729:1729) (1630:1630:1630))
        (PORT datac (819:819:819) (886:886:886))
        (PORT datad (1123:1123:1123) (1201:1201:1201))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3931:3931:3931))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4545:4545:4545))
        (PORT d[1] (4295:4295:4295) (4411:4411:4411))
        (PORT d[2] (5791:5791:5791) (6071:6071:6071))
        (PORT d[3] (2634:2634:2634) (2764:2764:2764))
        (PORT d[4] (3374:3374:3374) (3501:3501:3501))
        (PORT d[5] (5487:5487:5487) (5342:5342:5342))
        (PORT d[6] (3333:3333:3333) (3451:3451:3451))
        (PORT d[7] (3989:3989:3989) (4140:4140:4140))
        (PORT d[8] (4462:4462:4462) (4780:4780:4780))
        (PORT d[9] (3825:3825:3825) (4044:4044:4044))
        (PORT d[10] (5572:5572:5572) (5527:5527:5527))
        (PORT d[11] (4606:4606:4606) (4706:4706:4706))
        (PORT d[12] (4015:4015:4015) (4201:4201:4201))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5238:5238:5238) (4867:4867:4867))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (PORT d[0] (5431:5431:5431) (5484:5484:5484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3863:3863:3863))
        (PORT clk (2496:2496:2496) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4516:4516:4516) (4736:4736:4736))
        (PORT d[1] (4152:4152:4152) (4222:4222:4222))
        (PORT d[2] (4930:4930:4930) (5198:5198:5198))
        (PORT d[3] (5374:5374:5374) (5386:5386:5386))
        (PORT d[4] (4890:4890:4890) (4902:4902:4902))
        (PORT d[5] (3109:3109:3109) (3295:3295:3295))
        (PORT d[6] (3262:3262:3262) (3352:3352:3352))
        (PORT d[7] (4097:4097:4097) (4140:4140:4140))
        (PORT d[8] (3043:3043:3043) (3175:3175:3175))
        (PORT d[9] (4601:4601:4601) (4709:4709:4709))
        (PORT d[10] (3248:3248:3248) (3317:3317:3317))
        (PORT d[11] (4672:4672:4672) (4602:4602:4602))
        (PORT d[12] (3564:3564:3564) (3611:3611:3611))
        (PORT clk (2491:2491:2491) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (3900:3900:3900))
        (PORT clk (2491:2491:2491) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2490:2490:2490))
        (PORT d[0] (4086:4086:4086) (4109:4109:4109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2483:2483:2483))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3124:3124:3124) (3165:3165:3165))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2341:2341:2341) (2455:2455:2455))
        (PORT datad (1124:1124:1124) (1202:1202:1202))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datac (799:799:799) (864:864:864))
        (PORT datad (328:328:328) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (984:984:984) (984:984:984))
        (PORT datac (400:400:400) (406:406:406))
        (PORT datad (488:488:488) (512:512:512))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode976w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (422:422:422))
        (PORT datac (464:464:464) (536:536:536))
        (PORT datad (289:289:289) (372:372:372))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1236:1236:1236))
        (PORT datab (884:884:884) (965:965:965))
        (PORT datac (807:807:807) (874:874:874))
        (PORT datad (1297:1297:1297) (1277:1277:1277))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1644w\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1428:1428:1428))
        (PORT datab (1825:1825:1825) (1959:1959:1959))
        (PORT datad (1399:1399:1399) (1410:1410:1410))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1567:1567:1567))
        (PORT datab (1983:1983:1983) (2005:2005:2005))
        (PORT datac (1444:1444:1444) (1483:1483:1483))
        (PORT datad (691:691:691) (680:680:680))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3145:3145:3145))
        (PORT clk (2523:2523:2523) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4683:4683:4683))
        (PORT d[1] (3692:3692:3692) (3834:3834:3834))
        (PORT d[2] (4935:4935:4935) (5141:5141:5141))
        (PORT d[3] (2976:2976:2976) (3091:3091:3091))
        (PORT d[4] (3667:3667:3667) (3634:3634:3634))
        (PORT d[5] (3400:3400:3400) (3362:3362:3362))
        (PORT d[6] (3280:3280:3280) (3394:3394:3394))
        (PORT d[7] (3492:3492:3492) (3594:3594:3594))
        (PORT d[8] (3945:3945:3945) (4170:4170:4170))
        (PORT d[9] (3061:3061:3061) (3211:3211:3211))
        (PORT d[10] (2762:2762:2762) (2885:2885:2885))
        (PORT d[11] (3378:3378:3378) (3536:3536:3536))
        (PORT d[12] (3947:3947:3947) (4046:4046:4046))
        (PORT clk (2519:2519:2519) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2344:2344:2344))
        (PORT clk (2519:2519:2519) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2544:2544:2544))
        (PORT d[0] (3097:3097:3097) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2684:2684:2684))
        (PORT clk (2482:2482:2482) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3284:3284:3284))
        (PORT d[1] (4124:4124:4124) (4098:4098:4098))
        (PORT d[2] (4126:4126:4126) (4359:4359:4359))
        (PORT d[3] (4165:4165:4165) (4114:4114:4114))
        (PORT d[4] (3208:3208:3208) (3324:3324:3324))
        (PORT d[5] (3430:3430:3430) (3610:3610:3610))
        (PORT d[6] (2759:2759:2759) (2890:2890:2890))
        (PORT d[7] (3877:3877:3877) (3966:3966:3966))
        (PORT d[8] (2983:2983:2983) (3135:3135:3135))
        (PORT d[9] (4253:4253:4253) (4188:4188:4188))
        (PORT d[10] (2571:2571:2571) (2676:2676:2676))
        (PORT d[11] (2962:2962:2962) (2951:2951:2951))
        (PORT d[12] (3321:3321:3321) (3373:3373:3373))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1348:1348:1348))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (PORT d[0] (3735:3735:3735) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1336:1336:1336))
        (PORT datab (1185:1185:1185) (1257:1257:1257))
        (PORT datac (1159:1159:1159) (1227:1227:1227))
        (PORT datad (852:852:852) (888:888:888))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1566:1566:1566))
        (PORT datab (1982:1982:1982) (2003:2003:2003))
        (PORT datac (1443:1443:1443) (1482:1482:1482))
        (PORT datad (691:691:691) (679:679:679))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (2976:2976:2976))
        (PORT clk (2518:2518:2518) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2908:2908:2908))
        (PORT d[1] (3007:3007:3007) (3042:3042:3042))
        (PORT d[2] (2760:2760:2760) (2821:2821:2821))
        (PORT d[3] (2255:2255:2255) (2334:2334:2334))
        (PORT d[4] (2639:2639:2639) (2695:2695:2695))
        (PORT d[5] (2448:2448:2448) (2478:2478:2478))
        (PORT d[6] (2835:2835:2835) (2855:2855:2855))
        (PORT d[7] (2474:2474:2474) (2512:2512:2512))
        (PORT d[8] (2953:2953:2953) (2988:2988:2988))
        (PORT d[9] (2924:2924:2924) (3133:3133:3133))
        (PORT d[10] (2771:2771:2771) (2787:2787:2787))
        (PORT d[11] (2837:2837:2837) (2871:2871:2871))
        (PORT d[12] (3589:3589:3589) (3650:3650:3650))
        (PORT clk (2514:2514:2514) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2046:2046:2046))
        (PORT clk (2514:2514:2514) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2539:2539:2539))
        (PORT d[0] (2686:2686:2686) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1833:1833:1833))
        (PORT clk (2477:2477:2477) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2277:2277:2277))
        (PORT d[1] (2312:2312:2312) (2342:2342:2342))
        (PORT d[2] (3100:3100:3100) (3097:3097:3097))
        (PORT d[3] (1940:1940:1940) (1976:1976:1976))
        (PORT d[4] (3677:3677:3677) (3767:3767:3767))
        (PORT d[5] (2745:2745:2745) (2722:2722:2722))
        (PORT d[6] (2557:2557:2557) (2581:2581:2581))
        (PORT d[7] (2455:2455:2455) (2454:2454:2454))
        (PORT d[8] (1957:1957:1957) (2046:2046:2046))
        (PORT d[9] (2214:2214:2214) (2259:2259:2259))
        (PORT d[10] (2608:2608:2608) (2623:2623:2623))
        (PORT d[11] (2597:2597:2597) (2614:2614:2614))
        (PORT d[12] (2154:2154:2154) (2205:2205:2205))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3175:3175:3175))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2461:2461:2461))
        (PORT d[0] (2940:2940:2940) (2857:2857:2857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (2140:2140:2140) (2145:2145:2145))
        (PORT datac (711:711:711) (760:760:760))
        (PORT datad (1553:1553:1553) (1524:1524:1524))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (432:432:432))
        (PORT datab (1328:1328:1328) (1395:1395:1395))
        (PORT datac (1143:1143:1143) (1201:1201:1201))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (463:463:463))
        (PORT datab (365:365:365) (478:478:478))
        (PORT datac (802:802:802) (849:849:849))
        (PORT datad (751:751:751) (755:755:755))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (855:855:855))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (444:444:444) (464:464:464))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE disp_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5896:5896:5896) (5558:5558:5558))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Cur_Color_R\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1606:1606:1606) (1619:1619:1619))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_R\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1174:1174:1174))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (531:531:531))
        (PORT datab (1044:1044:1044) (1027:1027:1027))
        (PORT datac (992:992:992) (976:976:976))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_R\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1053:1053:1053) (958:958:958))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (795:795:795))
        (PORT datac (235:235:235) (272:272:272))
        (PORT datad (733:733:733) (783:783:783))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
