module stest:
input A;
input B;
input C;
output D;
output X;
output Y;
output Z;
output W;
output U;
output V;
output E;

  loop
    trap TT in
      [
        suspend
          pause;
          abort
            loop
              pause;
              emit U
            end loop
          when C;
          emit X;
          halt
        when D
      ||
        loop
          pause;
          present C then
            exit TT
          end present
        end loop
      ]
    end trap;
    emit Y
  end loop
||
  loop
    emit D;
    pause;
    pause
  end loop

end module
