{
    "line_num": [
        [
            89,
            155
        ]
    ],
    "blocks": [
        "always @ (posedge rst or posedge clk) begin\n    if(rst) begin\n        vid_data0 <= {DATA_WIDTH{1'b0}};\n        vid_data1 <= {DATA_WIDTH{1'b0}};\n        vid_data2 <= {DATA_WIDTH{1'b0}};\n        \n        h_reg <= 1'b0;\n        h_delay <= 4'b000;\n        v_delay <= 4'b000;\n        f_delay <= 4'b000;\n        \n        anc_state <= ANC_IDLE;\n        data_count <= 8'd0;\n    end else begin\n        vid_data0 <= (vid_enable) ? vid_data_in  : vid_data0;\n        vid_data1 <= (vid_enable) ? vid_data0 : vid_data1;\n        vid_data2 <= (vid_enable) ? vid_data1 : vid_data2;\n        \n        h_reg <= h_next;\n        if(vid_enable) begin\n            h_delay <= h_delay_nxt;\n            v_delay <= v_delay_nxt;\n            f_delay <= f_delay_nxt;\n        end\n        \n        if(vid_locked) begin\n            if(vid_enable) begin\n                case(anc_state)\n                    ANC_IDLE: begin\n                        if(anc_nxt && !h_next && GENERATE_ANC == 1)\n                            anc_state <= ANC_DATA_FLAG_1;\n                    end\n                    ANC_DATA_FLAG_1: begin\n                        anc_state <= ANC_DATA_FLAG_2;\n                    end\n                    ANC_DATA_FLAG_2: begin\n                        anc_state <= ANC_DATA_FLAG_3;\n                    end\n                    ANC_DATA_FLAG_3: begin\n                        anc_state <= ANC_DID;\n                    end\n                    ANC_DID: begin\n                        anc_state <= ANC_SID;\n                    end\n                    ANC_SID: begin\n                        anc_state <= ANC_DATA_COUNT;\n                    end\n                    ANC_DATA_COUNT: begin\n                        data_count <= data_count_next;\n                        anc_state <= ANC_USER_WORDS;\n                    end\n                    ANC_USER_WORDS: begin\n                        if(data_count == 8'd0 || !vid_v_sync)\n                            if(anc_nxt)\n                                anc_state <= ANC_DATA_FLAG_1;\n                            else\n                                anc_state <= ANC_IDLE;\n                        else if(!vid_h_sync)\n                              data_count <= data_count - 8'd1;\n                    end\n                endcase\n            end\n        end else begin\n            anc_state <= ANC_IDLE;\n        end\n    end\nend"
    ]
}