{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666349171212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666349171212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 18:46:11 2022 " "Processing started: Fri Oct 21 18:46:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666349171212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666349171212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP4 -c FPGA_EXP4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP4 -c FPGA_EXP4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666349171212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666349171447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4-arch_Counter4 " "Found design unit 1: Counter4-arch_Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/Counter4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4 " "Found entity 1: Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/Counter4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div50MHz-arch_Div50MHz " "Found design unit 1: Div50MHz-arch_Div50MHz" {  } { { "Div50MHz.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/Div50MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div50MHz " "Found entity 1: Div50MHz" {  } { { "Div50MHz.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/Div50MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder24-arch_decoder24 " "Found design unit 1: decoder24-arch_decoder24" {  } { { "decoder24.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/decoder24.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder24 " "Found entity 1: decoder24" {  } { { "decoder24.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/decoder24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver-arch_driver " "Found design unit 1: driver-arch_driver" {  } { { "driver.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/driver.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "driver.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder47-arch_decoder47 " "Found design unit 1: decoder47-arch_decoder47" {  } { { "decoder47.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/decoder47.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder47 " "Found entity 1: decoder47" {  } { { "decoder47.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/decoder47.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP4-arch_FPGA_EXP4 " "Found design unit 1: FPGA_EXP4-arch_FPGA_EXP4" {  } { { "FPGA_EXP4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP4 " "Found entity 1: FPGA_EXP4" {  } { { "FPGA_EXP4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP4_tb-arch_FPGA_EXP4_tb " "Found design unit 1: FPGA_EXP4_tb-arch_FPGA_EXP4_tb" {  } { { "FPGA_EXP4_tb.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP4_tb " "Found entity 1: FPGA_EXP4_tb" {  } { { "FPGA_EXP4_tb.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch_debounce " "Found design unit 1: debounce-arch_debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/debounce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349171806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP4 " "Elaborating entity \"FPGA_EXP4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666349171837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 Counter4:u3 " "Elaborating entity \"Counter4\" for hierarchy \"Counter4:u3\"" {  } { { "FPGA_EXP4.vhd" "u3" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666349171853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder24 decoder24:u4 " "Elaborating entity \"decoder24\" for hierarchy \"decoder24:u4\"" {  } { { "FPGA_EXP4.vhd" "u4" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666349171853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver driver:u5 " "Elaborating entity \"driver\" for hierarchy \"driver:u5\"" {  } { { "FPGA_EXP4.vhd" "u5" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666349171853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder47 decoder47:u6 " "Elaborating entity \"decoder47\" for hierarchy \"decoder47:u6\"" {  } { { "FPGA_EXP4.vhd" "u6" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666349171853 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COM VCC " "Pin \"COM\" is stuck at VCC" {  } { { "FPGA_EXP4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666349172212 "|FPGA_EXP4|COM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666349172212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666349172275 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666349172575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666349172575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666349172606 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666349172606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666349172606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666349172606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666349172622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 18:46:12 2022 " "Processing ended: Fri Oct 21 18:46:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666349172622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666349172622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666349172622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666349172622 ""}
