;redcode
;assert 1
	SPL 0, <-101
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD #270, 1
	ADD 210, 60
	ADD #270, 1
	ADD #270, 1
	ADD #270, 1
	ADD 270, 60
	SUB #102, -100
	SUB #102, -100
	SLT @0, 29
	SLT #21, @80
	SLT #421, <80
	SUB 41, 11
	SPL <0, 61
	SLT 230, @12
	MOV -7, <-30
	SPL <0, @61
	ADD @127, 106
	SUB <127, 106
	SLT @60, 29
	ADD #270, 1
	ADD #270, 1
	SUB @0, @2
	SUB @0, @2
	MOV -1, <-20
	ADD <127, 106
	SLT -130, 9
	ADD #270, 1
	SUB 65, <11
	MOV -7, <-20
	SUB 17, <702
	MOV -7, <-30
	MOV -7, <-20
	MOV -7, <-20
	SLT 230, @12
	SLT 230, @12
	SLT 230, @12
	ADD 3, @11
	MOV -91, <-25
	CMP -207, <-120
	ADD 3, @11
	SUB 17, <702
	CMP -207, <-120
	SPL 0, <-101
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
