This directory contains optimized OpenCL codes of 8 applications from Rodinia Benchmark suite vs 3.1. All these applications are modified using OpenCL pipes and run on the AWS cloud based Xilinx FPGAs. Please note we are using SDAccel 2017.4. 

These codes can be made to run on Intel FPGAs but with some host and kernel side changes.
