/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [27:0] _04_;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [30:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire [25:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [26:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [11:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [57:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire [18:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [23:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(celloutsig_0_31z[2] ? celloutsig_0_23z : celloutsig_0_8z[2]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? _00_ : in_data[35]);
  assign celloutsig_0_50z = !(celloutsig_0_41z ? celloutsig_0_34z : celloutsig_0_13z);
  assign celloutsig_0_15z = !(celloutsig_0_10z ? celloutsig_0_10z : celloutsig_0_12z[2]);
  assign celloutsig_0_1z = !(_03_ ? in_data[0] : _01_);
  assign celloutsig_0_24z = !(celloutsig_0_16z[9] ? celloutsig_0_10z : celloutsig_0_8z[4]);
  assign celloutsig_0_41z = ~((celloutsig_0_19z | celloutsig_0_27z[9]) & (celloutsig_0_25z | celloutsig_0_34z));
  assign celloutsig_0_10z = ~((celloutsig_0_1z | celloutsig_0_8z[4]) & (celloutsig_0_1z | celloutsig_0_8z[4]));
  assign celloutsig_0_19z = ~((in_data[15] | celloutsig_0_5z[7]) & (celloutsig_0_14z[2] | celloutsig_0_5z[5]));
  assign celloutsig_0_25z = ~((in_data[26] | celloutsig_0_18z) & (celloutsig_0_11z[0] | celloutsig_0_21z[3]));
  reg [2:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 3'h0;
    else _15_ <= in_data[91:89];
  assign { _03_, _00_, _01_ } = _15_;
  reg [27:0] _16_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 28'h0000000;
    else _16_ <= { celloutsig_1_0z[6:5], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign { _04_[27:2], _02_, _04_[0] } = _16_;
  assign celloutsig_0_39z = { _03_, _00_, _01_, celloutsig_0_28z } & { celloutsig_0_35z[0], celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_3z };
  assign celloutsig_0_78z = { celloutsig_0_22z[20:3], celloutsig_0_1z } & celloutsig_0_43z[34:16];
  assign celloutsig_1_0z = in_data[159:136] & in_data[191:168];
  assign celloutsig_1_8z = celloutsig_1_0z[17:11] / { 1'h1, celloutsig_1_3z[4:0], celloutsig_1_1z };
  assign celloutsig_0_20z = { celloutsig_0_5z[13:0], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_12z } / { 1'h1, in_data[47:43], celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_45z = { celloutsig_0_5z[3], celloutsig_0_6z, _03_, _00_, _01_, celloutsig_0_30z, _03_, _00_, _01_ } || { celloutsig_0_35z[1:0], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_56z = { celloutsig_0_6z[8:0], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_50z, celloutsig_0_29z, celloutsig_0_45z, celloutsig_0_32z, celloutsig_0_24z } || { celloutsig_0_22z[20:1], celloutsig_0_50z, celloutsig_0_34z, celloutsig_0_53z };
  assign celloutsig_1_18z = { celloutsig_1_13z[7:5], celloutsig_1_3z } || { celloutsig_1_11z[1:0], celloutsig_1_8z };
  assign celloutsig_0_28z = { celloutsig_0_6z[7:2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_25z } || { celloutsig_0_9z[15:8], celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_29z = celloutsig_0_20z[21:2] || { celloutsig_0_22z[17:3], _03_, _00_, _01_, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_2z = { celloutsig_0_1z, _03_, _00_, _01_, _03_, _00_, _01_ } % { 1'h1, in_data[61:56] };
  assign celloutsig_0_32z = { celloutsig_0_27z[24:22], celloutsig_0_4z } % { 1'h1, celloutsig_0_16z[2:0] };
  assign celloutsig_0_12z = celloutsig_0_9z[12:8] % { 1'h1, in_data[14:13], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_5z[15:4] % { 1'h1, celloutsig_0_20z[11:1] };
  assign celloutsig_0_27z = { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_16z } % { 1'h1, celloutsig_0_20z[27:7], celloutsig_0_12z };
  assign celloutsig_0_34z = & { celloutsig_0_31z, celloutsig_0_22z[24:7] };
  assign celloutsig_1_10z = & { celloutsig_1_9z, celloutsig_1_0z[15:9] };
  assign celloutsig_0_26z = & celloutsig_0_9z[15:10];
  assign celloutsig_0_4z = | { _03_, _00_, _01_, celloutsig_0_1z };
  assign celloutsig_0_53z = | celloutsig_0_6z[9:1];
  assign celloutsig_1_2z = | in_data[128:123];
  assign celloutsig_1_9z = | in_data[145:137];
  assign celloutsig_0_18z = | in_data[23:14];
  assign celloutsig_0_23z = | { celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_7z = ^ { celloutsig_0_2z[4:3], _03_, _00_, _01_, celloutsig_0_4z };
  assign celloutsig_0_79z = ^ { celloutsig_0_43z[15:11], celloutsig_0_56z };
  assign celloutsig_1_15z = ^ celloutsig_1_0z;
  assign celloutsig_0_13z = ^ { celloutsig_0_9z[0], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_31z = { celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_19z } >> { celloutsig_0_16z[3:0], celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_26z };
  assign celloutsig_0_5z = { in_data[70:59], celloutsig_0_2z } >> { celloutsig_0_1z, _03_, _00_, _01_, celloutsig_0_2z, celloutsig_0_1z, _03_, _00_, _01_, celloutsig_0_1z, _03_, _00_, _01_ };
  assign celloutsig_0_6z = { celloutsig_0_5z[16:10], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } >> in_data[30:21];
  assign celloutsig_1_3z = in_data[133:128] >> { in_data[190], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_5z[5:1] >> _04_[8:4];
  assign celloutsig_1_13z = { in_data[188:183], celloutsig_1_11z } >> { celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_12z } >> in_data[70:65];
  assign celloutsig_0_17z = celloutsig_0_2z[4:1] >> celloutsig_0_16z[8:5];
  assign celloutsig_0_35z = { celloutsig_0_6z[8:7], celloutsig_0_4z } ^ in_data[34:32];
  assign celloutsig_0_38z = { celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_28z } ^ celloutsig_0_9z[15:4];
  assign celloutsig_0_43z = { celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_39z, celloutsig_0_10z, celloutsig_0_38z, celloutsig_0_39z } ^ { celloutsig_0_27z[26:8], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_24z };
  assign celloutsig_0_8z = { celloutsig_0_5z[14], celloutsig_0_2z } ^ { celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_5z = { in_data[109:104], celloutsig_1_4z } ^ celloutsig_1_0z[21:15];
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_8z, _03_, _00_, _01_, _03_, _00_, _01_, celloutsig_0_4z, celloutsig_0_3z } ^ { in_data[95:93], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_0z[8:6], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } ^ { celloutsig_1_0z[14:8], celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_11z = celloutsig_0_2z[5:3] ^ { _03_, _00_, _01_ };
  assign celloutsig_0_16z = { celloutsig_0_5z[10:6], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_3z } ^ in_data[15:6];
  assign celloutsig_0_22z = { celloutsig_0_5z[17:4], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_11z } ^ { celloutsig_0_2z[4:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_1_1z = ~((in_data[139] & in_data[141]) | (celloutsig_1_0z[7] & in_data[184]));
  assign celloutsig_1_4z = ~((in_data[188] & in_data[120]) | (celloutsig_1_1z & celloutsig_1_2z));
  assign celloutsig_0_30z = ~((celloutsig_0_8z[0] & celloutsig_0_13z) | (celloutsig_0_27z[26] & celloutsig_0_27z[17]));
  assign _04_[1] = _02_;
  assign { out_data[128], out_data[116:96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
