Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan  7 16:43:21 2025
| Host         : LAPTOP-JN7345HR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_processor_control_sets_placed.rpt
| Design       : mips_processor
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             480 |          235 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | reg_file/E[0]                      | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                    | reset_IBUF       |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG |                                    |                  |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG | dmem/mem_write                     |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | reg_file/registers[10][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | reg_file/registers[11][31]_i_1_n_0 | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | reg_file/registers[16][31]_i_1_n_0 | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | reg_file/registers[17][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | reg_file/registers[18][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | reg_file/registers[1][31]_i_1_n_0  | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | reg_file/registers[25][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | reg_file/registers[26][31]_i_1_n_0 | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | reg_file/registers[19][31]_i_1_n_0 | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | reg_file/registers[24][31]_i_1_n_0 | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | reg_file/registers[27][31]_i_1_n_0 | reset_IBUF       |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | reg_file/registers[8][31]_i_1_n_0  | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | reg_file/registers[9][31]_i_1_n_0  | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | reg_file/registers[2][31]_i_1_n_0  | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | reg_file/registers[3][31]_i_1_n_0  | reset_IBUF       |               14 |             32 |         2.29 |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+


