
##############################################
# Settings for ALU example
##############################################
---

# generate the rtl (from chisel for example)
generate_rtl: "true"
generate_command: "sbt 'runMain ShiftRegister --o=rtl'" # this requires sbt and firtool

# design path, relative to Asterism root directory, not this directory
design_path: "examples/shift_register_chisel"
rtl_path: "examples/shift_register_chisel/rtl"

# generated design settings
top_level_file: "ShiftRegister.sv"
top_level_module: "ShiftRegister"
clock_signal: "clock"
reset_signal: "reset"

# copy a file into synthesis directory?
file_copy_enable: "false"
file_copy_source: "/dev/null"
file_copy_dest: "/dev/null"

# delimiters for parameter files
use_parameters: "true"
param_target_file: "src/main/scala/ShiftRegister.scala"
start_delimiter: "new ShiftRegister("
stop_delimiter: ")"

# optionnal target-specific bounds (in MHz) to speed up fmax search
xc7a100t-csg324-1:
  fmax_lower_bound: 650
  fmax_upper_bound: 1000
...
