module ssd(
    input clk,
    input enter,
    input [3:0] switch_test,
    output reg [3:0] AN,
    output [7:0] seven_out
    );

initial AN = 4'b0111;
reg [3:0] seven_in;
reg [1:0] count = 0;

binary_to_segment disp0(seven_in,seven_out);

always @(posedge clk) begin

	AN <= 4'b0111;
	seven_in <= switch_test;
	
end

endmodule
