// Seed: 803137846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = 1 - 1'b0;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11 = id_10;
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9,
    input wand id_10,
    output wor id_11,
    output tri1 id_12,
    input wire id_13
);
  assign id_11 = 1;
  wire id_15;
  wire id_16;
  assign id_1 = 1;
  wire id_17;
  wire  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  wire id_38;
  assign id_27 = id_28;
  wire id_39;
  wire id_40;
  module_0(
      id_40, id_15, id_36, id_36
  ); id_41 :
  assert property (@(1 or posedge 1 ^ 1) 1)
  else begin
    id_20 = (1);
  end
  tri1 id_42 = 1;
  wire id_43;
endmodule
