Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\ipcore_dir\p_multiplier.v" into library work
Parsing module <p_multiplier>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd" into library work
Parsing entity <TLB>.
Parsing architecture <Behavioral> of entity <tlb>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Rom.vhd" into library work
Parsing entity <Rom>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" into library work
Parsing entity <Device_Ram2>.
Parsing architecture <Behavioral> of entity <device_ram2>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" into library work
Parsing entity <Device_Ram1>.
Parsing architecture <Behavioral> of entity <device_ram1>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" into library work
Parsing entity <Device_Flash>.
Parsing architecture <Behavioral> of entity <device_flash>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_COM.vhd" into library work
Parsing entity <Device_COM>.
Parsing architecture <Behavioral> of entity <device_com>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\RegistersFile.vhd" into library work
Parsing entity <RegistersFile>.
Parsing architecture <Behavioral> of entity <registersfile>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\p_MUL.vhd" into library work
Parsing entity <p_MUL>.
Parsing architecture <Behavioral> of entity <p_mul>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" into library work
Parsing entity <mm_manager>.
Parsing architecture <Behavioral> of entity <mm_manager>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Extend.vhd" into library work
Parsing entity <Extend>.
Parsing architecture <Behavioral> of entity <extend>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" into library work
Parsing entity <Controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Clock.vhd" into library work
Parsing entity <Clock>.
Parsing architecture <Behavioral> of entity <clock>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 379: ctrl_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 381: mm_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 383: reg_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 385: host_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 387: cp0_bitmap should be on the sensitivity list of the process

Elaborating entity <Clock> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Clock.vhd" Line 81. Case statement is complete. others clause is never selected

Elaborating entity <mm_manager> (architecture <Behavioral>) from library <work>.

Elaborating entity <TLB> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd" Line 114. Case statement is complete. others clause is never selected

Elaborating entity <Rom> (architecture <Behavioral>) from library <work>.

Elaborating entity <Device_Ram1> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" Line 94. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" Line 109. Case statement is complete. others clause is never selected

Elaborating entity <Device_Ram2> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" Line 94. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" Line 109. Case statement is complete. others clause is never selected

Elaborating entity <Device_Flash> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" Line 217. Case statement is complete. others clause is never selected

Elaborating entity <Device_COM> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_COM.vhd" Line 74: com_statusx should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" Line 463. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" Line 501. Case statement is complete. others clause is never selected

Elaborating entity <RegistersFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <p_MUL> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module p_multiplier

Elaborating module <p_multiplier>.
Back to vhdl to continue elaboration

Elaborating entity <Controller> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 621. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 834. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 906. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 930. Case statement is complete. others clause is never selected

Elaborating entity <Extend> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 586: sw should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 624. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 643. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 663. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 666. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 754. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 764. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 808. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 822. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 883. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 910: index should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 912: entrylo0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 914: entrylo1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 916: badvaddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 918: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 920: entryhi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 922: compare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 924: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 926: cause should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 928: epc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 930: ebase should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 932: lo should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 934: hi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 936: pc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 938: rpc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 940: aluout should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 941. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 947: index should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 949: entrylo0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 951: entrylo1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 953: badvaddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 955: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 957: entryhi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 959: compare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 961: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 963: cause should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 965: epc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 967: ebase should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 969: lo should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 971: hi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 973: pc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 975: rpc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 977: aluout should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 978. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 989: pcwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 991: iord should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 993: tlbwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 995: memread should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 997: memwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 999: memdatasrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1001: memaddrsrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1003: irwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1005: regdst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1007: regdatasrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1009: regwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1011: alusrca should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1013: alusrcb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1015: pcsrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1017: pcwritecond should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1019: hisrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1021: losrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1023: hiwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1025: lowrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1027: aluop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1029: extendop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1031: aluoutwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1033: rpcwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1035: cp0write should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1037: exc_code should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1039: epcwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1041: set_cause should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1043: set_exl should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1044: rm_exl should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1045: exp_type should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1047: cause_ip should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1049: timer_int should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1050: com_int should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1052: mem_error should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1063: instructions should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1065: instructions should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1071: data_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1073: data_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1077: data_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1079: data_out should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1081. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1086: regdstx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1089: regdatasrcx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1091: regdatasrcx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1093: regdata1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1095: regdata1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1097: regdata2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1099: regdata2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1107: alusrcax should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1109: alusrcax should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1113: alusrcbx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1115: alusrcbx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1120: aluresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1122: aluresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1127: mul_start should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1128: mul_ready should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1133: mulresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1135: mulresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1137: mulresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1139: mulresult should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1140. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1147: immediate should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1149: immediate should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1151: c should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1153: c should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1154. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd".
    Found 32-bit register for signal <Count>.
    Found 32-bit register for signal <Index>.
    Found 32-bit register for signal <EntryLo0>.
    Found 32-bit register for signal <EntryLo1>.
    Found 32-bit register for signal <EntryHi>.
    Found 32-bit register for signal <Cause>.
    Found 32-bit register for signal <EPC>.
    Found 32-bit register for signal <Status>.
    Found 32-bit register for signal <EBase>.
    Found 1-bit register for signal <d_state>.
    Found 1-bit register for signal <timer_Int>.
    Found 1-bit register for signal <enable_debug>.
    Found 32-bit register for signal <ALUOut>.
    Found 32-bit register for signal <instructions>.
    Found 32-bit register for signal <RPC>.
    Found 32-bit register for signal <HI>.
    Found 32-bit register for signal <LO>.
    Found 1-bit register for signal <PC<31>>.
    Found 1-bit register for signal <PC<30>>.
    Found 1-bit register for signal <PC<29>>.
    Found 1-bit register for signal <PC<28>>.
    Found 1-bit register for signal <PC<27>>.
    Found 1-bit register for signal <PC<26>>.
    Found 1-bit register for signal <PC<25>>.
    Found 1-bit register for signal <PC<24>>.
    Found 1-bit register for signal <PC<23>>.
    Found 1-bit register for signal <PC<22>>.
    Found 1-bit register for signal <PC<21>>.
    Found 1-bit register for signal <PC<20>>.
    Found 1-bit register for signal <PC<19>>.
    Found 1-bit register for signal <PC<18>>.
    Found 1-bit register for signal <PC<17>>.
    Found 1-bit register for signal <PC<16>>.
    Found 1-bit register for signal <PC<15>>.
    Found 1-bit register for signal <PC<14>>.
    Found 1-bit register for signal <PC<13>>.
    Found 1-bit register for signal <PC<12>>.
    Found 1-bit register for signal <PC<11>>.
    Found 1-bit register for signal <PC<10>>.
    Found 1-bit register for signal <PC<9>>.
    Found 1-bit register for signal <PC<8>>.
    Found 1-bit register for signal <PC<7>>.
    Found 1-bit register for signal <PC<6>>.
    Found 1-bit register for signal <PC<5>>.
    Found 1-bit register for signal <PC<4>>.
    Found 1-bit register for signal <PC<3>>.
    Found 1-bit register for signal <PC<2>>.
    Found 1-bit register for signal <PC<1>>.
    Found 1-bit register for signal <PC<0>>.
    Found 32-bit adder for signal <Count[31]_GND_5_o_add_9_OUT> created at line 549.
    Found 32-bit adder for signal <EBase[31]_GND_5_o_add_27_OUT> created at line 623.
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_69_OUT<31:0>> created at line 882.
    Found 16-bit 7-to-1 multiplexer for signal <SW[10]_GND_5_o_wide_mux_7_OUT> created at line 377.
    Found 32-bit 7-to-1 multiplexer for signal <PCSrc[2]_PC[31]_wide_mux_16_OUT> created at line 590.
    Found 32-bit 8-to-1 multiplexer for signal <PCWriteCond[2]_EBase[31]_wide_mux_28_OUT> created at line 588.
    Found 32-bit 4-to-1 multiplexer for signal <ALUResult[1]_RegData2[7]_wide_mux_35_OUT> created at line 654.
    Found 5-bit 4-to-1 multiplexer for signal <RegDstx> created at line 684.
    Found 32-bit 4-to-1 multiplexer for signal <ALUResult[1]_GND_5_o_wide_mux_44_OUT> created at line 725.
    Found 32-bit 3-to-1 multiplexer for signal <instructions[27]_Data_out[31]_wide_mux_48_OUT> created at line 723.
    Found 32-bit 8-to-1 multiplexer for signal <RegDataSrcx> created at line 714.
    Found 32-bit 4-to-1 multiplexer for signal <ALUSrcAx> created at line 783.
    Found 16-bit 16-to-1 multiplexer for signal <SW[3]_ALUOut[15]_wide_mux_90_OUT> created at line 908.
    Found 16-bit 16-to-1 multiplexer for signal <SW[3]_ALUOut[31]_wide_mux_91_OUT> created at line 945.
    Found 16-bit 32-to-1 multiplexer for signal <ctrl_bitmap> created at line 987.
    Found 16-bit 8-to-1 multiplexer for signal <SW[2]_RegData2[31]_wide_mux_100_OUT> created at line 1084.
    Found 16-bit 4-to-1 multiplexer for signal <SW[1]_MULResult[63]_wide_mux_106_OUT> created at line 1131.
    Found 16-bit 4-to-1 multiplexer for signal <SW[1]_C[31]_wide_mux_108_OUT> created at line 1145.
    Found 16-bit 7-to-1 multiplexer for signal <host_bitmap> created at line 1060.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 483 D-type flip-flop(s).
	inferred  79 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <Clock>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Clock.vhd".
    Summary:
	no macro.
Unit <Clock> synthesized.

Synthesizing Unit <mm_manager>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd".
WARNING:Xst:647 - Input <Status<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <mem_error>.
    Found 32-bit register for signal <BadVAddr>.
    Found 1-bit register for signal <ram1Read>.
    Found 1-bit register for signal <ram1Write>.
    Found 1-bit register for signal <ram2Read>.
    Found 1-bit register for signal <ram2Write>.
    Found 1-bit register for signal <flashRead>.
    Found 1-bit register for signal <flashWrite>.
    Found 1-bit register for signal <comRead>.
    Found 1-bit register for signal <comWrite>.
    Found 32-bit register for signal <Data_out>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_307>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_308>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_309>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_310>.
    Found 1-bit register for signal <ready>.
    Found 4-bit register for signal <bitmapx>.
    Found 8x1-bit Read Only RAM for signal <flag[2]_GND_280_o_Mux_54_o>
    Found 16x7-bit Read Only RAM for signal <DYP1>
    Found 1-bit 7-to-1 multiplexer for signal <flag[2]_GND_7_o_Mux_24_o> created at line 358.
    Found 16-bit 4-to-1 multiplexer for signal <SW[5]_PWR_7_o_wide_mux_64_OUT> created at line 473.
    Found 4-bit 5-to-1 multiplexer for signal <_n0243> created at line 358.
    Found 1-bit tristate buffer for signal <bitmapx<3>> created at line 326
    Found 1-bit tristate buffer for signal <bitmapx<2>> created at line 326
    Found 1-bit tristate buffer for signal <bitmapx<1>> created at line 326
    Found 1-bit tristate buffer for signal <bitmapx<0>> created at line 326
    Found 32-bit comparator lessequal for signal <n0000> created at line 318
    Found 32-bit comparator lessequal for signal <n0002> created at line 318
    Found 32-bit comparator lessequal for signal <n0005> created at line 319
    Found 32-bit comparator lessequal for signal <n0007> created at line 320
    Found 32-bit comparator lessequal for signal <n0009> created at line 320
    Found 32-bit comparator lessequal for signal <n0012> created at line 321
    Found 32-bit comparator lessequal for signal <n0014> created at line 321
    Summary:
	inferred   2 RAM(s).
	inferred  83 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <mm_manager> synthesized.

Synthesizing Unit <TLB>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd".
WARNING:Xst:647 - Input <Index<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryHi<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 63-bit register for signal <tlb<15>>.
    Found 63-bit register for signal <tlb<14>>.
    Found 63-bit register for signal <tlb<13>>.
    Found 63-bit register for signal <tlb<12>>.
    Found 63-bit register for signal <tlb<11>>.
    Found 63-bit register for signal <tlb<10>>.
    Found 63-bit register for signal <tlb<9>>.
    Found 63-bit register for signal <tlb<8>>.
    Found 63-bit register for signal <tlb<7>>.
    Found 63-bit register for signal <tlb<6>>.
    Found 63-bit register for signal <tlb<5>>.
    Found 63-bit register for signal <tlb<4>>.
    Found 63-bit register for signal <tlb<3>>.
    Found 63-bit register for signal <tlb<2>>.
    Found 63-bit register for signal <tlb<1>>.
    Found 63-bit register for signal <tlb<0>>.
INFO:Xst:3019 - HDL ADVISOR - 1008 flip-flops were inferred for signal <tlb>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 63-bit 16-to-1 multiplexer for signal <n1090> created at line 112.
    Found 16-bit 4-to-1 multiplexer for signal <bitmap> created at line 104.
    Found 32-bit comparator lessequal for signal <n0000> created at line 59
    Found 32-bit comparator greater for signal <Vaddr[31]_PWR_8_o_LessThan_2_o> created at line 59
    Summary:
	inferred 1008 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <TLB> synthesized.

Synthesizing Unit <Rom>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Rom.vhd".
WARNING:Xst:647 - Input <Paddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <Rom> synthesized.

Synthesizing Unit <Device_Ram1>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd".
    Found 1-bit register for signal <Ram1_Ready>.
    Found 1-bit register for signal <Ram1OE>.
    Found 1-bit register for signal <Ram1WE>.
    Found 3-bit register for signal <Ram1_State>.
    Found 20-bit register for signal <Ram1Addr>.
    Found 32-bit register for signal <Ram1_State[2]_dff_12_OUT>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_126>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_127>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_128>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_129>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_130>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_131>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_132>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_133>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_134>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_135>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_136>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_137>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_138>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_139>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_140>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_141>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_142>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_143>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_144>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_145>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_146>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_147>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_148>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_149>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_150>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_151>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_152>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_153>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_154>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_155>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_156>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_157>.
    Found 1-bit register for signal <Ram1EN>.
    Found finite state machine <FSM_0> for signal <Ram1_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_Ram1Write_OR_32_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ram1_init                                      |
    | Power Up State     | ram1_init                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram1Data<31>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<30>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<29>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<28>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<27>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<26>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<25>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<24>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<23>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<22>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<21>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<20>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<19>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<18>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<17>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<16>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<15>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<14>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<13>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<12>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<11>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<10>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<9>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<8>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<7>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<6>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<5>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<4>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<3>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<2>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<1>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<0>> created at line 54
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Ram1> synthesized.

Synthesizing Unit <Device_Ram2>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd".
    Found 1-bit register for signal <Ram2_Ready>.
    Found 1-bit register for signal <Ram2OE>.
    Found 1-bit register for signal <Ram2WE>.
    Found 3-bit register for signal <Ram2_State>.
    Found 20-bit register for signal <Ram2Addr>.
    Found 32-bit register for signal <Ram2_State[2]_dff_12_OUT>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_162>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_163>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_164>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_165>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_166>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_167>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_168>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_169>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_170>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_171>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_172>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_173>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_174>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_175>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_176>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_177>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_178>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_179>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_180>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_181>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_182>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_183>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_184>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_185>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_186>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_187>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_188>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_189>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_190>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_191>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_192>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_193>.
    Found 1-bit register for signal <Ram2EN>.
    Found finite state machine <FSM_1> for signal <Ram2_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_Ram2Write_OR_33_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ram2_init                                      |
    | Power Up State     | ram2_init                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram2Data<31>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<30>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<29>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<28>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<27>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<26>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<25>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<24>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<23>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<22>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<21>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<20>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<19>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<18>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<17>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<16>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<15>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<14>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<13>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<12>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<11>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<10>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<9>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<8>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<7>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<6>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<5>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<4>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<3>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<2>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<1>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<0>> created at line 54
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Ram2> synthesized.

Synthesizing Unit <Device_Flash>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd".
WARNING:Xst:647 - Input <Paddr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <FlashOE>.
    Found 2-bit register for signal <cond_flash>.
    Found 5-bit register for signal <flash_state>.
    Found 16-bit register for signal <flash_state[4]_dff_21_OUT>.
    Found 23-bit register for signal <FlashAddr>.
    Found 32-bit register for signal <Data_out>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_243>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_244>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_245>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_246>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_247>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_248>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_249>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_250>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_251>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_252>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_253>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_254>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_255>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_256>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_257>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_258>.
    Found 1-bit register for signal <Flash_Ready>.
    Found 1-bit register for signal <FlashWE>.
    Found finite state machine <FSM_2> for signal <flash_state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_FlashWrite_OR_34_o (positive)              |
    | Reset type         | asynchronous                                   |
    | Reset State        | flash_init                                     |
    | Power Up State     | flash_init                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <Paddr[22]_GND_143_o_add_7_OUT> created at line 150.
    Found 2-bit adder for signal <cond_flash[1]_GND_143_o_add_10_OUT> created at line 158.
    Found 4x1-bit Read Only RAM for signal <cond_flash[1]_GND_144_o_Mux_29_o>
    Found 1-bit tristate buffer for signal <FlashData<15>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<14>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<13>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<12>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<11>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<10>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<9>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<8>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<7>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<6>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<5>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<4>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<3>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<2>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<1>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<0>> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Flash> synthesized.

Synthesizing Unit <Device_COM>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_COM.vhd".
    Found 2-bit register for signal <com_statusx>.
    Found 1-bit register for signal <wrn>.
    Found 32-bit register for signal <fr_state[2]_dff_14_OUT>.
    Found 1-bit register for signal <COM_Ready>.
    Found 32-bit register for signal <Data_out>.
    Found 3-bit register for signal <fr_state>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_262>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_263>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_264>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_265>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_266>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_267>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_268>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_269>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_270>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_271>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_272>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_273>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_274>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_275>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_276>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_277>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_278>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_279>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_280>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_281>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_282>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_283>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_284>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_285>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_286>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_287>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_288>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_289>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_290>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_291>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_292>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_293>.
    Found 1-bit register for signal <rdn>.
INFO:Xst:1799 - State recv2 is never reached in FSM <fr_state>.
    Found finite state machine <FSM_3> for signal <fr_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | COM_Write_rst_OR_52_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | com_init                                       |
    | Power Up State     | com_init                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram1Data<31>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<30>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<29>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<28>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<27>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<26>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<25>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<24>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<23>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<22>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<21>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<20>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<19>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<18>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<17>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<16>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<15>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<14>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<13>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<12>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<11>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<10>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<9>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<8>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<7>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<6>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<5>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<4>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<3>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<2>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<1>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<0>> created at line 64
    Found 1-bit tristate buffer for signal <bitmap<3>> created at line 144
    Found 1-bit tristate buffer for signal <bitmap<2>> created at line 144
    Found 1-bit tristate buffer for signal <bitmap<1>> created at line 144
    Found 1-bit tristate buffer for signal <bitmap<0>> created at line 144
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred  36 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_COM> synthesized.

Synthesizing Unit <RegistersFile>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\RegistersFile.vhd".
    Found 32-bit register for signal <reg<30>>.
    Found 32-bit register for signal <reg<29>>.
    Found 32-bit register for signal <reg<28>>.
    Found 32-bit register for signal <reg<27>>.
    Found 32-bit register for signal <reg<26>>.
    Found 32-bit register for signal <reg<25>>.
    Found 32-bit register for signal <reg<24>>.
    Found 32-bit register for signal <reg<23>>.
    Found 32-bit register for signal <reg<22>>.
    Found 32-bit register for signal <reg<21>>.
    Found 32-bit register for signal <reg<20>>.
    Found 32-bit register for signal <reg<19>>.
    Found 32-bit register for signal <reg<18>>.
    Found 32-bit register for signal <reg<17>>.
    Found 32-bit register for signal <reg<16>>.
    Found 32-bit register for signal <reg<15>>.
    Found 32-bit register for signal <reg<14>>.
    Found 32-bit register for signal <reg<13>>.
    Found 32-bit register for signal <reg<12>>.
    Found 32-bit register for signal <reg<11>>.
    Found 32-bit register for signal <reg<10>>.
    Found 32-bit register for signal <reg<9>>.
    Found 32-bit register for signal <reg<8>>.
    Found 32-bit register for signal <reg<7>>.
    Found 32-bit register for signal <reg<6>>.
    Found 32-bit register for signal <reg<5>>.
    Found 32-bit register for signal <reg<4>>.
    Found 32-bit register for signal <reg<3>>.
    Found 32-bit register for signal <reg<2>>.
    Found 32-bit register for signal <reg<1>>.
    Found 32-bit register for signal <reg<31>>.
    Found 32-bit 32-to-1 multiplexer for signal <RegData1> created at line 56.
    Found 32-bit 32-to-1 multiplexer for signal <RegData2> created at line 57.
    Found 32-bit 32-to-1 multiplexer for signal <n0142> created at line 74.
    WARNING:Xst:2404 -  FFs/Latches <reg<0><1:32>> (without init value) have a constant value of 0 in block <RegistersFile>.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RegistersFile> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\ALU.vhd".
    Found 32-bit adder for signal <srcA[31]_srcB[31]_add_0_OUT> created at line 49.
    Found 32-bit subtractor for signal <GND_294_o_GND_294_o_sub_2_OUT<31:0>> created at line 51.
    Found 32-bit shifter logical left for signal <srcA[31]_srcB[31]_shift_left_6_OUT> created at line 61
    Found 32-bit shifter arithmetic right for signal <srcA[31]_srcB[31]_shift_right_7_OUT> created at line 63
    Found 32-bit shifter logical right for signal <srcA[31]_srcB[31]_shift_right_8_OUT> created at line 65
    Found 32-bit 13-to-1 multiplexer for signal <result> created at line 47.
    Found 32-bit comparator greater for signal <srcB[31]_srcA[31]_LessThan_11_o> created at line 69
    Found 32-bit comparator equal for signal <srcA[31]_srcB[31]_equal_14_o> created at line 75
    Found 32-bit comparator greater for signal <srcA[31]_srcB[31]_LessThan_15_o> created at line 77
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <p_MUL>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\p_MUL.vhd".
    Found 64-bit register for signal <R>.
    Found 1-bit register for signal <ready>.
    Found 4-bit register for signal <condi>.
    Found 4-bit adder for signal <condi[3]_GND_297_o_add_5_OUT> created at line 82.
    Found 4-bit comparator greater for signal <condi[3]_PWR_348_o_LessThan_1_o> created at line 75
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <p_MUL> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd".
WARNING:Xst:647 - Input <Status<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<14:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <g_state>.
    Found 1-bit register for signal <PCWrite>.
    Found 1-bit register for signal <IorD>.
    Found 1-bit register for signal <TLBWrite>.
    Found 1-bit register for signal <MemRead>.
    Found 1-bit register for signal <MemWrite>.
    Found 1-bit register for signal <MemDataSrc>.
    Found 2-bit register for signal <MemAddrSrc>.
    Found 1-bit register for signal <IRWrite>.
    Found 2-bit register for signal <RegDst>.
    Found 3-bit register for signal <RegDataSrc>.
    Found 1-bit register for signal <RegWrite>.
    Found 2-bit register for signal <ALUSrcA>.
    Found 3-bit register for signal <ALUSrcB>.
    Found 4-bit register for signal <ALUOp>.
    Found 3-bit register for signal <ExtendOp>.
    Found 3-bit register for signal <PCSrc>.
    Found 3-bit register for signal <PCWriteCond>.
    Found 1-bit register for signal <HISrc>.
    Found 1-bit register for signal <LOSrc>.
    Found 1-bit register for signal <HIWrite>.
    Found 1-bit register for signal <LOWrite>.
    Found 1-bit register for signal <ALUOutWrite>.
    Found 1-bit register for signal <RPCWrite>.
    Found 1-bit register for signal <CP0Write>.
    Found 5-bit register for signal <exc_code>.
    Found 1-bit register for signal <EPCWrite>.
    Found 1-bit register for signal <MUL_start>.
    Found 1-bit register for signal <set_Cause>.
    Found 1-bit register for signal <set_EXL>.
    Found 1-bit register for signal <rm_EXL>.
    Found 6-bit register for signal <cause_IP>.
    Found 1-bit register for signal <EXP_type>.
    Found finite state machine <FSM_4> for signal <g_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 115                                            |
    | Inputs             | 41                                             |
    | Outputs            | 26                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | initialize                                     |
    | Power Up State     | initialize                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  57 D-type flip-flop(s).
	inferred 107 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controller> synthesized.

Synthesizing Unit <Extend>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Extend.vhd".
    Found 32-bit 7-to-1 multiplexer for signal <immediate> created at line 43.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Extend> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port Read Only RAM                 : 1
 16x7-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 287
 1-bit register                                        : 196
 16-bit register                                       : 1
 2-bit register                                        : 6
 20-bit register                                       : 2
 23-bit register                                       : 1
 3-bit register                                        : 5
 32-bit register                                       : 54
 4-bit register                                        : 3
 5-bit register                                        : 1
 6-bit register                                        : 1
 63-bit register                                       : 16
 64-bit register                                       : 1
# Comparators                                          : 13
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 8
 4-bit comparator greater                              : 1
# Multiplexers                                         : 276
 1-bit 2-to-1 multiplexer                              : 54
 1-bit 7-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 23
 16-bit 32-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 7-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 22
 23-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 38
 32-bit 2-to-1 multiplexer                             : 60
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 17
 4-bit 5-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 31
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 63-bit 16-to-1 multiplexer                            : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Tristates                                            : 120
 1-bit tristate buffer                                 : 120
# FSMs                                                 : 5
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/p_multiplier.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <p_multiplier> for timing and area information for instance <m>.
INFO:Xst:2261 - The FF/Latch <Ram1_State[2]_clk_DFF_126> in Unit <u3> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram1_State[2]_clk_DFF_127> <Ram1_State[2]_clk_DFF_128> <Ram1_State[2]_clk_DFF_131> <Ram1_State[2]_clk_DFF_129> <Ram1_State[2]_clk_DFF_130> <Ram1_State[2]_clk_DFF_132> <Ram1_State[2]_clk_DFF_133> <Ram1_State[2]_clk_DFF_134> <Ram1_State[2]_clk_DFF_135> <Ram1_State[2]_clk_DFF_136> <Ram1_State[2]_clk_DFF_137> <Ram1_State[2]_clk_DFF_140> <Ram1_State[2]_clk_DFF_138> <Ram1_State[2]_clk_DFF_139> <Ram1_State[2]_clk_DFF_141> <Ram1_State[2]_clk_DFF_142> <Ram1_State[2]_clk_DFF_143> <Ram1_State[2]_clk_DFF_144> <Ram1_State[2]_clk_DFF_145> <Ram1_State[2]_clk_DFF_146> <Ram1_State[2]_clk_DFF_149> <Ram1_State[2]_clk_DFF_147> <Ram1_State[2]_clk_DFF_148> <Ram1_State[2]_clk_DFF_150> <Ram1_State[2]_clk_DFF_151> <Ram1_State[2]_clk_DFF_152> <Ram1_State[2]_clk_DFF_153> <Ram1_State[2]_clk_DFF_154> <Ram1_State[2]_clk_DFF_155> <Ram1_State[2]_clk_DFF_156> <Ram1_State[2]_clk_DFF_157> 
INFO:Xst:2261 - The FF/Latch <Ram2_State[2]_clk_DFF_162> in Unit <u4> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram2_State[2]_clk_DFF_163> <Ram2_State[2]_clk_DFF_164> <Ram2_State[2]_clk_DFF_167> <Ram2_State[2]_clk_DFF_165> <Ram2_State[2]_clk_DFF_166> <Ram2_State[2]_clk_DFF_168> <Ram2_State[2]_clk_DFF_169> <Ram2_State[2]_clk_DFF_170> <Ram2_State[2]_clk_DFF_171> <Ram2_State[2]_clk_DFF_172> <Ram2_State[2]_clk_DFF_173> <Ram2_State[2]_clk_DFF_176> <Ram2_State[2]_clk_DFF_174> <Ram2_State[2]_clk_DFF_175> <Ram2_State[2]_clk_DFF_177> <Ram2_State[2]_clk_DFF_178> <Ram2_State[2]_clk_DFF_179> <Ram2_State[2]_clk_DFF_180> <Ram2_State[2]_clk_DFF_181> <Ram2_State[2]_clk_DFF_182> <Ram2_State[2]_clk_DFF_185> <Ram2_State[2]_clk_DFF_183> <Ram2_State[2]_clk_DFF_184> <Ram2_State[2]_clk_DFF_186> <Ram2_State[2]_clk_DFF_187> <Ram2_State[2]_clk_DFF_188> <Ram2_State[2]_clk_DFF_189> <Ram2_State[2]_clk_DFF_190> <Ram2_State[2]_clk_DFF_191> <Ram2_State[2]_clk_DFF_192> <Ram2_State[2]_clk_DFF_193> 
INFO:Xst:2261 - The FF/Latch <flash_state[4]_clk_DFF_251> in Unit <u5> is equivalent to the following 15 FFs/Latches, which will be removed : <flash_state[4]_clk_DFF_243> <flash_state[4]_clk_DFF_244> <flash_state[4]_clk_DFF_245> <flash_state[4]_clk_DFF_246> <flash_state[4]_clk_DFF_247> <flash_state[4]_clk_DFF_248> <flash_state[4]_clk_DFF_249> <flash_state[4]_clk_DFF_250> <flash_state[4]_clk_DFF_252> <flash_state[4]_clk_DFF_253> <flash_state[4]_clk_DFF_254> <flash_state[4]_clk_DFF_255> <flash_state[4]_clk_DFF_258> <flash_state[4]_clk_DFF_256> <flash_state[4]_clk_DFF_257> 
INFO:Xst:2261 - The FF/Latch <Data_out_8> in Unit <u6> is equivalent to the following 23 FFs/Latches, which will be removed : <Data_out_9> <Data_out_10> <Data_out_11> <Data_out_12> <Data_out_13> <Data_out_14> <Data_out_15> <Data_out_16> <Data_out_17> <Data_out_18> <Data_out_19> <Data_out_20> <Data_out_21> <Data_out_22> <Data_out_23> <Data_out_24> <Data_out_25> <Data_out_26> <Data_out_27> <Data_out_28> <Data_out_29> <Data_out_30> <Data_out_31> 
INFO:Xst:2261 - The FF/Latch <fr_state[2]_clk_DFF_263> in Unit <u6> is equivalent to the following 31 FFs/Latches, which will be removed : <fr_state[2]_clk_DFF_262> <fr_state[2]_clk_DFF_264> <fr_state[2]_clk_DFF_265> <fr_state[2]_clk_DFF_268> <fr_state[2]_clk_DFF_266> <fr_state[2]_clk_DFF_267> <fr_state[2]_clk_DFF_271> <fr_state[2]_clk_DFF_269> <fr_state[2]_clk_DFF_270> <fr_state[2]_clk_DFF_274> <fr_state[2]_clk_DFF_272> <fr_state[2]_clk_DFF_273> <fr_state[2]_clk_DFF_275> <fr_state[2]_clk_DFF_276> <fr_state[2]_clk_DFF_279> <fr_state[2]_clk_DFF_277> <fr_state[2]_clk_DFF_278> <fr_state[2]_clk_DFF_282> <fr_state[2]_clk_DFF_280> <fr_state[2]_clk_DFF_281> <fr_state[2]_clk_DFF_285> <fr_state[2]_clk_DFF_283> <fr_state[2]_clk_DFF_284> <fr_state[2]_clk_DFF_286> <fr_state[2]_clk_DFF_287> <fr_state[2]_clk_DFF_290> <fr_state[2]_clk_DFF_288> <fr_state[2]_clk_DFF_289> <fr_state[2]_clk_DFF_291> <fr_state[2]_clk_DFF_292> <fr_state[2]_clk_DFF_293> 
INFO:Xst:2261 - The FF/Latch <flag[2]_clk_cpu_DFF_307> in Unit <u1> is equivalent to the following 3 FFs/Latches, which will be removed : <flag[2]_clk_cpu_DFF_308> <flag[2]_clk_cpu_DFF_309> <flag[2]_clk_cpu_DFF_310> 
WARNING:Xst:1710 - FF/Latch <Data_out_8> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Data_out<31:8>> (without init value) have a constant value of 0 in block <Device_COM>.

Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <Device_Flash>.
The following registers are absorbed into counter <cond_flash>: 1 register on signal <cond_flash>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cond_flash[1]_GND_144_o_Mux_29_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cond_flash>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Device_Flash> synthesized (advanced).

Synthesizing (advanced) Unit <Rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Paddr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <Rom> synthesized (advanced).

Synthesizing (advanced) Unit <mm_manager>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DYP1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bitmapx>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DYP1>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_flag[2]_GND_280_o_Mux_54_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <flag>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mm_manager> synthesized (advanced).

Synthesizing (advanced) Unit <p_MUL>.
The following registers are absorbed into counter <condi>: 1 register on signal <condi>.
Unit <p_MUL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port distributed Read Only RAM     : 1
 16x7-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 22-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 3063
 Flip-Flops                                            : 3063
# Comparators                                          : 13
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 8
 4-bit comparator greater                              : 1
# Multiplexers                                         : 364
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 69
 1-bit 4-to-1 multiplexer                              : 16
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 22
 16-bit 32-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 21
 23-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 38
 32-bit 2-to-1 multiplexer                             : 59
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 4-bit 5-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 31
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 63-bit 16-to-1 multiplexer                            : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 5
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <flag[2]_clk_cpu_DFF_307> in Unit <mm_manager> is equivalent to the following 3 FFs/Latches, which will be removed : <flag[2]_clk_cpu_DFF_310> <flag[2]_clk_cpu_DFF_308> <flag[2]_clk_cpu_DFF_309> 
INFO:Xst:2261 - The FF/Latch <Ram1_State[2]_clk_DFF_126> in Unit <Device_Ram1> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram1_State[2]_clk_DFF_127> <Ram1_State[2]_clk_DFF_128> <Ram1_State[2]_clk_DFF_131> <Ram1_State[2]_clk_DFF_129> <Ram1_State[2]_clk_DFF_130> <Ram1_State[2]_clk_DFF_132> <Ram1_State[2]_clk_DFF_133> <Ram1_State[2]_clk_DFF_134> <Ram1_State[2]_clk_DFF_135> <Ram1_State[2]_clk_DFF_136> <Ram1_State[2]_clk_DFF_137> <Ram1_State[2]_clk_DFF_140> <Ram1_State[2]_clk_DFF_138> <Ram1_State[2]_clk_DFF_139> <Ram1_State[2]_clk_DFF_141> <Ram1_State[2]_clk_DFF_142> <Ram1_State[2]_clk_DFF_143> <Ram1_State[2]_clk_DFF_144> <Ram1_State[2]_clk_DFF_145> <Ram1_State[2]_clk_DFF_146> <Ram1_State[2]_clk_DFF_149> <Ram1_State[2]_clk_DFF_147> <Ram1_State[2]_clk_DFF_148> <Ram1_State[2]_clk_DFF_150> <Ram1_State[2]_clk_DFF_151> <Ram1_State[2]_clk_DFF_152> <Ram1_State[2]_clk_DFF_153> <Ram1_State[2]_clk_DFF_154> <Ram1_State[2]_clk_DFF_155> <Ram1_State[2]_clk_DFF_156> <Ram1_State[2]_clk_DFF_157> 
INFO:Xst:2261 - The FF/Latch <Ram2_State[2]_clk_DFF_162> in Unit <Device_Ram2> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram2_State[2]_clk_DFF_163> <Ram2_State[2]_clk_DFF_164> <Ram2_State[2]_clk_DFF_167> <Ram2_State[2]_clk_DFF_165> <Ram2_State[2]_clk_DFF_166> <Ram2_State[2]_clk_DFF_168> <Ram2_State[2]_clk_DFF_169> <Ram2_State[2]_clk_DFF_170> <Ram2_State[2]_clk_DFF_171> <Ram2_State[2]_clk_DFF_172> <Ram2_State[2]_clk_DFF_173> <Ram2_State[2]_clk_DFF_176> <Ram2_State[2]_clk_DFF_174> <Ram2_State[2]_clk_DFF_175> <Ram2_State[2]_clk_DFF_177> <Ram2_State[2]_clk_DFF_178> <Ram2_State[2]_clk_DFF_179> <Ram2_State[2]_clk_DFF_180> <Ram2_State[2]_clk_DFF_181> <Ram2_State[2]_clk_DFF_182> <Ram2_State[2]_clk_DFF_185> <Ram2_State[2]_clk_DFF_183> <Ram2_State[2]_clk_DFF_184> <Ram2_State[2]_clk_DFF_186> <Ram2_State[2]_clk_DFF_187> <Ram2_State[2]_clk_DFF_188> <Ram2_State[2]_clk_DFF_189> <Ram2_State[2]_clk_DFF_190> <Ram2_State[2]_clk_DFF_191> <Ram2_State[2]_clk_DFF_192> <Ram2_State[2]_clk_DFF_193> 
INFO:Xst:2261 - The FF/Latch <flash_state[4]_clk_DFF_251> in Unit <Device_Flash> is equivalent to the following 15 FFs/Latches, which will be removed : <flash_state[4]_clk_DFF_244> <flash_state[4]_clk_DFF_243> <flash_state[4]_clk_DFF_245> <flash_state[4]_clk_DFF_246> <flash_state[4]_clk_DFF_247> <flash_state[4]_clk_DFF_248> <flash_state[4]_clk_DFF_249> <flash_state[4]_clk_DFF_250> <flash_state[4]_clk_DFF_252> <flash_state[4]_clk_DFF_253> <flash_state[4]_clk_DFF_254> <flash_state[4]_clk_DFF_255> <flash_state[4]_clk_DFF_258> <flash_state[4]_clk_DFF_256> <flash_state[4]_clk_DFF_257> 
INFO:Xst:2261 - The FF/Latch <fr_state[2]_clk_DFF_264> in Unit <Device_COM> is equivalent to the following 31 FFs/Latches, which will be removed : <fr_state[2]_clk_DFF_262> <fr_state[2]_clk_DFF_263> <fr_state[2]_clk_DFF_265> <fr_state[2]_clk_DFF_266> <fr_state[2]_clk_DFF_269> <fr_state[2]_clk_DFF_267> <fr_state[2]_clk_DFF_268> <fr_state[2]_clk_DFF_272> <fr_state[2]_clk_DFF_270> <fr_state[2]_clk_DFF_271> <fr_state[2]_clk_DFF_275> <fr_state[2]_clk_DFF_273> <fr_state[2]_clk_DFF_274> <fr_state[2]_clk_DFF_276> <fr_state[2]_clk_DFF_277> <fr_state[2]_clk_DFF_280> <fr_state[2]_clk_DFF_278> <fr_state[2]_clk_DFF_279> <fr_state[2]_clk_DFF_283> <fr_state[2]_clk_DFF_281> <fr_state[2]_clk_DFF_282> <fr_state[2]_clk_DFF_286> <fr_state[2]_clk_DFF_284> <fr_state[2]_clk_DFF_285> <fr_state[2]_clk_DFF_287> <fr_state[2]_clk_DFF_288> <fr_state[2]_clk_DFF_291> <fr_state[2]_clk_DFF_289> <fr_state[2]_clk_DFF_290> <fr_state[2]_clk_DFF_292> <fr_state[2]_clk_DFF_293> 
INFO:Xst:2261 - The FF/Latch <d_state> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <enable_debug> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u3/FSM_0> on signal <Ram1_State[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 ram1_init   | 000
 ram1_read0  | 001
 ram1_read1  | 010
 ram1_read2  | 011
 ram1_write0 | 100
 ram1_write1 | 101
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u4/FSM_1> on signal <Ram2_State[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 ram2_init   | 000
 ram2_read0  | 001
 ram2_read1  | 010
 ram2_read2  | 011
 ram2_write0 | 100
 ram2_write1 | 101
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u5/FSM_2> on signal <flash_state[1:5]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 flash_init   | 00000
 flash_cash0  | 00001
 flash_cash1  | 00010
 flash_cash2  | 00011
 flash_cash3  | 00100
 flash_cash4  | 00101
 flash_write0 | 00110
 flash_write1 | 00111
 flash_write2 | 01000
 flash_write3 | 01001
 flash_write4 | 01010
 flash_ready0 | 01011
 flash_ready1 | 01100
 flash_ready2 | 01101
 flash_ready3 | 01110
 flash_ready4 | 01111
 flash_check0 | 10000
 flash_check1 | 10001
 flash_check2 | 10010
 flash_check3 | 10011
 flash_check4 | 10100
 flash_check5 | 10101
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u6/FSM_3> on signal <fr_state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 com_init | 000
 recv0    | 001
 recv1    | 010
 recv2    | unreached
 send0    | 100
 send1    | 101
 send2    | 110
 send3    | 111
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u5/FSM_4> on signal <g_state[1:10]> with one-hot encoding.
---------------------------------
 State             | Encoding
---------------------------------
 initialize        | 0000000001
 instruction_fetch | 0000000010
 decode            | 0000000100
 execute           | 0000010000
 mem_access        | 0001000000
 write_back        | 0000100000
 interrupt         | 0000001000
 interrupt2        | 1000000000
 interrupt3        | 0100000000
 interruptx        | 0010000000
---------------------------------
WARNING:Xst:1710 - FF/Latch <FlashAddr_0> (without init value) has a constant value of 0 in block <Device_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_IP_1> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_IP_2> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_IP_3> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_IP_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <EPCWrite> in Unit <Controller> is equivalent to the following 2 FFs/Latches, which will be removed : <set_Cause> <set_EXL> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    PC_0 in unit <CPU>
    PC_1 in unit <CPU>
    PC_2 in unit <CPU>
    PC_3 in unit <CPU>
    PC_4 in unit <CPU>
    PC_5 in unit <CPU>
    PC_6 in unit <CPU>
    PC_7 in unit <CPU>
    PC_8 in unit <CPU>
    PC_9 in unit <CPU>
    PC_10 in unit <CPU>
    PC_11 in unit <CPU>
    PC_12 in unit <CPU>
    PC_13 in unit <CPU>
    PC_14 in unit <CPU>
    PC_16 in unit <CPU>
    PC_17 in unit <CPU>
    PC_15 in unit <CPU>
    PC_18 in unit <CPU>
    PC_19 in unit <CPU>
    PC_20 in unit <CPU>
    PC_21 in unit <CPU>
    PC_22 in unit <CPU>
    PC_23 in unit <CPU>
    PC_24 in unit <CPU>
    PC_25 in unit <CPU>
    PC_26 in unit <CPU>
    PC_27 in unit <CPU>
    PC_28 in unit <CPU>
    PC_29 in unit <CPU>
    PC_30 in unit <CPU>
    PC_31 in unit <CPU>


  List of register instances with asynchronous set or reset and opposite initialization value:
    u1/u6/com_statusx_0 in unit <CPU>
    u1/u6/com_statusx_1 in unit <CPU>
    Status_4 in unit <CPU>
    Status_0 in unit <CPU>
    EBase_31 in unit <CPU>

WARNING:Xst:2042 - Unit CPU: 4 internal tristates are replaced by logic (pull-up yes): u1/bitmapx<0>1, u1/bitmapx<1>1, u1/bitmapx<2>1, u1/bitmapx<3>1.
WARNING:Xst:2040 - Unit CPU: 32 multi-source signals are replaced by logic (pull-up yes): Ram1Data<0>_MLTSRCEDGE, Ram1Data<10>_MLTSRCEDGE, Ram1Data<11>_MLTSRCEDGE, Ram1Data<12>_MLTSRCEDGE, Ram1Data<13>_MLTSRCEDGE, Ram1Data<14>_MLTSRCEDGE, Ram1Data<15>_MLTSRCEDGE, Ram1Data<16>_MLTSRCEDGE, Ram1Data<17>_MLTSRCEDGE, Ram1Data<18>_MLTSRCEDGE, Ram1Data<19>_MLTSRCEDGE, Ram1Data<1>_MLTSRCEDGE, Ram1Data<20>_MLTSRCEDGE, Ram1Data<21>_MLTSRCEDGE, Ram1Data<22>_MLTSRCEDGE, Ram1Data<23>_MLTSRCEDGE, Ram1Data<24>_MLTSRCEDGE, Ram1Data<25>_MLTSRCEDGE, Ram1Data<26>_MLTSRCEDGE, Ram1Data<27>_MLTSRCEDGE, Ram1Data<28>_MLTSRCEDGE, Ram1Data<29>_MLTSRCEDGE, Ram1Data<2>_MLTSRCEDGE, Ram1Data<30>_MLTSRCEDGE, Ram1Data<31>_MLTSRCEDGE, Ram1Data<3>_MLTSRCEDGE, Ram1Data<4>_MLTSRCEDGE, Ram1Data<5>_MLTSRCEDGE, Ram1Data<6>_MLTSRCEDGE, Ram1Data<7>_MLTSRCEDGE, Ram1Data<8>_MLTSRCEDGE, Ram1Data<9>_MLTSRCEDGE.

Optimizing unit <CPU> ...

Optimizing unit <TLB> ...

Optimizing unit <RegistersFile> ...

Optimizing unit <p_MUL> ...

Optimizing unit <Controller> ...
WARNING:Xst:1710 - FF/Latch <exc_code_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exc_code_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <u5/cause_IP_0> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 10.
WARNING:Xst:1426 - The value init of the FF/Latch EBase_31_LD hinder the constant cleaning in the block CPU.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Status_0_LD hinder the constant cleaning in the block CPU.
   You should achieve better results by setting this init to 0.
FlipFlop u5/ALUOp_0 has been replicated 1 time(s)
FlipFlop u5/ALUOp_1 has been replicated 1 time(s)
FlipFlop u5/ALUOp_2 has been replicated 1 time(s)
FlipFlop u5/ALUOp_3 has been replicated 1 time(s)
FlipFlop u5/ALUSrcA_0 has been replicated 1 time(s)
FlipFlop u5/ALUSrcA_1 has been replicated 1 time(s)
FlipFlop u5/ALUSrcB_0 has been replicated 3 time(s)
FlipFlop u5/ALUSrcB_1 has been replicated 4 time(s)
FlipFlop u5/ALUSrcB_2 has been replicated 3 time(s)
FlipFlop u5/ExtendOp_0 has been replicated 3 time(s)
FlipFlop u5/ExtendOp_1 has been replicated 3 time(s)
FlipFlop u5/ExtendOp_2 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3066
 Flip-Flops                                            : 3066

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9263
#      GND                         : 2
#      INV                         : 8
#      LUT1                        : 105
#      LUT2                        : 666
#      LUT3                        : 497
#      LUT4                        : 871
#      LUT5                        : 670
#      LUT6                        : 2911
#      MULT_AND                    : 528
#      MUXCY                       : 1241
#      MUXF7                       : 438
#      MUXF8                       : 95
#      VCC                         : 1
#      XORCY                       : 1230
# FlipFlops/Latches                : 3164
#      FD                          : 331
#      FDC                         : 106
#      FDCE                        : 2336
#      FDE                         : 281
#      FDP                         : 43
#      FDPE                        : 33
#      LD                          : 2
#      LDC                         : 23
#      LDP                         : 9
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 225
#      IBUF                        : 36
#      IOBUF                       : 80
#      OBUF                        : 109

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3164  out of  126576     2%  
 Number of Slice LUTs:                 5728  out of  63288     9%  
    Number used as Logic:              5728  out of  63288     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7160
   Number with an unused Flip Flop:    3996  out of   7160    55%  
   Number with an unused LUT:          1432  out of   7160    20%  
   Number of fully used LUT-FF pairs:  1732  out of   7160    24%  
   Number of unique control sets:       193

IO Utilization: 
 Number of IOs:                         228
 Number of bonded IOBs:                 226  out of    480    47%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
u5/IRWrite                                   | BUFG                   | 32    |
clk_step                                     | BUFGP                  | 938   |
u5/LOWrite                                   | BUFG                   | 32    |
u5/HIWrite                                   | BUFG                   | 32    |
u5/RPCWrite                                  | BUFG                   | 32    |
u5/TLBWrite                                  | BUFG                   | 1008  |
u5/RegWrite                                  | BUFG                   | 992   |
rst_SW[31]_AND_272_o(rst_SW[31]_AND_272_o1:O)| NONE(*)(PC_31_LDC1)    | 1     |
u5/PCWrite                                   | BUFG                   | 64    |
rst_SW[30]_AND_273_o(rst_SW[30]_AND_273_o1:O)| NONE(*)(PC_30_LDC)     | 1     |
rst_SW[29]_AND_276_o(rst_SW[29]_AND_276_o1:O)| NONE(*)(PC_29_LDC1)    | 1     |
rst_SW[28]_AND_278_o(rst_SW[28]_AND_278_o1:O)| NONE(*)(PC_28_LDC1)    | 1     |
rst_SW[27]_AND_280_o(rst_SW[27]_AND_280_o1:O)| NONE(*)(PC_27_LDC1)    | 1     |
rst_SW[26]_AND_282_o(rst_SW[26]_AND_282_o1:O)| NONE(*)(PC_26_LDC1)    | 1     |
rst_SW[25]_AND_284_o(rst_SW[25]_AND_284_o1:O)| NONE(*)(PC_25_LDC1)    | 1     |
rst_SW[24]_AND_286_o(rst_SW[24]_AND_286_o1:O)| NONE(*)(PC_24_LDC1)    | 1     |
rst_SW[23]_AND_288_o(rst_SW[23]_AND_288_o1:O)| NONE(*)(PC_23_LDC1)    | 1     |
rst_SW[22]_AND_290_o(rst_SW[22]_AND_290_o1:O)| NONE(*)(PC_22_LDC1)    | 1     |
rst_SW[21]_AND_291_o(rst_SW[21]_AND_291_o1:O)| NONE(*)(PC_21_LDC)     | 1     |
rst_SW[20]_AND_293_o(rst_SW[20]_AND_293_o1:O)| NONE(*)(PC_20_LDC)     | 1     |
rst_SW[19]_AND_295_o(rst_SW[19]_AND_295_o1:O)| NONE(*)(PC_19_LDC)     | 1     |
rst_SW[18]_AND_297_o(rst_SW[18]_AND_297_o1:O)| NONE(*)(PC_18_LDC)     | 1     |
rst_SW[15]_AND_303_o(rst_SW[15]_AND_303_o1:O)| NONE(*)(PC_15_LDC)     | 1     |
rst_SW[17]_AND_299_o(rst_SW[17]_AND_299_o1:O)| NONE(*)(PC_17_LDC)     | 1     |
rst_SW[16]_AND_301_o(rst_SW[16]_AND_301_o1:O)| NONE(*)(PC_16_LDC)     | 1     |
rst_SW[14]_AND_305_o(rst_SW[14]_AND_305_o1:O)| NONE(*)(PC_14_LDC)     | 1     |
rst_SW[13]_AND_307_o(rst_SW[13]_AND_307_o1:O)| NONE(*)(PC_13_LDC)     | 1     |
rst_SW[12]_AND_309_o(rst_SW[12]_AND_309_o1:O)| NONE(*)(PC_12_LDC)     | 1     |
rst_SW[11]_AND_311_o(rst_SW[11]_AND_311_o1:O)| NONE(*)(PC_11_LDC)     | 1     |
rst_SW[10]_AND_313_o(rst_SW[10]_AND_313_o1:O)| NONE(*)(PC_10_LDC)     | 1     |
rst_SW[9]_AND_315_o(rst_SW[9]_AND_315_o1:O)  | NONE(*)(PC_9_LDC)      | 1     |
rst_SW[8]_AND_317_o(rst_SW[8]_AND_317_o1:O)  | NONE(*)(PC_8_LDC)      | 1     |
rst_SW[7]_AND_319_o(rst_SW[7]_AND_319_o1:O)  | NONE(*)(PC_7_LDC)      | 1     |
rst_SW[6]_AND_321_o(rst_SW[6]_AND_321_o1:O)  | NONE(*)(PC_6_LDC)      | 1     |
rst_SW[5]_AND_323_o(rst_SW[5]_AND_323_o1:O)  | NONE(*)(PC_5_LDC)      | 1     |
rst_SW[4]_AND_325_o(rst_SW[4]_AND_325_o1:O)  | NONE(*)(PC_4_LDC)      | 1     |
rst_SW[3]_AND_327_o(rst_SW[3]_AND_327_o1:O)  | NONE(*)(PC_3_LDC)      | 1     |
rst_SW[2]_AND_329_o(rst_SW[2]_AND_329_o1:O)  | NONE(*)(PC_2_LDC)      | 1     |
rst_SW[1]_AND_331_o(rst_SW[1]_AND_331_o1:O)  | NONE(*)(PC_1_LDC)      | 1     |
rst                                          | IBUF                   | 2     |
rst_SW[0]_AND_333_o(rst_SW[0]_AND_333_o1:O)  | NONE(*)(PC_0_LDC)      | 1     |
---------------------------------------------+------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.671ns (Maximum Frequency: 68.162MHz)
   Minimum input arrival time before clock: 6.908ns
   Maximum output required time after clock: 22.855ns
   Maximum combinational path delay: 12.751ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_step'
  Clock period: 14.671ns (frequency: 68.162MHz)
  Total number of paths / destination ports: 94304894 / 1379
-------------------------------------------------------------------------
Delay:               14.671ns (Levels of Logic = 13)
  Source:            u5/ExtendOp_0_3 (FF)
  Destination:       u1/Data_out_31 (FF)
  Source Clock:      clk_step rising
  Destination Clock: clk_step rising

  Data Path: u5/ExtendOp_0_3 to u1/Data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  u5/ExtendOp_0_3 (u5/ExtendOp_0_3)
     LUT5:I2->O            3   0.205   0.651  Mmux_C12431 (immediate<15>)
     LUT6:I5->O           11   0.205   1.227  ALUSrcBx<17>1 (ALUSrcBx<15>)
     LUT6:I1->O            9   0.203   1.077  u3/out4 (u3/out3)
     LUT6:I2->O           10   0.203   0.857  u3/out6_4 (u3/out6_3)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12244 (u3/Mmux_result12245)
     LUT6:I5->O            3   0.205   0.651  u3/Mmux_result12246 (u3/Mmux_result12247)
     LUT5:I4->O            7   0.205   1.002  Mmux_Vaddr81 (Vaddr<16>)
     LUT5:I2->O           14   0.205   1.186  u1/GND_7_o_Paddr[31]_equal_8_o<31>111 (u1/GND_7_o_Paddr[31]_equal_8_o<31>11)
     LUT6:I3->O            6   0.205   0.992  u1/GND_7_o_Paddr[31]_AND_124_o_1 (u1/GND_7_o_Paddr[31]_AND_124_o2)
     LUT6:I2->O           18   0.203   1.050  u1/Mmux_flag11_2 (u1/Mmux_flag111)
     LUT3:I2->O            1   0.205   0.580  u1/Mmux__n024318_SW0_SW0 (N323)
     LUT6:I5->O            1   0.205   0.580  u1/Mmux__n024318 (u1/flag[2]_Data_out[31]_wide_mux_23_OUT<16>)
     LUT6:I5->O            1   0.205   0.000  u1/Data_out_16_dpot (u1/Data_out_16_dpot)
     FDE:D                     0.102          u1/Data_out_16
    ----------------------------------------
    Total                     14.671ns (3.208ns logic, 11.463ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u5/RegWrite'
  Clock period: 13.997ns (frequency: 71.446MHz)
  Total number of paths / destination ports: 160043018 / 992
-------------------------------------------------------------------------
Delay:               13.997ns (Levels of Logic = 14)
  Source:            u2/reg_26_16 (FF)
  Destination:       u2/reg_31_6 (FF)
  Source Clock:      u5/RegWrite rising
  Destination Clock: u5/RegWrite rising

  Data Path: u2/reg_26_16 to u2/reg_31_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  u2/reg_26_16 (u2/reg_26_16)
     LUT6:I2->O            1   0.203   0.827  u2/Mmux_RegData2_822 (u2/Mmux_RegData2_822)
     LUT6:I2->O            1   0.203   0.000  u2/Mmux_RegData2_37 (u2/Mmux_RegData2_37)
     MUXF7:I1->O          44   0.140   1.807  u2/Mmux_RegData2_2_f7_6 (RegData2<16>)
     LUT6:I1->O           11   0.203   1.247  ALUSrcBx<16>1 (ALUSrcBx<16>)
     LUT6:I0->O            9   0.203   1.077  u3/out4 (u3/out3)
     LUT6:I2->O            9   0.203   0.830  u3/Mmux_result12921121 (u3/Mmux_result1292112)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.580  mux7013 (mux7012)
     LUT6:I5->O            1   0.205   0.000  mux7014_F (N1590)
     MUXF7:I0->O           2   0.131   0.617  mux7014 (mux7013)
     LUT6:I5->O           17   0.205   0.000  mux7015 (RegDataSrcx<2>)
     FDCE:D                    0.102          u2/reg_28_2
    ----------------------------------------
    Total                     13.997ns (3.205ns logic, 10.792ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u5/PCWrite'
  Clock period: 13.396ns (frequency: 74.651MHz)
  Total number of paths / destination ports: 3219588 / 64
-------------------------------------------------------------------------
Delay:               13.396ns (Levels of Logic = 11)
  Source:            PC_12_C_12 (FF)
  Destination:       PC_31_C_31 (FF)
  Source Clock:      u5/PCWrite rising
  Destination Clock: u5/PCWrite rising

  Data Path: PC_12_C_12 to PC_31_C_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   0.878  PC_12_C_12 (PC_12_C_12)
     LUT3:I1->O           11   0.203   1.247  PC_121 (PC_12)
     LUT6:I0->O           26   0.203   1.435  Mmux_ALUSrcAx41 (ALUSrcAx<12>)
     LUT6:I3->O            2   0.205   0.864  u3/Sh1111 (u3/Sh111)
     LUT6:I2->O            2   0.203   0.617  u3/Sh1432 (u3/Sh143)
     LUT5:I4->O            1   0.205   0.580  u3/Mmux_result12754 (u3/Mmux_result12753)
     LUT6:I5->O            3   0.205   0.651  u3/Mmux_result12757 (u3/Mmux_result12756)
     LUT5:I4->O          265   0.205   2.068  u3/Mmux_result12758 (ALUResult<31>)
     LUT6:I5->O            1   0.205   0.684  GND_5_o_GND_5_o_equal_20_o14_SW0 (N989)
     LUT6:I4->O           64   0.203   1.640  GND_5_o_GND_5_o_equal_20_o2 (GND_5_o_GND_5_o_equal_20_o)
     LUT6:I5->O            1   0.205   0.000  Mmux_PCWriteCond[2]_EBase[31]_wide_mux_28_OUT_331 (Mmux_PCWriteCond[2]_EBase[31]_wide_mux_28_OUT_331)
     MUXF7:I1->O           2   0.140   0.000  Mmux_PCWriteCond[2]_EBase[31]_wide_mux_28_OUT_2_f7_30 (PCWriteCond[2]_EBase[31]_wide_mux_28_OUT<9>)
     FDC:D                     0.102          PC_9_C_9
    ----------------------------------------
    Total                     13.396ns (2.731ns logic, 10.665ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_step'
  Total number of paths / destination ports: 1135 / 952
-------------------------------------------------------------------------
Offset:              6.908ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       u5/LOWrite (FF)
  Destination Clock: clk_step rising

  Data Path: rst to u5/LOWrite
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   2.138  rst_IBUF (rst_IBUF)
     LUT6:I2->O            1   0.203   0.580  u5/g_state__n3458_inv1_SW0 (N113)
     LUT6:I5->O            6   0.205   1.109  u5/g_state__n3458_inv1 (u5/g_state__n3458_inv1)
     LUT6:I0->O            1   0.203   0.944  u5/g_state__n2741_inv1 (u5/_n2741_inv)
     LUT6:I0->O            1   0.203   0.000  u5/LOWrite_rstpot (u5/LOWrite_rstpot)
     FD:D                      0.102          u5/LOWrite
    ----------------------------------------
    Total                      6.908ns (2.138ns logic, 4.770ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/TLBWrite'
  Total number of paths / destination ports: 1008 / 1008
-------------------------------------------------------------------------
Offset:              6.283ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u1/u1/tlb_1_62 (FF)
  Destination Clock: u5/TLBWrite rising

  Data Path: rst to u1/u1/tlb_1_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.890  rst_IBUF (rst_IBUF)
     INV:I->O           2368   0.206   2.535  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.430          u1/u1/tlb_15_0
    ----------------------------------------
    Total                      6.283ns (1.858ns logic, 4.425ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/RegWrite'
  Total number of paths / destination ports: 992 / 992
-------------------------------------------------------------------------
Offset:              6.283ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u2/reg_31_31 (FF)
  Destination Clock: u5/RegWrite rising

  Data Path: rst to u2/reg_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.890  rst_IBUF (rst_IBUF)
     INV:I->O           2368   0.206   2.535  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.430          u2/reg_28_0
    ----------------------------------------
    Total                      6.283ns (1.858ns logic, 4.425ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[31]_AND_272_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_31_LDC1 (LATCH)
  Destination Clock: rst_SW[31]_AND_272_o falling

  Data Path: rst to PC_31_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[31]_AND_271_o1 (PC_31_LDC)
     LDP:PRE                   0.430          PC_31_LDC1
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/PCWrite'
  Total number of paths / destination ports: 128 / 64
-------------------------------------------------------------------------
Offset:              4.639ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       PC_0_C_0 (FF)
  Destination Clock: u5/PCWrite rising

  Data Path: SW<0> to PC_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           827   1.222   2.166  SW_0_IBUF (SW_0_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[0]_AND_333_o1 (rst_SW[0]_AND_333_o)
     FDP:PRE                   0.430          PC_0_P_0
    ----------------------------------------
    Total                      4.639ns (1.857ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[30]_AND_273_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_30_LDC (LATCH)
  Destination Clock: rst_SW[30]_AND_273_o falling

  Data Path: rst to PC_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[30]_AND_274_o1 (rst_SW[30]_AND_274_o)
     LDC:CLR                   0.430          PC_30_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[29]_AND_276_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_29_LDC1 (LATCH)
  Destination Clock: rst_SW[29]_AND_276_o falling

  Data Path: rst to PC_29_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[29]_AND_275_o1 (PC_29_LDC)
     LDP:PRE                   0.430          PC_29_LDC1
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[28]_AND_278_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_28_LDC1 (LATCH)
  Destination Clock: rst_SW[28]_AND_278_o falling

  Data Path: rst to PC_28_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[28]_AND_277_o1 (PC_28_LDC)
     LDP:PRE                   0.430          PC_28_LDC1
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[27]_AND_280_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_27_LDC1 (LATCH)
  Destination Clock: rst_SW[27]_AND_280_o falling

  Data Path: rst to PC_27_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[27]_AND_279_o1 (PC_27_LDC)
     LDP:PRE                   0.430          PC_27_LDC1
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[26]_AND_282_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_26_LDC1 (LATCH)
  Destination Clock: rst_SW[26]_AND_282_o falling

  Data Path: rst to PC_26_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[26]_AND_281_o1 (PC_26_LDC)
     LDP:PRE                   0.430          PC_26_LDC1
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[25]_AND_284_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_25_LDC1 (LATCH)
  Destination Clock: rst_SW[25]_AND_284_o falling

  Data Path: rst to PC_25_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[25]_AND_283_o1 (PC_25_LDC)
     LDP:PRE                   0.430          PC_25_LDC1
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[24]_AND_286_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_24_LDC1 (LATCH)
  Destination Clock: rst_SW[24]_AND_286_o falling

  Data Path: rst to PC_24_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[24]_AND_285_o1 (PC_24_LDC)
     LDP:PRE                   0.430          PC_24_LDC1
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[23]_AND_288_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_23_LDC1 (LATCH)
  Destination Clock: rst_SW[23]_AND_288_o falling

  Data Path: rst to PC_23_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[23]_AND_287_o1 (PC_23_LDC)
     LDP:PRE                   0.430          PC_23_LDC1
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[22]_AND_290_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_22_LDC1 (LATCH)
  Destination Clock: rst_SW[22]_AND_290_o falling

  Data Path: rst to PC_22_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[22]_AND_289_o1 (PC_22_LDC)
     LDP:PRE                   0.430          PC_22_LDC1
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[21]_AND_291_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_21_LDC (LATCH)
  Destination Clock: rst_SW[21]_AND_291_o falling

  Data Path: rst to PC_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[21]_AND_292_o1 (rst_SW[21]_AND_292_o)
     LDC:CLR                   0.430          PC_21_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[20]_AND_293_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_20_LDC (LATCH)
  Destination Clock: rst_SW[20]_AND_293_o falling

  Data Path: rst to PC_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[20]_AND_294_o1 (rst_SW[20]_AND_294_o)
     LDC:CLR                   0.430          PC_20_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[19]_AND_295_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_19_LDC (LATCH)
  Destination Clock: rst_SW[19]_AND_295_o falling

  Data Path: rst to PC_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[19]_AND_296_o1 (rst_SW[19]_AND_296_o)
     LDC:CLR                   0.430          PC_19_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[18]_AND_297_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_18_LDC (LATCH)
  Destination Clock: rst_SW[18]_AND_297_o falling

  Data Path: rst to PC_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[18]_AND_298_o1 (rst_SW[18]_AND_298_o)
     LDC:CLR                   0.430          PC_18_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[15]_AND_303_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_15_LDC (LATCH)
  Destination Clock: rst_SW[15]_AND_303_o falling

  Data Path: rst to PC_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[15]_AND_304_o1 (rst_SW[15]_AND_304_o)
     LDC:CLR                   0.430          PC_15_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[17]_AND_299_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_17_LDC (LATCH)
  Destination Clock: rst_SW[17]_AND_299_o falling

  Data Path: rst to PC_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[17]_AND_300_o1 (rst_SW[17]_AND_300_o)
     LDC:CLR                   0.430          PC_17_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[16]_AND_301_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_16_LDC (LATCH)
  Destination Clock: rst_SW[16]_AND_301_o falling

  Data Path: rst to PC_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[16]_AND_302_o1 (rst_SW[16]_AND_302_o)
     LDC:CLR                   0.430          PC_16_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[14]_AND_305_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_14_LDC (LATCH)
  Destination Clock: rst_SW[14]_AND_305_o falling

  Data Path: rst to PC_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[14]_AND_306_o1 (rst_SW[14]_AND_306_o)
     LDC:CLR                   0.430          PC_14_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[13]_AND_307_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_13_LDC (LATCH)
  Destination Clock: rst_SW[13]_AND_307_o falling

  Data Path: rst to PC_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[13]_AND_308_o1 (rst_SW[13]_AND_308_o)
     LDC:CLR                   0.430          PC_13_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[12]_AND_309_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_12_LDC (LATCH)
  Destination Clock: rst_SW[12]_AND_309_o falling

  Data Path: rst to PC_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[12]_AND_310_o1 (rst_SW[12]_AND_310_o)
     LDC:CLR                   0.430          PC_12_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[11]_AND_311_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_11_LDC (LATCH)
  Destination Clock: rst_SW[11]_AND_311_o falling

  Data Path: rst to PC_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[11]_AND_312_o1 (rst_SW[11]_AND_312_o)
     LDC:CLR                   0.430          PC_11_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[10]_AND_313_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_10_LDC (LATCH)
  Destination Clock: rst_SW[10]_AND_313_o falling

  Data Path: rst to PC_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[10]_AND_314_o1 (rst_SW[10]_AND_314_o)
     LDC:CLR                   0.430          PC_10_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[9]_AND_315_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_9_LDC (LATCH)
  Destination Clock: rst_SW[9]_AND_315_o falling

  Data Path: rst to PC_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[9]_AND_316_o1 (rst_SW[9]_AND_316_o)
     LDC:CLR                   0.430          PC_9_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[8]_AND_317_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_8_LDC (LATCH)
  Destination Clock: rst_SW[8]_AND_317_o falling

  Data Path: rst to PC_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[8]_AND_318_o1 (rst_SW[8]_AND_318_o)
     LDC:CLR                   0.430          PC_8_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[7]_AND_319_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_7_LDC (LATCH)
  Destination Clock: rst_SW[7]_AND_319_o falling

  Data Path: rst to PC_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[7]_AND_320_o1 (rst_SW[7]_AND_320_o)
     LDC:CLR                   0.430          PC_7_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[6]_AND_321_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_6_LDC (LATCH)
  Destination Clock: rst_SW[6]_AND_321_o falling

  Data Path: rst to PC_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[6]_AND_322_o1 (rst_SW[6]_AND_322_o)
     LDC:CLR                   0.430          PC_6_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[5]_AND_323_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_5_LDC (LATCH)
  Destination Clock: rst_SW[5]_AND_323_o falling

  Data Path: rst to PC_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[5]_AND_324_o1 (rst_SW[5]_AND_324_o)
     LDC:CLR                   0.430          PC_5_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[4]_AND_325_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_4_LDC (LATCH)
  Destination Clock: rst_SW[4]_AND_325_o falling

  Data Path: rst to PC_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[4]_AND_326_o1 (rst_SW[4]_AND_326_o)
     LDC:CLR                   0.430          PC_4_LDC
    ----------------------------------------
    Total                      4.466ns (1.855ns logic, 2.611ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[3]_AND_327_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.544ns (Levels of Logic = 2)
  Source:            SW<3> (PAD)
  Destination:       PC_3_LDC (LATCH)
  Destination Clock: rst_SW[3]_AND_327_o falling

  Data Path: SW<3> to PC_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           292   1.222   2.071  SW_3_IBUF (SW_3_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[3]_AND_328_o1 (rst_SW[3]_AND_328_o)
     LDC:CLR                   0.430          PC_3_LDC
    ----------------------------------------
    Total                      4.544ns (1.857ns logic, 2.687ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[2]_AND_329_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.551ns (Levels of Logic = 2)
  Source:            SW<2> (PAD)
  Destination:       PC_2_LDC (LATCH)
  Destination Clock: rst_SW[2]_AND_329_o falling

  Data Path: SW<2> to PC_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           370   1.222   2.078  SW_2_IBUF (SW_2_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[2]_AND_330_o1 (rst_SW[2]_AND_330_o)
     LDC:CLR                   0.430          PC_2_LDC
    ----------------------------------------
    Total                      4.551ns (1.857ns logic, 2.694ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[1]_AND_331_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.621ns (Levels of Logic = 2)
  Source:            SW<1> (PAD)
  Destination:       PC_1_LDC (LATCH)
  Destination Clock: rst_SW[1]_AND_331_o falling

  Data Path: SW<1> to PC_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           752   1.222   2.148  SW_1_IBUF (SW_1_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[1]_AND_332_o1 (rst_SW[1]_AND_332_o)
     LDC:CLR                   0.430          PC_1_LDC
    ----------------------------------------
    Total                      4.621ns (1.857ns logic, 2.764ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[0]_AND_333_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.639ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       PC_0_LDC (LATCH)
  Destination Clock: rst_SW[0]_AND_333_o falling

  Data Path: SW<0> to PC_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           827   1.222   2.166  SW_0_IBUF (SW_0_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[0]_AND_334_o1 (rst_SW[0]_AND_334_o)
     LDC:CLR                   0.430          PC_0_LDC
    ----------------------------------------
    Total                      4.639ns (1.857ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_step'
  Total number of paths / destination ports: 1341467 / 182
-------------------------------------------------------------------------
Offset:              19.112ns (Levels of Logic = 16)
  Source:            u5/ExtendOp_0_3 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      clk_step rising

  Data Path: u5/ExtendOp_0_3 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  u5/ExtendOp_0_3 (u5/ExtendOp_0_3)
     LUT5:I2->O            3   0.205   0.651  Mmux_C12431 (immediate<15>)
     LUT6:I5->O           11   0.205   1.227  ALUSrcBx<17>1 (ALUSrcBx<15>)
     LUT6:I1->O            9   0.203   1.077  u3/out4 (u3/out3)
     LUT6:I2->O            9   0.203   0.830  u3/Mmux_result12921121 (u3/Mmux_result1292112)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.112ns (6.018ns logic, 13.094ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/RegWrite'
  Total number of paths / destination ports: 17286840 / 16
-------------------------------------------------------------------------
Offset:              21.321ns (Levels of Logic = 18)
  Source:            u2/reg_26_16 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/RegWrite rising

  Data Path: u2/reg_26_16 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  u2/reg_26_16 (u2/reg_26_16)
     LUT6:I2->O            1   0.203   0.827  u2/Mmux_RegData2_822 (u2/Mmux_RegData2_822)
     LUT6:I2->O            1   0.203   0.000  u2/Mmux_RegData2_37 (u2/Mmux_RegData2_37)
     MUXF7:I1->O          44   0.140   1.807  u2/Mmux_RegData2_2_f7_6 (RegData2<16>)
     LUT6:I1->O           11   0.203   1.247  ALUSrcBx<16>1 (ALUSrcBx<16>)
     LUT6:I0->O            9   0.203   1.077  u3/out4 (u3/out3)
     LUT6:I2->O            9   0.203   0.830  u3/Mmux_result12921121 (u3/Mmux_result1292112)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     21.321ns (6.357ns logic, 14.964ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[31]_AND_272_o'
  Total number of paths / destination ports: 4443 / 16
-------------------------------------------------------------------------
Offset:              19.456ns (Levels of Logic = 16)
  Source:            PC_31_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[31]_AND_272_o falling

  Data Path: PC_31_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              5   0.498   0.943  PC_31_LDC1 (PC_31_LDC1)
     LUT3:I0->O           20   0.205   1.457  PC_311 (PC_31)
     LUT6:I0->O           11   0.203   1.111  Mmux_ALUSrcAx251_1 (Mmux_ALUSrcAx251)
     LUT5:I2->O            7   0.205   0.878  u3/Sh2211 (u3/Sh221)
     LUT6:I4->O            2   0.203   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.456ns (6.067ns logic, 13.389ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/PCWrite'
  Total number of paths / destination ports: 240876 / 16
-------------------------------------------------------------------------
Offset:              19.628ns (Levels of Logic = 16)
  Source:            PC_20_C_20 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/PCWrite rising

  Data Path: PC_20_C_20 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.849  PC_20_C_20 (PC_20_C_20)
     LUT3:I1->O           16   0.203   1.369  PC_201 (PC_20)
     LUT6:I0->O           27   0.203   1.468  Mmux_ALUSrcAx131 (ALUSrcAx<20>)
     LUT6:I2->O            4   0.203   0.931  u3/Sh171 (u3/Sh17)
     LUT6:I2->O            2   0.203   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.628ns (6.012ns logic, 13.616ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/IRWrite'
  Total number of paths / destination ports: 12040448 / 16
-------------------------------------------------------------------------
Offset:              22.855ns (Levels of Logic = 18)
  Source:            instructions_17 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/IRWrite rising

  Data Path: instructions_17 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             268   0.447   2.432  instructions_17 (instructions_17)
     LUT6:I0->O            1   0.203   0.827  u2/Mmux_RegData2_822 (u2/Mmux_RegData2_822)
     LUT6:I2->O            1   0.203   0.000  u2/Mmux_RegData2_37 (u2/Mmux_RegData2_37)
     MUXF7:I1->O          44   0.140   1.807  u2/Mmux_RegData2_2_f7_6 (RegData2<16>)
     LUT6:I1->O           11   0.203   1.247  ALUSrcBx<16>1 (ALUSrcBx<16>)
     LUT6:I0->O            9   0.203   1.077  u3/out4 (u3/out3)
     LUT6:I2->O            9   0.203   0.830  u3/Mmux_result12921121 (u3/Mmux_result1292112)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     22.855ns (6.357ns logic, 16.498ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 4436 / 16
-------------------------------------------------------------------------
Offset:              18.745ns (Levels of Logic = 16)
  Source:            EBase_31_LD (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst rising

  Data Path: EBase_31_LD to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.498   0.943  EBase_31_LD (EBase_31_LD)
     LUT3:I0->O            6   0.205   0.745  EBase_311 (EBase_31)
     LUT6:I5->O           11   0.205   1.111  Mmux_ALUSrcAx251_1 (Mmux_ALUSrcAx251)
     LUT5:I2->O            7   0.205   0.878  u3/Sh2211 (u3/Sh221)
     LUT6:I4->O            2   0.203   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.745ns (6.069ns logic, 12.676ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[0]_AND_333_o'
  Total number of paths / destination ports: 4407 / 16
-------------------------------------------------------------------------
Offset:              18.708ns (Levels of Logic = 24)
  Source:            PC_0_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[0]_AND_333_o falling

  Data Path: PC_0_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  PC_0_LDC (PC_0_LDC)
     LUT3:I0->O           11   0.205   1.247  PC_01 (PC_0)
     LUT6:I0->O           21   0.203   1.361  Mmux_ALUSrcAx110 (ALUSrcAx<0>)
     LUT6:I2->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<0> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<0> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.708ns (6.073ns logic, 12.635ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[1]_AND_331_o'
  Total number of paths / destination ports: 4255 / 16
-------------------------------------------------------------------------
Offset:              18.764ns (Levels of Logic = 24)
  Source:            PC_1_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[1]_AND_331_o falling

  Data Path: PC_1_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  PC_1_LDC (PC_1_LDC)
     LUT3:I0->O           12   0.205   1.273  PC_11 (PC_1)
     LUT6:I0->O           17   0.203   1.392  Mmux_ALUSrcAx121 (ALUSrcAx<1>)
     LUT6:I0->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<0> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<0> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.764ns (6.073ns logic, 12.691ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[2]_AND_329_o'
  Total number of paths / destination ports: 3807 / 16
-------------------------------------------------------------------------
Offset:              18.774ns (Levels of Logic = 24)
  Source:            PC_2_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[2]_AND_329_o falling

  Data Path: PC_2_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_2_LDC (PC_2_LDC)
     LUT3:I0->O           14   0.205   1.205  PC_21 (PC_2)
     LUT6:I2->O           20   0.203   1.437  Mmux_ALUSrcAx231 (ALUSrcAx<2>)
     LUT6:I1->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<0> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<0> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.774ns (6.073ns logic, 12.701ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[3]_AND_327_o'
  Total number of paths / destination ports: 3786 / 16
-------------------------------------------------------------------------
Offset:              18.729ns (Levels of Logic = 23)
  Source:            PC_3_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[3]_AND_327_o falling

  Data Path: PC_3_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_3_LDC (PC_3_LDC)
     LUT3:I0->O           13   0.205   1.297  PC_31 (PC_3)
     LUT6:I0->O           19   0.203   1.319  Mmux_ALUSrcAx261 (ALUSrcAx<3>)
     LUT6:I2->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<1> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.729ns (6.054ns logic, 12.675ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[4]_AND_325_o'
  Total number of paths / destination ports: 3771 / 16
-------------------------------------------------------------------------
Offset:              18.899ns (Levels of Logic = 23)
  Source:            PC_4_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[4]_AND_325_o falling

  Data Path: PC_4_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              8   0.498   1.031  PC_4_LDC (PC_4_LDC)
     LUT3:I0->O           12   0.205   1.253  PC_41 (PC_4)
     LUT6:I1->O           18   0.203   1.414  Mmux_ALUSrcAx271 (ALUSrcAx<4>)
     LUT6:I0->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<1> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.899ns (6.054ns logic, 12.845ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[5]_AND_323_o'
  Total number of paths / destination ports: 3766 / 16
-------------------------------------------------------------------------
Offset:              18.921ns (Levels of Logic = 23)
  Source:            PC_5_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[5]_AND_323_o falling

  Data Path: PC_5_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.498   1.002  PC_5_LDC (PC_5_LDC)
     LUT3:I0->O           14   0.205   1.302  PC_51 (PC_5)
     LUT6:I1->O           19   0.203   1.416  Mmux_ALUSrcAx281 (ALUSrcAx<5>)
     LUT6:I1->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<1> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.921ns (6.054ns logic, 12.867ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[6]_AND_321_o'
  Total number of paths / destination ports: 3750 / 16
-------------------------------------------------------------------------
Offset:              18.873ns (Levels of Logic = 22)
  Source:            PC_6_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[6]_AND_321_o falling

  Data Path: PC_6_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  PC_6_LDC (PC_6_LDC)
     LUT3:I0->O           14   0.205   1.302  PC_61 (PC_6)
     LUT6:I1->O           19   0.203   1.416  Mmux_ALUSrcAx291 (ALUSrcAx<6>)
     LUT6:I1->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.873ns (6.035ns logic, 12.838ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[7]_AND_319_o'
  Total number of paths / destination ports: 3727 / 16
-------------------------------------------------------------------------
Offset:              18.812ns (Levels of Logic = 22)
  Source:            PC_7_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[7]_AND_319_o falling

  Data Path: PC_7_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  PC_7_LDC (PC_7_LDC)
     LUT3:I0->O           12   0.205   1.273  PC_71 (PC_7)
     LUT6:I0->O           18   0.203   1.414  Mmux_ALUSrcAx301 (ALUSrcAx<7>)
     LUT6:I0->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.812ns (6.035ns logic, 12.777ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[8]_AND_317_o'
  Total number of paths / destination ports: 3715 / 16
-------------------------------------------------------------------------
Offset:              18.777ns (Levels of Logic = 14)
  Source:            PC_8_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[8]_AND_317_o falling

  Data Path: PC_8_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_8_LDC (PC_8_LDC)
     LUT3:I0->O           13   0.205   1.297  PC_81 (PC_8)
     LUT6:I0->O           22   0.203   1.498  Mmux_ALUSrcAx311 (ALUSrcAx<8>)
     LUT6:I0->O            3   0.203   0.879  u3/Sh2001 (u3/Sh200)
     LUT6:I3->O            1   0.205   0.808  u3/Mmux_result1234 (u3/Mmux_result1234)
     LUT6:I3->O            3   0.205   0.651  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           14   0.205   1.186  u3/Mmux_result12310_1 (u3/Mmux_result123101)
     LUT6:I3->O           22   0.205   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.777ns (5.726ns logic, 13.051ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[9]_AND_315_o'
  Total number of paths / destination ports: 3691 / 16
-------------------------------------------------------------------------
Offset:              18.720ns (Levels of Logic = 15)
  Source:            PC_9_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[9]_AND_315_o falling

  Data Path: PC_9_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_9_LDC (PC_9_LDC)
     LUT3:I0->O           13   0.205   1.297  PC_91 (PC_9)
     LUT6:I0->O           20   0.203   1.457  Mmux_ALUSrcAx321 (ALUSrcAx<9>)
     LUT6:I0->O            2   0.203   0.617  u3/Sh2011 (u3/Sh201)
     LUT4:I3->O            2   0.205   0.845  u3/Mmux_result12367 (u3/Mmux_result12366)
     LUT5:I2->O            1   0.205   0.000  u3/Mmux_result12368_F (N1266)
     MUXF7:I0->O           3   0.131   0.755  u3/Mmux_result12368 (u3/Mmux_result12367)
     LUT6:I4->O           60   0.203   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.720ns (5.853ns logic, 12.867ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[10]_AND_313_o'
  Total number of paths / destination ports: 3679 / 16
-------------------------------------------------------------------------
Offset:              18.830ns (Levels of Logic = 21)
  Source:            PC_10_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[10]_AND_313_o falling

  Data Path: PC_10_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_10_LDC (PC_10_LDC)
     LUT3:I0->O           13   0.205   1.297  PC_101 (PC_10)
     LUT6:I0->O           21   0.203   1.458  Mmux_ALUSrcAx210 (ALUSrcAx<10>)
     LUT6:I1->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<3>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.830ns (6.016ns logic, 12.814ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[11]_AND_311_o'
  Total number of paths / destination ports: 3675 / 16
-------------------------------------------------------------------------
Offset:              18.927ns (Levels of Logic = 21)
  Source:            PC_11_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[11]_AND_311_o falling

  Data Path: PC_11_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  PC_11_LDC (PC_11_LDC)
     LUT3:I0->O           12   0.205   1.273  PC_111 (PC_11)
     LUT6:I0->O           23   0.203   1.518  Mmux_ALUSrcAx33 (ALUSrcAx<11>)
     LUT6:I0->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<3>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.927ns (6.016ns logic, 12.911ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[12]_AND_309_o'
  Total number of paths / destination ports: 3685 / 16
-------------------------------------------------------------------------
Offset:              18.847ns (Levels of Logic = 20)
  Source:            PC_12_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[12]_AND_309_o falling

  Data Path: PC_12_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.498   1.002  PC_12_LDC (PC_12_LDC)
     LUT3:I0->O           11   0.205   1.247  PC_121 (PC_12)
     LUT6:I0->O           26   0.203   1.454  Mmux_ALUSrcAx41 (ALUSrcAx<12>)
     LUT6:I2->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.847ns (5.997ns logic, 12.850ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[13]_AND_307_o'
  Total number of paths / destination ports: 3646 / 16
-------------------------------------------------------------------------
Offset:              18.844ns (Levels of Logic = 20)
  Source:            PC_13_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[13]_AND_307_o falling

  Data Path: PC_13_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  PC_13_LDC (PC_13_LDC)
     LUT3:I0->O           14   0.205   1.322  PC_131 (PC_13)
     LUT6:I0->O           22   0.203   1.498  Mmux_ALUSrcAx51 (ALUSrcAx<13>)
     LUT6:I0->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.844ns (5.997ns logic, 12.847ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[14]_AND_305_o'
  Total number of paths / destination ports: 3648 / 16
-------------------------------------------------------------------------
Offset:              18.852ns (Levels of Logic = 20)
  Source:            PC_14_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[14]_AND_305_o falling

  Data Path: PC_14_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_14_LDC (PC_14_LDC)
     LUT3:I0->O           13   0.205   1.297  PC_141 (PC_14)
     LUT6:I0->O           23   0.203   1.498  Mmux_ALUSrcAx61 (ALUSrcAx<14>)
     LUT6:I1->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.852ns (5.997ns logic, 12.855ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[15]_AND_303_o'
  Total number of paths / destination ports: 3639 / 16
-------------------------------------------------------------------------
Offset:              18.788ns (Levels of Logic = 19)
  Source:            PC_15_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[15]_AND_303_o falling

  Data Path: PC_15_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_15_LDC (PC_15_LDC)
     LUT3:I0->O           13   0.205   1.297  PC_151 (PC_15)
     LUT6:I0->O           26   0.203   1.454  Mmux_ALUSrcAx71 (ALUSrcAx<15>)
     LUT6:I2->O            1   0.203   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_lut<5>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9> (u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<9>)
     MUXCY:CI->O           6   0.213   0.973  u3/Mcompar_srcA[31]_srcB[31]_equal_14_o_cy<10> (u3/srcA[31]_srcB[31]_equal_14_o)
     LUT6:I3->O           34   0.205   1.568  u3/Mmux_result12121 (u3/Mmux_result12121)
     LUT6:I2->O            4   0.203   0.788  ALUResult<1>21 (ALUResult<1>2)
     LUT6:I4->O           22   0.203   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     18.788ns (5.978ns logic, 12.810ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[16]_AND_301_o'
  Total number of paths / destination ports: 3633 / 16
-------------------------------------------------------------------------
Offset:              19.536ns (Levels of Logic = 15)
  Source:            PC_16_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[16]_AND_301_o falling

  Data Path: PC_16_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_16_LDC (PC_16_LDC)
     LUT3:I0->O           13   0.205   1.297  PC_161 (PC_16)
     LUT6:I0->O           25   0.203   1.557  Mmux_ALUSrcAx81 (ALUSrcAx<16>)
     LUT6:I0->O            5   0.203   0.819  u3/Sh161 (u3/Sh16)
     LUT6:I4->O            4   0.203   0.684  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            3   0.203   0.651  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           14   0.205   1.186  u3/Mmux_result12310_1 (u3/Mmux_result123101)
     LUT6:I3->O           22   0.205   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.536ns (5.927ns logic, 13.609ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[17]_AND_299_o'
  Total number of paths / destination ports: 3760 / 16
-------------------------------------------------------------------------
Offset:              19.736ns (Levels of Logic = 16)
  Source:            PC_17_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[17]_AND_299_o falling

  Data Path: PC_17_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_17_LDC (PC_17_LDC)
     LUT3:I0->O           12   0.205   1.273  PC_171 (PC_17)
     LUT6:I0->O           25   0.203   1.557  Mmux_ALUSrcAx91 (ALUSrcAx<17>)
     LUT6:I0->O            4   0.203   0.931  u3/Sh171 (u3/Sh17)
     LUT6:I2->O            2   0.203   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.736ns (6.065ns logic, 13.671ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[18]_AND_297_o'
  Total number of paths / destination ports: 3711 / 16
-------------------------------------------------------------------------
Offset:              19.662ns (Levels of Logic = 16)
  Source:            PC_18_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[18]_AND_297_o falling

  Data Path: PC_18_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  PC_18_LDC (PC_18_LDC)
     LUT3:I0->O           12   0.205   1.273  PC_181 (PC_18)
     LUT6:I0->O           27   0.203   1.449  Mmux_ALUSrcAx101 (ALUSrcAx<18>)
     LUT6:I3->O            4   0.205   0.931  u3/Sh171 (u3/Sh17)
     LUT6:I2->O            2   0.203   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.662ns (6.067ns logic, 13.595ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[19]_AND_295_o'
  Total number of paths / destination ports: 3701 / 16
-------------------------------------------------------------------------
Offset:              19.323ns (Levels of Logic = 15)
  Source:            PC_19_LDC (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[19]_AND_295_o falling

  Data Path: PC_19_LDC to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_19_LDC (PC_19_LDC)
     LUT3:I0->O           13   0.205   1.297  PC_191 (PC_19)
     LUT6:I0->O           21   0.203   1.342  Mmux_ALUSrcAx111 (ALUSrcAx<19>)
     LUT6:I3->O            5   0.205   0.819  u3/Sh161 (u3/Sh16)
     LUT6:I4->O            4   0.203   0.684  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            3   0.203   0.651  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           14   0.205   1.186  u3/Mmux_result12310_1 (u3/Mmux_result123101)
     LUT6:I3->O           22   0.205   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.323ns (5.929ns logic, 13.394ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[20]_AND_293_o'
  Total number of paths / destination ports: 3683 / 16
-------------------------------------------------------------------------
Offset:              19.805ns (Levels of Logic = 16)
  Source:            PC_20_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[20]_AND_293_o falling

  Data Path: PC_20_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  PC_20_LDC (PC_20_LDC)
     LUT3:I0->O           16   0.205   1.369  PC_201 (PC_20)
     LUT6:I0->O           27   0.203   1.468  Mmux_ALUSrcAx131 (ALUSrcAx<20>)
     LUT6:I2->O            4   0.203   0.931  u3/Sh171 (u3/Sh17)
     LUT6:I2->O            2   0.203   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.805ns (6.065ns logic, 13.740ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[21]_AND_291_o'
  Total number of paths / destination ports: 3670 / 16
-------------------------------------------------------------------------
Offset:              19.731ns (Levels of Logic = 16)
  Source:            PC_21_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[21]_AND_291_o falling

  Data Path: PC_21_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  PC_21_LDC (PC_21_LDC)
     LUT3:I0->O           13   0.205   1.297  PC_211 (PC_21)
     LUT6:I0->O           27   0.203   1.449  Mmux_ALUSrcAx141 (ALUSrcAx<21>)
     LUT6:I3->O            6   0.205   0.973  u3/Sh211 (u3/Sh21)
     LUT6:I3->O            2   0.205   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.731ns (6.069ns logic, 13.662ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[22]_AND_290_o'
  Total number of paths / destination ports: 3688 / 16
-------------------------------------------------------------------------
Offset:              19.688ns (Levels of Logic = 16)
  Source:            PC_22_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[22]_AND_290_o falling

  Data Path: PC_22_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  PC_22_LDC1 (PC_22_LDC1)
     LUT3:I0->O           13   0.205   1.297  PC_221 (PC_22)
     LUT6:I0->O           25   0.203   1.440  Mmux_ALUSrcAx151 (ALUSrcAx<22>)
     LUT6:I2->O            6   0.203   0.973  u3/Sh211 (u3/Sh21)
     LUT6:I3->O            2   0.205   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.688ns (6.067ns logic, 13.621ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[23]_AND_288_o'
  Total number of paths / destination ports: 3700 / 16
-------------------------------------------------------------------------
Offset:              19.268ns (Levels of Logic = 16)
  Source:            PC_23_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[23]_AND_288_o falling

  Data Path: PC_23_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  PC_23_LDC1 (PC_23_LDC1)
     LUT3:I0->O           14   0.205   1.322  PC_231 (PC_23)
     LUT6:I0->O            4   0.203   1.028  Mmux_ALUSrcAx161_1 (Mmux_ALUSrcAx161)
     LUT6:I1->O            6   0.203   0.973  u3/Sh211 (u3/Sh21)
     LUT6:I3->O            2   0.205   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.268ns (6.067ns logic, 13.201ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[24]_AND_286_o'
  Total number of paths / destination ports: 3706 / 16
-------------------------------------------------------------------------
Offset:              19.312ns (Levels of Logic = 16)
  Source:            PC_24_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[24]_AND_286_o falling

  Data Path: PC_24_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  PC_24_LDC1 (PC_24_LDC1)
     LUT3:I0->O           15   0.205   1.346  PC_241 (PC_24)
     LUT6:I0->O            3   0.203   1.015  Mmux_ALUSrcAx171_1 (Mmux_ALUSrcAx171)
     LUT6:I0->O            6   0.203   0.973  u3/Sh211 (u3/Sh21)
     LUT6:I3->O            2   0.205   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.312ns (6.067ns logic, 13.245ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[25]_AND_284_o'
  Total number of paths / destination ports: 3714 / 16
-------------------------------------------------------------------------
Offset:              19.548ns (Levels of Logic = 15)
  Source:            PC_25_LDC1 (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[25]_AND_284_o falling

  Data Path: PC_25_LDC1 to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  PC_25_LDC1 (PC_25_LDC1)
     LUT3:I0->O           13   0.205   1.297  PC_251 (PC_25)
     LUT6:I0->O           19   0.203   1.416  Mmux_ALUSrcAx181 (ALUSrcAx<25>)
     LUT6:I1->O            7   0.203   1.002  u3/Sh2161 (u3/Sh216)
     LUT6:I3->O            4   0.205   0.684  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            3   0.203   0.651  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           14   0.205   1.186  u3/Mmux_result12310_1 (u3/Mmux_result123101)
     LUT6:I3->O           22   0.205   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.548ns (5.929ns logic, 13.619ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[26]_AND_282_o'
  Total number of paths / destination ports: 3706 / 16
-------------------------------------------------------------------------
Offset:              19.568ns (Levels of Logic = 15)
  Source:            PC_26_LDC1 (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[26]_AND_282_o falling

  Data Path: PC_26_LDC1 to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  PC_26_LDC1 (PC_26_LDC1)
     LUT3:I0->O           13   0.205   1.297  PC_261 (PC_26)
     LUT6:I0->O           19   0.203   1.436  Mmux_ALUSrcAx191 (ALUSrcAx<26>)
     LUT6:I0->O            7   0.203   1.002  u3/Sh2161 (u3/Sh216)
     LUT6:I3->O            4   0.205   0.684  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            3   0.203   0.651  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           14   0.205   1.186  u3/Mmux_result12310_1 (u3/Mmux_result123101)
     LUT6:I3->O           22   0.205   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.568ns (5.929ns logic, 13.639ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[27]_AND_280_o'
  Total number of paths / destination ports: 3729 / 16
-------------------------------------------------------------------------
Offset:              19.520ns (Levels of Logic = 15)
  Source:            PC_27_LDC1 (LATCH)
  Destination:       LED<4> (PAD)
  Source Clock:      rst_SW[27]_AND_280_o falling

  Data Path: PC_27_LDC1 to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  PC_27_LDC1 (PC_27_LDC1)
     LUT3:I0->O           15   0.205   1.346  PC_271 (PC_27)
     LUT6:I0->O           20   0.203   1.340  Mmux_ALUSrcAx201 (ALUSrcAx<27>)
     LUT6:I2->O            7   0.203   1.002  u3/Sh2161 (u3/Sh216)
     LUT6:I3->O            4   0.205   0.684  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            3   0.203   0.651  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           14   0.205   1.186  u3/Mmux_result12310_1 (u3/Mmux_result123101)
     LUT6:I3->O           22   0.205   1.134  Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT3111 (Mmux_instructions[27]_Data_out[31]_wide_mux_48_OUT311)
     LUT6:I5->O            2   0.205   0.617  mux5513 (mux5518)
     LUT4:I3->O           17   0.205   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.520ns (5.929ns logic, 13.591ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[28]_AND_278_o'
  Total number of paths / destination ports: 3651 / 16
-------------------------------------------------------------------------
Offset:              19.612ns (Levels of Logic = 16)
  Source:            PC_28_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[28]_AND_278_o falling

  Data Path: PC_28_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  PC_28_LDC1 (PC_28_LDC1)
     LUT3:I0->O           16   0.205   1.369  PC_281 (PC_28)
     LUT6:I0->O           18   0.203   1.414  Mmux_ALUSrcAx211 (ALUSrcAx<28>)
     LUT6:I0->O           11   0.203   0.883  u3/Sh2171 (u3/Sh217)
     LUT6:I5->O            2   0.205   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.612ns (6.067ns logic, 13.545ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[29]_AND_276_o'
  Total number of paths / destination ports: 3664 / 16
-------------------------------------------------------------------------
Offset:              19.653ns (Levels of Logic = 16)
  Source:            PC_29_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[29]_AND_276_o falling

  Data Path: PC_29_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              6   0.498   0.973  PC_29_LDC1 (PC_29_LDC1)
     LUT3:I0->O           14   0.205   1.322  PC_291 (PC_29)
     LUT6:I0->O           19   0.203   1.416  Mmux_ALUSrcAx221 (ALUSrcAx<29>)
     LUT5:I0->O            7   0.203   0.878  u3/Sh2211 (u3/Sh221)
     LUT6:I4->O            2   0.203   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.653ns (6.065ns logic, 13.588ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[30]_AND_273_o'
  Total number of paths / destination ports: 3632 / 16
-------------------------------------------------------------------------
Offset:              19.637ns (Levels of Logic = 16)
  Source:            PC_30_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[30]_AND_273_o falling

  Data Path: PC_30_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  PC_30_LDC (PC_30_LDC)
     LUT3:I0->O           18   0.205   1.414  PC_301 (PC_30)
     LUT6:I0->O           23   0.203   1.401  Mmux_ALUSrcAx241 (ALUSrcAx<30>)
     LUT5:I1->O            7   0.203   0.878  u3/Sh2211 (u3/Sh221)
     LUT6:I4->O            2   0.203   0.721  u3/Sh2411 (u3/Sh241)
     LUT6:I4->O            1   0.203   0.580  u3/Mmux_result12362 (u3/Mmux_result12361)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result12364_G (N1553)
     MUXF7:I1->O           5   0.140   0.715  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I5->O           60   0.205   1.614  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.684  mux4814 (mux4814)
     LUT6:I4->O            2   0.203   0.617  mux4815 (mux4815)
     LUT6:I5->O           17   0.205   1.275  mux4816 (RegDataSrcx<0>)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED710 (Mmux_LED710)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.637ns (6.065ns logic, 13.572ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/TLBWrite'
  Total number of paths / destination ports: 1008 / 16
-------------------------------------------------------------------------
Offset:              8.650ns (Levels of Logic = 8)
  Source:            u1/u1/tlb_14_30 (FF)
  Destination:       LED<14> (PAD)
  Source Clock:      u5/TLBWrite rising

  Data Path: u1/u1/tlb_14_30 to LED<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.827  u1/u1/tlb_14_30 (u1/u1/tlb_14_30)
     LUT6:I2->O            1   0.203   0.000  u1/u1/Mmux_n1090_423 (u1/u1/Mmux_n1090_423)
     MUXF7:I1->O           1   0.140   0.000  u1/u1/Mmux_n1090_3_f7_22 (u1/u1/Mmux_n1090_3_f723)
     MUXF8:I1->O           1   0.152   0.827  u1/u1/Mmux_n1090_2_f8_22 (u1/u1/n1090<30>)
     LUT6:I2->O            1   0.203   0.684  Mmux_LED424 (Mmux_LED423)
     LUT5:I3->O            1   0.203   0.580  Mmux_LED428_SW0 (N1436)
     LUT6:I5->O            1   0.205   0.827  Mmux_LED428 (Mmux_LED427)
     LUT4:I0->O            1   0.203   0.579  Mmux_LED4222 (LED_14_OBUF)
     OBUF:I->O                 2.571          LED_14_OBUF (LED<14>)
    ----------------------------------------
    Total                      8.650ns (4.327ns logic, 4.323ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/LOWrite'
  Total number of paths / destination ports: 66 / 16
-------------------------------------------------------------------------
Offset:              9.993ns (Levels of Logic = 7)
  Source:            LO_15 (FF)
  Destination:       LED<15> (PAD)
  Source Clock:      u5/LOWrite rising

  Data Path: LO_15 to LED<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  LO_15 (LO_15)
     LUT6:I0->O            1   0.203   0.684  mux5411 (mux541)
     LUT5:I3->O            1   0.203   0.827  mux5412 (mux5411)
     LUT6:I2->O           32   0.203   1.292  mux5414 (RegDataSrcx<15>)
     LUT6:I5->O            1   0.205   0.808  Mmux_LED4918 (Mmux_LED4917)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED4919 (Mmux_LED4918)
     LUT4:I3->O            1   0.205   0.579  Mmux_LED4920 (LED_15_OBUF)
     OBUF:I->O                 2.571          LED_15_OBUF (LED<15>)
    ----------------------------------------
    Total                      9.993ns (4.242ns logic, 5.751ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/RPCWrite'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              9.991ns (Levels of Logic = 7)
  Source:            RPC_16 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/RPCWrite rising

  Data Path: RPC_16 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  RPC_16 (RPC_16)
     LUT6:I1->O            2   0.203   0.721  mux5512 (mux5517)
     LUT4:I2->O           17   0.203   1.256  mux5515 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED79 (Mmux_LED79)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED711 (Mmux_LED712)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED718 (Mmux_LED719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED719 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      9.991ns (4.240ns logic, 5.751ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/HIWrite'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              10.898ns (Levels of Logic = 8)
  Source:            HI_20 (FF)
  Destination:       LED<4> (PAD)
  Source Clock:      u5/HIWrite rising

  Data Path: HI_20 to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  HI_20 (HI_20)
     LUT3:I1->O            1   0.203   0.944  mux6011 (mux601)
     LUT6:I0->O            2   0.203   0.721  mux6012 (mux6011)
     LUT4:I2->O           17   0.203   1.256  mux6015 (RegDataSrcx<20>)
     LUT6:I3->O            1   0.205   0.580  Mmux_LED7716 (Mmux_LED7715)
     LUT2:I1->O            1   0.205   0.827  Mmux_LED7717 (Mmux_LED7716)
     LUT6:I2->O            1   0.203   0.827  Mmux_LED7720 (Mmux_LED7719)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED7721 (LED_4_OBUF)
     OBUF:I->O                 2.571          LED_4_OBUF (LED<4>)
    ----------------------------------------
    Total                     10.898ns (4.443ns logic, 6.455ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2660 / 16
-------------------------------------------------------------------------
Delay:               12.751ns (Levels of Logic = 9)
  Source:            SW<0> (PAD)
  Destination:       LED<3> (PAD)

  Data Path: SW<0> to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           827   1.222   2.530  SW_0_IBUF (SW_0_IBUF)
     LUT6:I0->O            1   0.203   0.684  Mmux_LED708 (Mmux_LED707)
     LUT6:I4->O            1   0.203   0.580  Mmux_LED709 (Mmux_LED708)
     LUT5:I4->O            1   0.205   0.580  Mmux_LED7010 (Mmux_LED709)
     LUT4:I3->O            1   0.205   0.827  Mmux_LED7012 (Mmux_LED7011)
     LUT4:I0->O            1   0.203   0.944  Mmux_LED7015 (Mmux_LED7014)
     LUT6:I0->O            1   0.203   0.808  Mmux_LED7023 (Mmux_LED7022)
     LUT6:I3->O            1   0.205   0.579  Mmux_LED7024 (LED_3_OBUF)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                     12.751ns (5.220ns logic, 7.531ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_step
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_step            |   14.671|         |         |         |
rst                 |   14.312|         |         |         |
rst_SW[0]_AND_333_o |         |   14.966|         |         |
rst_SW[10]_AND_313_o|         |   15.144|         |         |
rst_SW[11]_AND_311_o|         |   15.150|         |         |
rst_SW[12]_AND_309_o|         |   15.143|         |         |
rst_SW[13]_AND_307_o|         |   15.105|         |         |
rst_SW[14]_AND_305_o|         |   15.084|         |         |
rst_SW[15]_AND_303_o|         |   15.107|         |         |
rst_SW[16]_AND_301_o|         |   15.005|         |         |
rst_SW[17]_AND_299_o|         |   15.303|         |         |
rst_SW[18]_AND_297_o|         |   15.229|         |         |
rst_SW[19]_AND_295_o|         |   14.860|         |         |
rst_SW[1]_AND_331_o |         |   14.996|         |         |
rst_SW[20]_AND_293_o|         |   15.372|         |         |
rst_SW[21]_AND_291_o|         |   15.298|         |         |
rst_SW[22]_AND_290_o|         |   15.302|         |         |
rst_SW[23]_AND_288_o|         |   14.835|         |         |
rst_SW[24]_AND_286_o|         |   14.906|         |         |
rst_SW[25]_AND_284_o|         |   15.266|         |         |
rst_SW[26]_AND_282_o|         |   14.995|         |         |
rst_SW[27]_AND_280_o|         |   15.106|         |         |
rst_SW[28]_AND_278_o|         |   15.203|         |         |
rst_SW[29]_AND_276_o|         |   15.252|         |         |
rst_SW[2]_AND_329_o |         |   14.913|         |         |
rst_SW[30]_AND_273_o|         |   15.218|         |         |
rst_SW[31]_AND_272_o|         |   15.023|         |         |
rst_SW[3]_AND_327_o |         |   15.001|         |         |
rst_SW[4]_AND_325_o |         |   15.170|         |         |
rst_SW[5]_AND_323_o |         |   15.066|         |         |
rst_SW[6]_AND_321_o |         |   15.057|         |         |
rst_SW[7]_AND_319_o |         |   15.028|         |         |
rst_SW[8]_AND_317_o |         |   15.051|         |         |
rst_SW[9]_AND_315_o |         |   15.127|         |         |
u5/IRWrite          |   18.414|         |         |         |
u5/PCWrite          |   15.195|         |         |         |
u5/RegWrite         |   16.880|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/HIWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |    2.317|         |         |         |
u5/IRWrite     |    6.109|         |         |         |
u5/RegWrite    |    4.576|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/IRWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |    1.322|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/LOWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |    2.317|         |         |         |
u5/IRWrite     |    6.109|         |         |         |
u5/RegWrite    |    4.576|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/PCWrite
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_step            |   13.573|         |         |         |
rst                 |   12.490|         |         |         |
rst_SW[0]_AND_333_o |         |   13.240|         |         |
rst_SW[10]_AND_313_o|         |   13.570|         |         |
rst_SW[11]_AND_311_o|         |   13.534|         |         |
rst_SW[12]_AND_309_o|         |   13.573|         |         |
rst_SW[13]_AND_307_o|         |   13.154|         |         |
rst_SW[14]_AND_305_o|         |   13.162|         |         |
rst_SW[15]_AND_303_o|         |   13.550|         |         |
rst_SW[16]_AND_301_o|         |   13.244|         |         |
rst_SW[17]_AND_299_o|         |   13.481|         |         |
rst_SW[18]_AND_297_o|         |   13.407|         |         |
rst_SW[19]_AND_295_o|         |   13.038|         |         |
rst_SW[1]_AND_331_o |         |   13.313|         |         |
rst_SW[20]_AND_293_o|         |   13.550|         |         |
rst_SW[21]_AND_291_o|         |   13.476|         |         |
rst_SW[22]_AND_290_o|         |   13.433|         |         |
rst_SW[23]_AND_288_o|         |   13.057|         |         |
rst_SW[24]_AND_286_o|         |   13.057|         |         |
rst_SW[25]_AND_284_o|         |   13.288|         |         |
rst_SW[26]_AND_282_o|         |   13.275|         |         |
rst_SW[27]_AND_280_o|         |   13.260|         |         |
rst_SW[28]_AND_278_o|         |   13.357|         |         |
rst_SW[29]_AND_276_o|         |   13.398|         |         |
rst_SW[2]_AND_329_o |         |   13.226|         |         |
rst_SW[30]_AND_273_o|         |   13.382|         |         |
rst_SW[31]_AND_272_o|         |   13.201|         |         |
rst_SW[3]_AND_327_o |         |   13.394|         |         |
rst_SW[4]_AND_325_o |         |   13.487|         |         |
rst_SW[5]_AND_323_o |         |   13.433|         |         |
rst_SW[6]_AND_321_o |         |   13.387|         |         |
rst_SW[7]_AND_319_o |         |   13.440|         |         |
rst_SW[8]_AND_317_o |         |   13.494|         |         |
rst_SW[9]_AND_315_o |         |   13.570|         |         |
u5/IRWrite          |   17.316|         |         |         |
u5/PCWrite          |   13.396|         |         |         |
u5/RegWrite         |   15.782|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/RPCWrite
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
rst_SW[0]_AND_333_o |         |    1.684|         |         |
rst_SW[10]_AND_313_o|         |    1.717|         |         |
rst_SW[11]_AND_311_o|         |    1.778|         |         |
rst_SW[12]_AND_309_o|         |    1.807|         |         |
rst_SW[13]_AND_307_o|         |    1.684|         |         |
rst_SW[14]_AND_305_o|         |    1.717|         |         |
rst_SW[15]_AND_303_o|         |    1.717|         |         |
rst_SW[16]_AND_301_o|         |    1.717|         |         |
rst_SW[17]_AND_299_o|         |    1.717|         |         |
rst_SW[18]_AND_297_o|         |    1.748|         |         |
rst_SW[19]_AND_295_o|         |    1.717|         |         |
rst_SW[1]_AND_331_o |         |    1.684|         |         |
rst_SW[20]_AND_293_o|         |    1.778|         |         |
rst_SW[21]_AND_291_o|         |    1.748|         |         |
rst_SW[22]_AND_290_o|         |    1.717|         |         |
rst_SW[23]_AND_288_o|         |    1.684|         |         |
rst_SW[24]_AND_286_o|         |    1.717|         |         |
rst_SW[25]_AND_284_o|         |    1.684|         |         |
rst_SW[26]_AND_282_o|         |    1.684|         |         |
rst_SW[27]_AND_280_o|         |    1.684|         |         |
rst_SW[28]_AND_278_o|         |    1.684|         |         |
rst_SW[29]_AND_276_o|         |    1.778|         |         |
rst_SW[2]_AND_329_o |         |    1.717|         |         |
rst_SW[30]_AND_273_o|         |    1.684|         |         |
rst_SW[31]_AND_272_o|         |    1.748|         |         |
rst_SW[3]_AND_327_o |         |    1.717|         |         |
rst_SW[4]_AND_325_o |         |    1.836|         |         |
rst_SW[5]_AND_323_o |         |    1.807|         |         |
rst_SW[6]_AND_321_o |         |    1.778|         |         |
rst_SW[7]_AND_319_o |         |    1.748|         |         |
rst_SW[8]_AND_317_o |         |    1.717|         |         |
rst_SW[9]_AND_315_o |         |    1.717|         |         |
u5/PCWrite          |    1.659|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/RegWrite
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_step            |   11.788|         |         |         |
rst                 |   11.421|         |         |         |
rst_SW[0]_AND_333_o |         |   11.388|         |         |
rst_SW[10]_AND_313_o|         |   11.623|         |         |
rst_SW[11]_AND_311_o|         |   11.608|         |         |
rst_SW[12]_AND_309_o|         |   11.625|         |         |
rst_SW[13]_AND_307_o|         |   11.525|         |         |
rst_SW[14]_AND_305_o|         |   11.533|         |         |
rst_SW[15]_AND_303_o|         |   11.602|         |         |
rst_SW[16]_AND_301_o|         |   12.217|         |         |
rst_SW[17]_AND_299_o|         |   12.412|         |         |
rst_SW[18]_AND_297_o|         |   12.338|         |         |
rst_SW[19]_AND_295_o|         |   12.004|         |         |
rst_SW[1]_AND_331_o |         |   11.445|         |         |
rst_SW[20]_AND_293_o|         |   12.480|         |         |
rst_SW[21]_AND_291_o|         |   12.406|         |         |
rst_SW[22]_AND_290_o|         |   12.364|         |         |
rst_SW[23]_AND_288_o|         |   11.944|         |         |
rst_SW[24]_AND_286_o|         |   11.988|         |         |
rst_SW[25]_AND_284_o|         |   12.228|         |         |
rst_SW[26]_AND_282_o|         |   12.248|         |         |
rst_SW[27]_AND_280_o|         |   12.201|         |         |
rst_SW[28]_AND_278_o|         |   12.287|         |         |
rst_SW[29]_AND_276_o|         |   12.329|         |         |
rst_SW[2]_AND_329_o |         |   11.455|         |         |
rst_SW[30]_AND_273_o|         |   12.312|         |         |
rst_SW[31]_AND_272_o|         |   12.131|         |         |
rst_SW[3]_AND_327_o |         |   11.446|         |         |
rst_SW[4]_AND_325_o |         |   11.579|         |         |
rst_SW[5]_AND_323_o |         |   11.602|         |         |
rst_SW[6]_AND_321_o |         |   11.554|         |         |
rst_SW[7]_AND_319_o |         |   11.493|         |         |
rst_SW[8]_AND_317_o |         |   11.546|         |         |
rst_SW[9]_AND_315_o |         |   11.622|         |         |
u5/HIWrite          |    3.578|         |         |         |
u5/IRWrite          |   15.531|         |         |         |
u5/LOWrite          |    3.650|         |         |         |
u5/PCWrite          |   12.303|         |         |         |
u5/RPCWrite         |    3.516|         |         |         |
u5/RegWrite         |   13.997|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/TLBWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |    3.902|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 104.00 secs
Total CPU time to Xst completion: 103.58 secs
 
--> 

Total memory usage is 361556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  135 (   0 filtered)
Number of infos    :   21 (   0 filtered)

