
 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.00    0.31    5856       50 K    0.88    0.12    0.00    0.01      840        0        0     62
   1    0     0.00   0.48   0.00    0.31     493     3896      0.86    0.06    0.00    0.02      168        0        0     62
   2    0     0.00   0.60   0.00    0.31     152     4603      0.96    0.05    0.00    0.02        0        0        0     61
   3    0     0.00   0.69   0.00    0.31     200     5278      0.96    0.06    0.00    0.03      168        1        0     62
   4    0     0.00   0.62   0.00    0.31     173     4781      0.96    0.06    0.00    0.02        0        0        0     60
   5    0     0.00   0.64   0.00    0.31     170     4890      0.96    0.05    0.00    0.03        0        0        0     61
   6    0     0.00   0.54   0.00    0.31     280     4557      0.93    0.05    0.00    0.02       56        0        0     58
   7    0     0.00   0.61   0.00    0.31     183     4805      0.96    0.05    0.00    0.02       56        0        0     60
   8    0     0.00   0.63   0.00    0.31     163     4869      0.97    0.05    0.00    0.03       56        0        0     62
   9    0     0.00   0.51   0.00    0.31     202     5143      0.96    0.05    0.00    0.02        0        0        0     63
  10    0     0.00   0.33   0.00    0.31     344       18 K    0.98    0.23    0.00    0.01      280        0        0     61
  11    0     0.00   0.34   0.00    0.31     203     2607      0.92    0.08    0.00    0.02        0        0        0     62
  12    0     0.00   0.42   0.00    0.31    2771       20 K    0.85    0.11    0.00    0.02      168        0        0     64
  13    0     0.00   0.46   0.00    0.31     143     2291      0.94    0.08    0.00    0.02       56        0        0     62
  14    0     0.00   0.44   0.00    0.31     133     2479      0.94    0.07    0.00    0.02       56        0        0     60
  15    0     0.00   0.49   0.00    0.31     140     2344      0.94    0.07    0.00    0.02        0        0        0     62
  16    0     0.00   0.42   0.00    0.31     131     1979      0.93    0.08    0.00    0.02        0        0        0     60
  17    0     0.00   0.50   0.00    0.31     291     2930      0.90    0.07    0.00    0.02       56        0        0     60
  18    0     0.00   0.37   0.00    0.31     163     2126      0.92    0.08    0.00    0.02        0        0        0     61
  19    0     0.00   0.39   0.00    0.31     166     2476      0.93    0.08    0.00    0.02      168        0        0     65
  20    0     0.00   0.46   0.00    0.31     141     2345      0.93    0.07    0.00    0.02        0        0        0     64
  21    0     0.00   0.38   0.00    0.31     295     3294      0.91    0.08    0.00    0.02        0        0        0     63
  22    0     0.00   0.46   0.00    0.31     145     2312      0.93    0.07    0.00    0.02        0        0        0     62
  23    0     0.00   0.43   0.00    0.31     179     2482      0.92    0.06    0.00    0.02      112        0        0     61
  24    0     0.00   0.45   0.00    0.31     279     2634      0.89    0.08    0.00    0.02      112        0        0     62
  25    0     0.00   0.39   0.00    0.31    6595       53 K    0.87    0.16    0.00    0.01      168        0        0     62
  26    0     0.00   0.20   0.00    0.31    1783       19 K    0.90    0.15    0.00    0.01      448        1        0     62
  27    0     0.00   0.32   0.00    0.31    2738       26 K    0.89    0.11    0.00    0.01    32312        0        7     63
  28    1     0.02   0.02   1.00    1.00     169 K    218 K    0.30    0.58    0.00    0.00     1400      226      627     66
  29    1     0.02   0.02   1.00    1.00     170 K    220 K    0.31    0.58    0.00    0.00     1512      253      630     65
  30    1     0.02   0.02   1.00    1.00     169 K    219 K    0.31    0.58    0.00    0.00     1288      161      632     66
  31    1     0.02   0.02   1.00    1.00     169 K    219 K    0.31    0.58    0.00    0.00     1568      249      630     66
  32    1     0.02   0.02   1.00    1.00     170 K    220 K    0.31    0.58    0.00    0.00     1792      186      632     63
  33    1     0.02   0.02   1.00    1.00     171 K    221 K    0.30    0.58    0.00    0.00     1512      212      635     64
  34    1     0.02   0.02   1.00    1.00     169 K    220 K    0.31    0.58    0.00    0.00      952      160      631     64
  35    1     0.02   0.02   1.00    1.00     169 K    219 K    0.30    0.58    0.00    0.00     1176      138      631     63
  36    1     0.02   0.02   1.00    1.00     170 K    219 K    0.30    0.58    0.00    0.00     1568      303      632     64
  37    1     0.02   0.02   1.00    1.00     171 K    218 K    0.29    0.58    0.00    0.00     1568      224      633     64
  38    1     0.02   0.02   1.00    1.00     170 K    219 K    0.30    0.58    0.00    0.00     1400      157      631     64
  39    1     0.02   0.02   1.00    1.00     169 K    219 K    0.30    0.58    0.00    0.00     1232      182      633     65
  40    1     0.02   0.02   1.00    1.00     171 K    220 K    0.30    0.58    0.00    0.00     1232      144      635     65
  41    1     0.02   0.02   1.00    1.00     171 K    219 K    0.30    0.58    0.00    0.00     1848      239      630     67
  42    1     0.02   0.02   1.00    1.00     170 K    219 K    0.30    0.58    0.00    0.00     1456      223      634     63
  43    1     0.02   0.02   1.00    1.00     171 K    219 K    0.30    0.58    0.00    0.00     1568      173      631     65
  44    1     0.02   0.02   1.00    1.00     169 K    219 K    0.30    0.58    0.00    0.00     1680      299      634     64
  45    1     0.02   0.02   1.00    1.00     171 K    220 K    0.30    0.58    0.00    0.00     1848      283      640     65
  46    1     0.02   0.02   1.00    1.00     170 K    220 K    0.30    0.58    0.00    0.00     1680      236      646     67
  47    1     0.02   0.02   1.00    1.00     171 K    219 K    0.30    0.58    0.00    0.00     1344      219      637     63
  48    1     0.02   0.02   1.00    1.00     170 K    220 K    0.30    0.58    0.00    0.00     1064      251      639     65
  49    1     0.02   0.02   1.00    1.00     171 K    220 K    0.30    0.58    0.00    0.00     1512      310      639     66
  50    1     0.02   0.02   1.00    1.00     155 K    202 K    0.32    0.44    0.00    0.00     1176      208      595     64
  51    1     0.02   0.02   1.00    1.00     169 K    217 K    0.30    0.58    0.00    0.00     1512      304      633     65
  52    1     0.02   0.02   1.00    1.00     172 K    220 K    0.30    0.58    0.00    0.00     1904      227      637     66
  53    1     0.02   0.02   1.00    1.00     169 K    219 K    0.31    0.58    0.00    0.00     1848      330      637     65
  54    1     0.02   0.02   1.00    1.00     169 K    218 K    0.30    0.58    0.00    0.00     1400      225      634     65
  55    1     0.02   0.02   1.00    1.00     179 K    232 K    0.29    0.59    0.00    0.00     1680      328      629     65
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.31      24 K    264 K    0.90    0.12    0.00    0.01    35280        2        5     57
 SKT    1     0.02   0.02   1.00    1.00    4767 K   6149 K    0.30    0.58    0.00    0.00    41720     6450    17707     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.50    1.00    4792 K   6413 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1460 M ; Active cycles:   72 G ; Time (TSC): 2605 Mticks ; C0 (active,non-halted) core residency: 50.09 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.87 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.40 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2363 K   2122 K   2235 K   |    0%     0%     0%   
 SKT    1     6193 M   6193 M   6193 M   |   24%    24%    24%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9561 M   9576 M   9726 M   |   38%    38%    38%   
 SKT    1     5241 M   4729 M   4726 M   |   20%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   43 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.55      0.00      86.83      56.28         150.72 2.10
 SKT   1     0.70     7.01   99 %      0.00      0.00     154.59      32.69         1470.10 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.74     7.03   29 %     18.55      0.00     241.42      88.98         1504.45 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    3975       57 K    0.93    0.12    0.00    0.01     1232        0        1     62
   1    0     0.00   0.55   0.00    0.31     197     3176      0.93    0.07    0.00    0.02      168        0        0     62
   2    0     0.00   0.52   0.00    0.31     102     2916      0.96    0.08    0.00    0.02        0        0        0     62
   3    0     0.00   0.55   0.00    0.31      78     2853      0.97    0.07    0.00    0.02      112        0        0     62
   4    0     0.00   0.51   0.00    0.31      76     2591      0.97    0.08    0.00    0.02        0        0        0     61
   5    0     0.00   0.52   0.00    0.31     198     2488      0.92    0.08    0.00    0.02        0        0        0     61
   6    0     0.00   0.54   0.00    0.31      73     2787      0.97    0.06    0.00    0.02       56        0        1     59
   7    0     0.00   0.54   0.00    0.31      75     2747      0.97    0.07    0.00    0.02       56        0        0     61
   8    0     0.00   0.49   0.00    0.31      67     2536      0.97    0.06    0.00    0.02       56        0        0     63
   9    0     0.00   0.56   0.00    0.31      73     2719      0.97    0.07    0.00    0.02        0        0        0     64
  10    0     0.00   0.35   0.00    0.31     105       15 K    0.99    0.25    0.00    0.01      280        0        0     61
  11    0     0.00   0.52   0.00    0.31      70     2870      0.97    0.06    0.00    0.02        0        0        0     63
  12    0     0.00   0.42   0.00    0.31    2160       19 K    0.88    0.11    0.00    0.02      168        0        0     64
  13    0     0.00   0.52   0.00    0.31      76     2940      0.97    0.07    0.00    0.02      112        0        0     62
  14    0     0.00   0.53   0.00    0.31      74     3062      0.97    0.07    0.00    0.02       56        0        0     61
  15    0     0.00   0.50   0.00    0.31      61     2615      0.98    0.07    0.00    0.02        0        0        0     63
  16    0     0.00   0.48   0.00    0.31      72     2619      0.97    0.07    0.00    0.02        0        0        0     60
  17    0     0.00   0.55   0.00    0.31      74     2863      0.97    0.06    0.00    0.02       56        0        0     61
  18    0     0.00   0.52   0.00    0.31      75     2916      0.97    0.07    0.00    0.02        0        0        0     62
  19    0     0.00   0.52   0.00    0.31      67     2980      0.98    0.07    0.00    0.02      112        0        0     65
  20    0     0.00   0.51   0.00    0.31      69     2605      0.97    0.07    0.00    0.02       56        0        0     64
  21    0     0.00   0.47   0.00    0.31     300     4130      0.92    0.08    0.00    0.02        0        0        0     64
  22    0     0.00   0.52   0.00    0.31      65     2965      0.98    0.07    0.00    0.02        0        0        0     63
  23    0     0.00   0.56   0.00    0.31      75     2868      0.97    0.06    0.00    0.02       56        0        0     61
  24    0     0.00   0.56   0.00    0.31     190     3607      0.94    0.07    0.00    0.02      168        0        0     64
  25    0     0.00   0.39   0.00    0.31    6321       51 K    0.88    0.16    0.00    0.01      168        0        0     62
  26    0     0.00   0.20   0.00    0.31    1562       17 K    0.91    0.17    0.00    0.01      392        0        0     62
  27    0     0.00   0.31   0.00    0.31    2839       23 K    0.86    0.12    0.00    0.01    32144        1        5     63
  28    1     0.02   0.02   1.00    1.00     168 K    215 K    0.30    0.58    0.00    0.00     1848      184      627     66
  29    1     0.02   0.02   1.00    1.00     168 K    217 K    0.30    0.58    0.00    0.00     1848      269      629     65
  30    1     0.02   0.02   1.00    1.00     168 K    217 K    0.31    0.58    0.00    0.00     1568      147      632     66
  31    1     0.02   0.02   1.00    1.00     167 K    217 K    0.31    0.58    0.00    0.00     1736      244      629     65
  32    1     0.02   0.02   1.00    1.00     168 K    217 K    0.30    0.58    0.00    0.00     1512      243      631     63
  33    1     0.02   0.02   1.00    1.00     170 K    218 K    0.30    0.58    0.00    0.00     1456      207      631     62
  34    1     0.02   0.02   1.01    1.01     168 K    217 K    0.31    0.58    0.00    0.00     1400      163      629     62
  35    1     0.02   0.02   1.00    1.00     168 K    216 K    0.30    0.59    0.00    0.00     1008      123      630     62
  36    1     0.02   0.02   1.00    1.00     177 K    225 K    0.29    0.59    0.00    0.00     2240      261      631     64
  37    1     0.02   0.02   1.00    1.00     172 K    218 K    0.29    0.58    0.00    0.00     1680      208      631     63
  38    1     0.02   0.02   1.00    1.00     168 K    216 K    0.30    0.59    0.00    0.00     1736      156      629     64
  39    1     0.02   0.02   1.00    1.00     168 K    215 K    0.30    0.58    0.00    0.00     1456      165      630     65
  40    1     0.02   0.02   1.00    1.00     169 K    219 K    0.30    0.58    0.00    0.00      952      155      630     66
  41    1     0.02   0.02   1.00    1.00     168 K    215 K    0.29    0.58    0.00    0.00     1568      251      628     67
  42    1     0.02   0.02   1.00    1.00     169 K    216 K    0.30    0.58    0.00    0.00     1400      239      630     64
  43    1     0.02   0.02   1.00    1.00     169 K    216 K    0.30    0.59    0.00    0.00     1568      181      629     64
  44    1     0.02   0.02   1.00    1.00     167 K    216 K    0.31    0.58    0.00    0.00     1736      299      630     63
  45    1     0.02   0.02   1.00    1.00     169 K    217 K    0.30    0.58    0.00    0.00     1456      297      636     64
  46    1     0.02   0.02   1.00    1.00     168 K    216 K    0.30    0.58    0.00    0.00     1288      242      642     66
  47    1     0.02   0.02   1.00    1.00     169 K    216 K    0.30    0.58    0.00    0.00      728      226      634     62
  48    1     0.02   0.02   1.00    1.00     168 K    217 K    0.30    0.58    0.00    0.00     1512      248      635     64
  49    1     0.02   0.02   1.00    1.00     169 K    216 K    0.30    0.58    0.00    0.00      952      308      635     66
  50    1     0.02   0.02   1.00    1.00     153 K    198 K    0.31    0.44    0.00    0.00     1064      190      592     64
  51    1     0.02   0.02   1.02    1.02     168 K    215 K    0.29    0.58    0.00    0.00     1288      291      632     62
  52    1     0.02   0.02   1.00    1.00     168 K    217 K    0.30    0.58    0.00    0.00     1512      236      635     65
  53    1     0.02   0.02   1.00    1.00     167 K    215 K    0.30    0.59    0.00    0.00     2128      301      632     65
  54    1     0.02   0.02   1.00    1.00     167 K    216 K    0.30    0.58    0.00    0.00     1344      198      631     65
  55    1     0.02   0.02   1.00    1.00     174 K    227 K    0.30    0.59    0.00    0.00     1456      303      625     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.31      19 K    249 K    0.92    0.13    0.00    0.01    35448        1        7     57
 SKT    1     0.02   0.02   1.00    1.00    4726 K   6075 K    0.30    0.58    0.00    0.00    41440     6335    17635     62
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.50    1.00    4745 K   6324 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1452 M ; Active cycles:   72 G ; Time (TSC): 2591 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.40 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2226 K   1988 K   2079 K   |    0%     0%     0%   
 SKT    1     6165 M   6165 M   6165 M   |   24%    24%    24%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9515 M   9530 M   9680 M   |   38%    38%    38%   
 SKT    1     5215 M   4704 M   4701 M   |   20%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   43 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.47      0.00      86.07      55.91         151.13 2.10
 SKT   1     0.69     6.95   99 %      0.00      0.00     154.14      32.66         1471.54 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     6.96   29 %     18.47      0.00     240.21      88.57         1505.55 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.31    2631       52 K    0.95    0.13    0.00    0.01     1288        0        0     63
   1    0     0.00   0.42   0.00    0.31     171     2326      0.92    0.08    0.00    0.02      168        0        0     63
   2    0     0.00   0.52   0.00    0.31      71     3089      0.97    0.07    0.00    0.02        0        0        0     62
   3    0     0.00   0.54   0.00    0.31      72     3116      0.97    0.06    0.00    0.02      112        0        0     62
   4    0     0.00   0.49   0.00    0.31     190     2777      0.93    0.07    0.00    0.02        0        0        0     61
   5    0     0.00   0.54   0.00    0.31      71     3066      0.98    0.06    0.00    0.02        0        0        0     61
   6    0     0.00   0.50   0.00    0.31      75     3022      0.97    0.06    0.00    0.02       56        0        0     60
   7    0     0.00   0.49   0.00    0.31      76     3186      0.97    0.06    0.00    0.02       56        0        0     62
   8    0     0.00   0.57   0.00    0.31      74     2936      0.97    0.06    0.00    0.02       56        0        0     63
   9    0     0.00   0.41   0.00    0.31     114     2921      0.96    0.07    0.00    0.02        0        0        0     65
  10    0     0.00   0.33   0.00    0.31     107       16 K    0.99    0.25    0.00    0.01      280        0        0     62
  11    0     0.00   0.39   0.00    0.31      90     3396      0.97    0.06    0.00    0.02       56        0        0     64
  12    0     0.00   0.41   0.00    0.31    1950       18 K    0.87    0.11    0.00    0.02      168        0        0     65
  13    0     0.00   0.46   0.00    0.31      72     2307      0.97    0.07    0.00    0.02       56        0        0     63
  14    0     0.00   0.51   0.00    0.31      71     2239      0.97    0.07    0.00    0.02       56        0        0     60
  15    0     0.00   0.48   0.00    0.31      70     2219      0.97    0.07    0.00    0.02        0        0        0     63
  16    0     0.00   0.38   0.00    0.31     158     1452      0.88    0.07    0.00    0.02        0        0        0     61
  17    0     0.00   0.47   0.00    0.31      66     1785      0.96    0.08    0.00    0.02       56        0        0     61
  18    0     0.00   0.40   0.00    0.31      72     2428      0.97    0.07    0.00    0.02        0        0        0     62
  19    0     0.00   0.39   0.00    0.31      73     2431      0.97    0.07    0.00    0.02      168        0        0     65
  20    0     0.00   0.47   0.00    0.31      79     2385      0.96    0.07    0.00    0.02        0        0        0     64
  21    0     0.00   0.36   0.00    0.31     409     4038      0.89    0.08    0.00    0.02       56        0        0     64
  22    0     0.00   0.46   0.00    0.31      71     2294      0.97    0.07    0.00    0.02        0        0        0     64
  23    0     0.00   0.45   0.00    0.31      74     2331      0.97    0.07    0.00    0.02       56        0        0     62
  24    0     0.00   0.52   0.00    0.31      76     2186      0.96    0.07    0.00    0.02      112        0        0     64
  25    0     0.00   0.38   0.00    0.31    6204       48 K    0.87    0.17    0.00    0.01      168        0        0     62
  26    0     0.00   0.20   0.00    0.31    1576       17 K    0.90    0.17    0.00    0.01      392        0        0     63
  27    0     0.00   0.31   0.00    0.31    2785       23 K    0.87    0.13    0.00    0.01    32144        0        5     63
  28    1     0.02   0.02   1.19    1.19     173 K    221 K    0.29    0.58    0.00    0.00     1512      214      638     63
  29    1     0.02   0.02   1.18    1.18     172 K    223 K    0.30    0.58    0.00    0.00     1512      242      640     61
  30    1     0.02   0.02   1.08    1.08     171 K    223 K    0.31    0.58    0.00    0.00     1344      157      641     62
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1792      239      638     61
  32    1     0.02   0.02   1.23    1.23     171 K    223 K    0.31    0.58    0.00    0.00     1792      217      639     59
  33    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1568      203      640     59
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1344      140      637     60
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1456      140      639     59
  36    1     0.02   0.02   1.28    1.28     173 K    222 K    0.30    0.58    0.00    0.00     1624      264      640     59
  37    1     0.02   0.02   1.29    1.29     173 K    222 K    0.30    0.58    0.00    0.00     1904      190      641     59
  38    1     0.02   0.02   1.30    1.30     172 K    222 K    0.30    0.58    0.00    0.00     1176      161      637     61
  39    1     0.02   0.02   1.29    1.29     171 K    220 K    0.30    0.58    0.00    0.00     1288      170      638     60
  40    1     0.02   0.02   1.21    1.21     172 K    222 K    0.30    0.58    0.00    0.00     1064      165      641     61
  41    1     0.02   0.02   1.00    1.00     173 K    222 K    0.30    0.58    0.00    0.00     1792      283      639     65
  42    1     0.02   0.02   1.02    1.02     173 K    222 K    0.30    0.58    0.00    0.00     1344      212      642     60
  43    1     0.02   0.02   1.14    1.14     173 K    222 K    0.30    0.58    0.00    0.00     1456      170      639     60
  44    1     0.02   0.02   1.16    1.16     171 K    221 K    0.30    0.58    0.00    0.00     1736      283      641     61
  45    1     0.02   0.02   1.25    1.25     172 K    222 K    0.30    0.58    0.00    0.00     1232      288      646     60
  46    1     0.02   0.02   1.27    1.27     172 K    222 K    0.30    0.58    0.00    0.00     1120      242      657     62
  47    1     0.02   0.02   1.29    1.29     173 K    221 K    0.30    0.58    0.00    0.00     1064      203      643     58
  48    1     0.02   0.02   1.25    1.25     173 K    223 K    0.30    0.58    0.00    0.00     1456      244      645     59
  49    1     0.02   0.02   1.27    1.27     173 K    222 K    0.30    0.58    0.00    0.00     1624      275      645     60
  50    1     0.02   0.01   1.27    1.27     154 K    201 K    0.32    0.44    0.00    0.00     1680      211      596     60
  51    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1176      306      642     61
  52    1     0.02   0.02   1.30    1.30     172 K    222 K    0.30    0.58    0.00    0.00     1736      254      644     61
  53    1     0.02   0.02   1.28    1.28     170 K    220 K    0.31    0.58    0.00    0.00     2240      272      642     60
  54    1     0.02   0.02   1.30    1.30     170 K    221 K    0.30    0.58    0.00    0.00     1344      218      639     61
  55    1     0.02   0.02   1.11    1.11     180 K    233 K    0.29    0.59    0.00    0.00     1008      316      637     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      17 K    235 K    0.92    0.14    0.00    0.01    35504        0        5     58
 SKT    1     0.02   0.02   1.23    1.23    4817 K   6214 K    0.30    0.58    0.00    0.00    41384     6279    17906     58
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.62    1.23    4835 K   6449 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1481 M ; Active cycles:   89 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2107 K   1915 K   1984 K   |    0%     0%     0%   
 SKT    1     6257 M   6257 M   6257 M   |   24%    24%    24%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9641 M   9657 M   9807 M   |   38%    38%    39%   
 SKT    1     5282 M   4766 M   4762 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   43 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.74      0.00      86.45      56.36         150.98 2.10
 SKT   1     0.70     7.10   99 %      0.00      0.00     185.13      33.72         1446.04 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.11   29 %     18.74      0.00     271.58      90.08         1479.51 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    2858       48 K    0.94    0.14    0.00    0.01     1456        1        0     63
   1    0     0.00   0.40   0.00    0.31     569     5404      0.88    0.11    0.00    0.01      168        0        0     64
   2    0     0.00   0.45   0.00    0.31      82     2921      0.97    0.07    0.00    0.02       56        0        0     63
   3    0     0.00   0.41   0.00    0.31     205     2056      0.90    0.08    0.00    0.02      112        0        0     63
   4    0     0.00   0.48   0.00    0.31      78     2871      0.97    0.07    0.00    0.02       56        0        0     61
   5    0     0.00   0.46   0.00    0.31     112     2395      0.95    0.09    0.00    0.02        0        0        0     62
   6    0     0.00   0.44   0.00    0.31      76     2555      0.97    0.07    0.00    0.02       56        0        0     60
   7    0     0.00   0.47   0.00    0.31      85     2853      0.97    0.07    0.00    0.02       56        0        0     61
   8    0     0.00   0.44   0.00    0.31     116     3642      0.96    0.07    0.00    0.02       56        0        0     63
   9    0     0.00   0.47   0.00    0.31      84     2440      0.96    0.08    0.00    0.02        0        0        0     65
  10    0     0.00   0.34   0.00    0.31     105       14 K    0.99    0.27    0.00    0.01      280        0        0     62
  11    0     0.00   0.41   0.00    0.31      79     2072      0.96    0.08    0.00    0.02        0        0        0     64
  12    0     0.00   0.41   0.00    0.31    2595       17 K    0.83    0.11    0.00    0.02      168        0        0     64
  13    0     0.00   0.41   0.00    0.31      82     2164      0.96    0.09    0.00    0.02       56        0        0     64
  14    0     0.00   0.39   0.00    0.31      74     1931      0.96    0.09    0.00    0.02       56        0        0     62
  15    0     0.00   0.43   0.00    0.31     212     2062      0.88    0.09    0.00    0.02        0        0        0     63
  16    0     0.00   0.43   0.00    0.31      89     2104      0.96    0.08    0.00    0.02        0        0        0     61
  17    0     0.00   0.42   0.00    0.31      82     2035      0.96    0.08    0.00    0.02       56        0        0     61
  18    0     0.00   0.40   0.00    0.31      76     2146      0.96    0.08    0.00    0.02        0        0        0     63
  19    0     0.00   0.40   0.00    0.31      81     2170      0.96    0.09    0.00    0.02      168        0        0     65
  20    0     0.00   0.42   0.00    0.31      86     2235      0.96    0.08    0.00    0.02        0        0        0     64
  21    0     0.00   0.20   0.00    0.31     355     4801      0.92    0.13    0.00    0.02      112        0        0     65
  22    0     0.00   0.41   0.00    0.31      83     2165      0.96    0.09    0.00    0.02        0        0        0     63
  23    0     0.00   0.43   0.00    0.31      88     2085      0.96    0.08    0.00    0.02      112        0        0     62
  24    0     0.00   0.59   0.00    0.31     857     5952      0.85    0.12    0.00    0.01      112        0        0     64
  25    0     0.00   0.38   0.00    0.31    6232       50 K    0.87    0.17    0.00    0.01      168        0        0     63
  26    0     0.00   0.21   0.00    0.31    1450       16 K    0.90    0.17    0.00    0.01      392        0        0     63
  27    0     0.00   0.29   0.00    0.31    1793       16 K    0.88    0.14    0.00    0.01    31808        0        6     63
  28    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.58    0.00    0.00     1512      199      640     63
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1792      236      643     61
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1680      177      645     61
  31    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1960      242      643     60
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     2072      220      646     58
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1680      169      647     59
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1232      133      643     60
  35    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00      728      146      643     57
  36    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1456      227      646     59
  37    1     0.02   0.02   1.31    1.31     175 K    223 K    0.29    0.58    0.00    0.00     1456      229      648     58
  38    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1344      182      645     59
  39    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1120      170      644     60
  40    1     0.02   0.02   1.31    1.31     176 K    224 K    0.29    0.58    0.00    0.00     1232      152      645     61
  41    1     0.02   0.02   1.25    1.25     173 K    219 K    0.29    0.58    0.00    0.00     1736      255      640     62
  42    1     0.02   0.02   1.31    1.31     175 K    223 K    0.29    0.59    0.00    0.00     1512      227      642     59
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1736      198      642     60
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1344      287      644     60
  45    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1792      297      649     59
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1456      231      658     61
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1232      265      649     57
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1176      235      650     59
  49    1     0.02   0.02   1.31    1.31     175 K    221 K    0.29    0.58    0.00    0.00     1456      288      649     60
  50    1     0.02   0.01   1.31    1.31     155 K    200 K    0.31    0.44    0.00    0.00     1064      183      599     60
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1512      281      647     60
  52    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1792      251      647     61
  53    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00     1736      272      647     59
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1456      246      646     60
  55    1     0.02   0.02   1.31    1.31     179 K    232 K    0.29    0.59    0.00    0.00     1848      308      640     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      18 K    225 K    0.91    0.14    0.00    0.01    35504        1        5     58
 SKT    1     0.02   0.02   1.31    1.31    4835 K   6187 K    0.30    0.58    0.00    0.00    42112     6306    18027     57
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4854 K   6413 K    0.31    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1490 M ; Active cycles:   94 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2427 K   2140 K   2242 K   |    0%     0%     0%   
 SKT    1     6301 M   6301 M   6301 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9704 M   9718 M   9868 M   |   38%    38%    39%   
 SKT    1     5315 M   4796 M   4793 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.88      0.00      86.51      56.52         149.65 2.10
 SKT   1     0.70     7.17   99 %      0.00      0.00     195.25      33.73         1434.08 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.19   29 %     18.88      0.00     281.75      90.25         1467.26 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.01    0.31    2816       51 K    0.94    0.13    0.00    0.01     1568        0        0     63
   1    0     0.00   0.57   0.00    0.31     318     3369      0.90    0.07    0.00    0.02      168        0        0     64
   2    0     0.00   0.48   0.00    0.31      65     2482      0.97    0.08    0.00    0.02       56        0        0     63
   3    0     0.00   0.60   0.00    0.31      89     3287      0.97    0.07    0.00    0.02      112        0        0     63
   4    0     0.00   0.47   0.00    0.31      64     2023      0.97    0.08    0.00    0.02       56        0        0     61
   5    0     0.00   0.52   0.00    0.31      66     2669      0.97    0.08    0.00    0.02        0        0        0     62
   6    0     0.00   0.45   0.00    0.31      73     2488      0.97    0.07    0.00    0.02       56        0        1     60
   7    0     0.00   0.51   0.00    0.31      71     2648      0.97    0.07    0.00    0.02       56        0        0     62
   8    0     0.00   0.56   0.00    0.31      67     2548      0.97    0.07    0.00    0.02       56        0        0     64
   9    0     0.00   0.44   0.00    0.31     112     2766      0.96    0.08    0.00    0.02        0        0        0     65
  10    0     0.00   0.33   0.00    0.31     134       16 K    0.99    0.25    0.00    0.01      280        0        0     62
  11    0     0.00   0.35   0.00    0.31      69     2358      0.97    0.08    0.00    0.02        0        0        0     64
  12    0     0.00   0.42   0.00    0.31    2650       18 K    0.84    0.11    0.00    0.02      168        0        0     65
  13    0     0.00   0.46   0.00    0.31      71     2030      0.96    0.08    0.00    0.02       56        0        0     64
  14    0     0.00   0.46   0.00    0.31     184     1704      0.88    0.09    0.00    0.02       56        0        0     61
  15    0     0.00   0.48   0.00    0.31      71     1991      0.96    0.07    0.00    0.02        0        0        0     64
  16    0     0.00   0.43   0.00    0.31      72     1798      0.96    0.08    0.00    0.02        0        0        0     61
  17    0     0.00   0.49   0.00    0.31      70     1938      0.96    0.07    0.00    0.02       56        0        0     62
  18    0     0.00   0.39   0.00    0.31      69     2201      0.97    0.08    0.00    0.02        0        0        0     63
  19    0     0.00   0.39   0.00    0.31      66     2184      0.97    0.08    0.00    0.02      168        0        0     66
  20    0     0.00   0.47   0.00    0.31      70     2119      0.96    0.07    0.00    0.02        0        0        0     65
  21    0     0.00   0.37   0.00    0.31     241     3244      0.92    0.10    0.00    0.02      112        0        0     65
  22    0     0.00   0.45   0.00    0.31      68     2038      0.96    0.08    0.00    0.02        0        0        0     64
  23    0     0.00   0.44   0.00    0.31      69     2083      0.96    0.08    0.00    0.02      112        0        0     62
  24    0     0.00   0.39   0.00    0.31      96     2500      0.96    0.08    0.00    0.02      112        0        0     64
  25    0     0.00   0.38   0.00    0.31    5691       46 K    0.88    0.17    0.00    0.01      168        0        0     64
  26    0     0.00   0.20   0.00    0.31    1685       17 K    0.89    0.17    0.00    0.01      392        0        0     63
  27    0     0.00   0.45   0.00    0.31    4430       60 K    0.92    0.10    0.00    0.02    31808        0        5     64
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1344      172      641     62
  29    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     2016      244      643     60
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1232      136      646     61
  31    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1960      227      644     59
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     2184      212      646     57
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1288      200      646     58
  34    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1008      145      642     60
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1400      145      643     57
  36    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.59    0.00    0.00     1904      276      644     58
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1680      200      645     57
  38    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1400      180      643     58
  39    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1344      192      644     60
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00      896      150      644     60
  41    1     0.02   0.02   1.31    1.31     175 K    223 K    0.29    0.58    0.00    0.00     1736      270      643     61
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1456      183      644     59
  43    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.59    0.00    0.00     1624      179      643     59
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1512      299      644     60
  45    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1904      305      651     59
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      262      657     61
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1624      199      647     57
  48    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1176      237      649     58
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1456      287      648     59
  50    1     0.02   0.01   1.31    1.31     155 K    199 K    0.31    0.44    0.00    0.00     1288      212      600     58
  51    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1064      305      646     59
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1848      241      650     60
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     2016      315      647     58
  54    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1344      235      644     60
  55    1     0.02   0.02   1.31    1.31     186 K    240 K    0.28    0.60    0.00    0.00     1456      297      639     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.31      19 K    262 K    0.92    0.13    0.00    0.01    35616        0        6     59
 SKT    1     0.02   0.02   1.31    1.31    4840 K   6206 K    0.30    0.58    0.00    0.00    42504     6305    18023     57
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4860 K   6469 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1493 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2112 K   1922 K   1966 K   |    0%     0%     0%   
 SKT    1     6299 M   6299 M   6299 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9694 M   9710 M   9860 M   |   38%    38%    39%   
 SKT    1     5307 M   4789 M   4785 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.87      0.00      86.20      56.45         147.30 2.10
 SKT   1     0.70     7.11   99 %      0.00      0.00     195.27      33.67         1433.83 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.12   29 %     18.87      0.00     281.48      90.12         1467.00 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.53   0.01    0.31    2701       52 K    0.95    0.13    0.00    0.01     1624        0        0     63
   1    0     0.00   0.37   0.00    0.31     183     1258      0.84    0.11    0.00    0.01      168        0        0     63
   2    0     0.00   0.58   0.00    0.31     183     3482      0.94    0.06    0.00    0.02       56        0        0     63
   3    0     0.00   0.48   0.00    0.31      79     2761      0.97    0.07    0.00    0.02      112        0        0     63
   4    0     0.00   0.52   0.00    0.31      68     2744      0.97    0.07    0.00    0.02       56        0        0     62
   5    0     0.00   0.49   0.00    0.31      60     2395      0.97    0.08    0.00    0.02        0        0        0     63
   6    0     0.00   0.57   0.00    0.31      74     2630      0.97    0.06    0.00    0.02       56        0        0     60
   7    0     0.00   0.55   0.00    0.31      72     2568      0.97    0.07    0.00    0.02       56        0        0     62
   8    0     0.00   0.52   0.00    0.31      70     2677      0.97    0.06    0.00    0.02       56        0        0     63
   9    0     0.00   0.57   0.00    0.31      99     2552      0.96    0.07    0.00    0.02        0        0        0     66
  10    0     0.00   0.35   0.00    0.31     220       16 K    0.99    0.25    0.00    0.01      336        0        1     63
  11    0     0.00   0.45   0.00    0.31      66     1964      0.96    0.08    0.00    0.02       56        0        0     64
  12    0     0.00   0.41   0.00    0.31    2070       18 K    0.87    0.12    0.00    0.02      168        0        0     65
  13    0     0.00   0.46   0.00    0.31      71     2060      0.96    0.09    0.00    0.02       56        0        0     64
  14    0     0.00   0.42   0.00    0.31     164     1821      0.91    0.08    0.00    0.02       56        0        0     62
  15    0     0.00   0.42   0.00    0.31      62     1755      0.96    0.08    0.00    0.02        0        0        0     64
  16    0     0.00   0.53   0.00    0.31      63     2099      0.97    0.09    0.00    0.02        0        0        0     62
  17    0     0.00   0.45   0.00    0.31      64     1977      0.96    0.07    0.00    0.02       56        0        0     62
  18    0     0.00   0.46   0.00    0.31      63     2062      0.97    0.07    0.00    0.02        0        0        0     63
  19    0     0.00   0.45   0.00    0.31      62     2021      0.97    0.08    0.00    0.02      112        0        0     66
  20    0     0.00   0.44   0.00    0.31      63     1820      0.96    0.08    0.00    0.02        0        0        0     65
  21    0     0.00   0.20   0.00    0.31     265     4767      0.94    0.12    0.00    0.01      112        0        0     65
  22    0     0.00   0.47   0.00    0.31      71     2020      0.96    0.08    0.00    0.02        0        0        0     64
  23    0     0.00   0.50   0.00    0.31      71     1950      0.96    0.08    0.00    0.02      112        0        0     62
  24    0     0.00   0.49   0.00    0.31      78     1966      0.96    0.08    0.00    0.02      112        0        0     64
  25    0     0.00   0.48   0.00    0.31      73     1937      0.96    0.07    0.00    0.02      168        0        0     64
  26    0     0.00   0.20   0.00    0.31    1550       16 K    0.90    0.17    0.00    0.01      392        0        0     64
  27    0     0.00   0.36   0.01    0.31    8544       67 K    0.87    0.16    0.00    0.01    31752        0        8     65
  28    1     0.02   0.02   1.31    1.31     171 K    218 K    0.29    0.58    0.00    0.00     1792      194      639     61
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     2128      233      643     60
  30    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1232      162      645     60
  31    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1624      269      642     60
  32    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1568      247      643     57
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1848      176      645     57
  34    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1288      158      639     59
  35    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00     1232      141      642     56
  36    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1904      256      644     58
  37    1     0.02   0.02   1.31    1.31     175 K    223 K    0.29    0.58    0.00    0.00     1680      257      644     57
  38    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1344      162      642     59
  39    1     0.02   0.02   1.31    1.31     172 K    219 K    0.30    0.58    0.00    0.00     1344      164      643     59
  40    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1344      170      644     59
  41    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1736      234      639     61
  42    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1512      219      640     58
  43    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1680      157      640     58
  44    1     0.02   0.02   1.31    1.31     170 K    220 K    0.30    0.58    0.00    0.00     1344      314      643     60
  45    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1792      334      648     59
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00      896      235      656     61
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1288      233      647     56
  48    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1960      225      649     57
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00      952      286      649     59
  50    1     0.02   0.01   1.31    1.31     155 K    200 K    0.31    0.44    0.00    0.00      896      214      599     58
  51    1     0.02   0.02   1.31    1.31     171 K    219 K    0.29    0.58    0.00    0.00     1624      296      645     59
  52    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1512      233      648     59
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1848      285      647     58
  54    1     0.02   0.02   1.31    1.31     170 K    219 K    0.30    0.58    0.00    0.00     1176      212      644     59
  55    1     0.02   0.02   1.31    1.31     177 K    230 K    0.29    0.59    0.00    0.00     1960      298      638     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      17 K    225 K    0.92    0.14    0.00    0.01    35672        0        9     59
 SKT    1     0.02   0.02   1.31    1.31    4813 K   6171 K    0.30    0.58    0.00    0.00    42504     6364    17987     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4830 K   6397 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1483 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2016 K   1809 K   1885 K   |    0%     0%     0%   
 SKT    1     6287 M   6287 M   6287 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9679 M   9694 M   9845 M   |   38%    38%    39%   
 SKT    1     5302 M   4784 M   4780 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.84      0.00      86.31      56.37         151.16 2.10
 SKT   1     0.69     7.13   99 %      0.00      0.00     195.67      33.70         1435.99 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.14   29 %     18.84      0.00     281.98      90.07         1469.23 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.00    0.31    2474       45 K    0.94    0.14    0.00    0.01     1624        0        0     63
   1    0     0.00   0.58   0.00    0.31     231     3748      0.93    0.06    0.00    0.02      168        0        0     65
   2    0     0.00   0.45   0.00    0.31      48     2002      0.97    0.09    0.00    0.02       56        0        1     63
   3    0     0.00   0.44   0.00    0.31      58     2084      0.97    0.10    0.00    0.02      112        0        0     64
   4    0     0.00   0.49   0.00    0.31      62     2430      0.97    0.09    0.00    0.02       56        0        0     62
   5    0     0.00   0.53   0.00    0.31      67     2624      0.97    0.08    0.00    0.02        0        0        0     64
   6    0     0.00   0.52   0.00    0.31      75     2693      0.97    0.07    0.00    0.02       56        0        0     60
   7    0     0.00   0.54   0.00    0.31      74     2668      0.97    0.07    0.00    0.02       56        0        0     62
   8    0     0.00   0.57   0.00    0.31      67     2598      0.97    0.07    0.00    0.02       56        0        0     64
   9    0     0.00   0.46   0.00    0.31     106     2806      0.96    0.08    0.00    0.02        0        0        0     66
  10    0     0.00   0.33   0.00    0.31     111       15 K    0.99    0.26    0.00    0.01      336        0        0     63
  11    0     0.00   0.36   0.00    0.31      72     2334      0.97    0.09    0.00    0.02        0        0        0     65
  12    0     0.00   0.41   0.00    0.31    2567       18 K    0.84    0.12    0.00    0.02      168        0        0     66
  13    0     0.00   0.43   0.00    0.31      62     1771      0.96    0.10    0.00    0.02       56        0        0     64
  14    0     0.00   0.52   0.00    0.31      70     1979      0.96    0.07    0.00    0.02       56        0        0     62
  15    0     0.00   0.46   0.00    0.31      61     1622      0.96    0.09    0.00    0.02        0        0        0     64
  16    0     0.00   0.51   0.00    0.31      78     1977      0.96    0.08    0.00    0.02       56        0        0     62
  17    0     0.00   0.46   0.00    0.31      67     1932      0.96    0.08    0.00    0.02       56        0        0     62
  18    0     0.00   0.40   0.00    0.31      67     2199      0.96    0.07    0.00    0.02        0        0        0     63
  19    0     0.00   0.38   0.00    0.31      63     1911      0.96    0.09    0.00    0.02      168        0        0     67
  20    0     0.00   0.49   0.00    0.31      76     1962      0.96    0.08    0.00    0.02        0        0        0     65
  21    0     0.00   0.29   0.00    0.31      93     2557      0.96    0.10    0.00    0.02      112        0        0     65
  22    0     0.00   0.45   0.00    0.31      77     2045      0.96    0.08    0.00    0.02        0        0        0     65
  23    0     0.00   0.40   0.00    0.31      65     1904      0.96    0.09    0.00    0.02      112        0        0     63
  24    0     0.00   0.51   0.00    0.31      77     1960      0.96    0.07    0.00    0.02      112        0        0     64
  25    0     0.00   0.43   0.00    0.31     177     2215      0.92    0.09    0.00    0.01      168        0        0     65
  26    0     0.00   0.19   0.00    0.31    1581       16 K    0.89    0.18    0.00    0.01      392        0        0     64
  27    0     0.00   0.36   0.01    0.31    8217       66 K    0.87    0.16    0.00    0.01    31752        0        6     65
  28    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1344      225      641     62
  29    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1512      243      644     59
  30    1     0.02   0.02   1.31    1.31     172 K    225 K    0.31    0.58    0.00    0.00     1624      154      647     60
  31    1     0.02   0.02   1.31    1.31     172 K    224 K    0.31    0.58    0.00    0.00     1792      233      644     59
  32    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.58    0.00    0.00     1960      266      646     56
  33    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.58    0.00    0.00     1792      193      646     57
  34    1     0.02   0.02   1.31    1.31     172 K    223 K    0.31    0.58    0.00    0.00     1176      156      644     59
  35    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1344      133      645     56
  36    1     0.02   0.02   1.31    1.31     181 K    232 K    0.30    0.58    0.00    0.00     1848      294      644     57
  37    1     0.02   0.02   1.31    1.31     175 K    224 K    0.29    0.58    0.00    0.00     1512      198      646     57
  38    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1512      162      643     58
  39    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1456      171      644     58
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.29    0.58    0.00    0.00     1288      163      645     60
  41    1     0.02   0.02   1.31    1.31     174 K    223 K    0.29    0.58    0.00    0.00     1512      235      641     61
  42    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1680      212      643     58
  43    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1288      192      644     58
  44    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1232      303      645     60
  45    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1792      294      651     58
  46    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1680      233      659     60
  47    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1120      214      648     56
  48    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1232      224      651     57
  49    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1064      283      650     58
  50    1     0.02   0.01   1.31    1.31     158 K    203 K    0.31    0.44    0.00    0.00      840      200      600     58
  51    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1736      281      647     59
  52    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1792      241      649     59
  53    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1736      324      647     58
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1120      239      644     59
  55    1     0.02   0.02   1.31    1.31     181 K    235 K    0.29    0.59    0.00    0.00     1736      306      642     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      16 K    214 K    0.92    0.14    0.00    0.01    35728        0        7     59
 SKT    1     0.02   0.02   1.31    1.31    4859 K   6269 K    0.30    0.58    0.00    0.00    41720     6372    18040     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4876 K   6484 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1495 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1977 K   1752 K   1817 K   |    0%     0%     0%   
 SKT    1     6306 M   6306 M   6306 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9704 M   9719 M   9870 M   |   38%    38%    39%   
 SKT    1     5315 M   4794 M   4791 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.89      0.00      86.32      56.37         149.27 2.10
 SKT   1     0.70     7.13   99 %      0.00      0.00     195.55      33.73         1434.28 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.15   29 %     18.89      0.00     281.87      90.10         1467.50 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    2573       46 K    0.94    0.14    0.00    0.01     1736        0        0     64
   1    0     0.00   0.47   0.00    0.31     274     3169      0.90    0.07    0.00    0.02      168        0        0     65
   2    0     0.00   0.43   0.00    0.31      52     2363      0.97    0.08    0.00    0.02       56        0        0     64
   3    0     0.00   0.40   0.00    0.31      57     2198      0.97    0.09    0.00    0.02      112        0        0     64
   4    0     0.00   0.43   0.00    0.31      85     2562      0.97    0.08    0.00    0.02       56        0        0     63
   5    0     0.00   0.49   0.00    0.31     124     3017      0.96    0.08    0.00    0.02        0        0        0     64
   6    0     0.00   0.45   0.00    0.31      70     2473      0.97    0.08    0.00    0.02       56        0        0     61
   7    0     0.00   0.51   0.00    0.31      86     2962      0.97    0.07    0.00    0.02       56        0        0     63
   8    0     0.00   0.50   0.00    0.31      71     2916      0.97    0.06    0.00    0.02       56        0        0     64
   9    0     0.00   0.51   0.00    0.31      78     2962      0.97    0.07    0.00    0.02        0        0        0     66
  10    0     0.00   0.35   0.00    0.31      97       15 K    0.99    0.26    0.00    0.01      336        0        0     63
  11    0     0.00   0.41   0.00    0.31      71     2101      0.96    0.08    0.00    0.02        0        0        0     65
  12    0     0.00   0.35   0.00    0.31    3470       23 K    0.83    0.13    0.00    0.01      168        0        1     66
  13    0     0.00   0.40   0.00    0.31     163     2146      0.92    0.09    0.00    0.02       56        0        0     64
  14    0     0.00   0.39   0.00    0.31     104     2562      0.95    0.09    0.00    0.02       56        0        0     62
  15    0     0.00   0.41   0.00    0.31      67     2131      0.97    0.08    0.00    0.02        0        0        0     64
  16    0     0.00   0.44   0.00    0.31      77     2066      0.96    0.08    0.00    0.02        0        0        0     62
  17    0     0.00   0.40   0.00    0.31      76     2062      0.96    0.08    0.00    0.02       56        0        0     62
  18    0     0.00   0.44   0.00    0.31      82     2582      0.96    0.07    0.00    0.02        0        0        0     64
  19    0     0.00   0.41   0.00    0.31      72     2141      0.96    0.09    0.00    0.02      168        0        0     67
  20    0     0.00   0.43   0.00    0.31      69     2078      0.96    0.08    0.00    0.02       56        0        0     66
  21    0     0.00   0.38   0.00    0.31     184     2943      0.93    0.10    0.00    0.02      112        0        0     65
  22    0     0.00   0.41   0.00    0.31      70     2121      0.96    0.09    0.00    0.02        0        0        0     65
  23    0     0.00   0.43   0.00    0.31      71     2168      0.96    0.08    0.00    0.02       56        0        0     63
  24    0     0.00   0.33   0.00    0.31      69     1411      0.95    0.11    0.00    0.01      112        0        0     65
  25    0     0.00   0.43   0.00    0.31      80     2034      0.96    0.08    0.00    0.02      168        0        0     65
  26    0     0.00   0.21   0.00    0.31    1454       16 K    0.90    0.17    0.00    0.01      392        0        0     64
  27    0     0.00   0.38   0.00    0.31    6503       55 K    0.88    0.16    0.00    0.01    31752        0        2     65
  28    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1344      242      637     61
  29    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     2128      262      641     60
  30    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1400      165      644     59
  31    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1344      244      641     59
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1680      226      645     56
  33    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1792      198      645     57
  34    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1064      167      641     59
  35    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00     1176      146      642     56
  36    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.59    0.00    0.00     1344      260      643     58
  37    1     0.02   0.02   1.31    1.31     175 K    223 K    0.29    0.58    0.00    0.00     1680      218      644     56
  38    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1512      161      641     58
  39    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1400      165      643     58
  40    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1232      146      643     59
  41    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1512      234      641     60
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1848      269      643     57
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1904      178      641     58
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1680      262      643     58
  45    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1568      285      650     57
  46    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00      952      245      653     59
  47    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1344      242      647     56
  48    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1232      242      649     57
  49    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1232      317      649     59
  50    1     0.02   0.01   1.31    1.31     154 K    200 K    0.31    0.44    0.00    0.00      840      198      599     58
  51    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1456      323      644     59
  52    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1792      248      648     59
  53    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00     1736      295      647     58
  54    1     0.02   0.02   1.31    1.31     170 K    220 K    0.30    0.58    0.00    0.00     1288      212      645     59
  55    1     0.02   0.02   1.31    1.31     178 K    232 K    0.29    0.59    0.00    0.00     1512      322      641     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      16 K    211 K    0.92    0.14    0.00    0.01    35784        0        3     59
 SKT    1     0.02   0.02   1.31    1.31    4812 K   6180 K    0.30    0.58    0.00    0.00    40992     6472    17990     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4828 K   6392 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1484 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.86 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1931 K   1726 K   1782 K   |    0%     0%     0%   
 SKT    1     6287 M   6287 M   6287 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9678 M   9693 M   9844 M   |   38%    38%    39%   
 SKT    1     5300 M   4781 M   4777 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.84      0.00      86.31      56.51         149.78 2.10
 SKT   1     0.70     7.10   99 %      0.00      0.00     195.13      33.70         1437.13 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.12   29 %     18.84      0.00     281.44      90.21         1470.42 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.55   0.00    0.31    3083       52 K    0.94    0.13    0.00    0.01     1736        0        0     65
   1    0     0.00   0.42   0.00    0.31     601     6608      0.90    0.10    0.00    0.02      224        1        0     65
   2    0     0.00   0.47   0.00    0.31      68     1991      0.96    0.09    0.00    0.02       56        0        0     64
   3    0     0.00   0.41   0.00    0.31      52     1655      0.97    0.09    0.00    0.02      112        0        0     65
   4    0     0.00   0.58   0.00    0.31      77     3447      0.98    0.07    0.00    0.02       56        0        0     62
   5    0     0.00   0.49   0.00    0.31      63     2421      0.97    0.08    0.00    0.02        0        0        0     64
   6    0     0.00   0.45   0.00    0.31      68     2509      0.97    0.07    0.00    0.02       56        0        1     61
   7    0     0.00   0.50   0.00    0.31      79     2687      0.97    0.07    0.00    0.02       56        0        0     63
   8    0     0.00   0.42   0.00    0.31     148     2958      0.95    0.09    0.00    0.02       56        0        0     65
   9    0     0.00   0.42   0.00    0.31      78     2515      0.97    0.08    0.00    0.02        0        0        0     66
  10    0     0.00   0.33   0.00    0.31     146       15 K    0.99    0.26    0.00    0.01      336        0        0     64
  11    0     0.00   0.35   0.00    0.31      80     2383      0.96    0.08    0.00    0.02        0        0        0     65
  12    0     0.00   0.33   0.00    0.31    4797       35 K    0.85    0.13    0.00    0.01      168        0        4     66
  13    0     0.00   0.46   0.00    0.31      66     2052      0.97    0.07    0.00    0.02       56        0        0     65
  14    0     0.00   0.44   0.00    0.31      83     2104      0.96    0.08    0.00    0.02       56        0        0     63
  15    0     0.00   0.47   0.00    0.31      73     1932      0.96    0.08    0.00    0.02        0        0        0     65
  16    0     0.00   0.51   0.00    0.31      76     1977      0.96    0.07    0.00    0.02        0        0        0     63
  17    0     0.00   0.46   0.00    0.31      68     1987      0.96    0.07    0.00    0.02       56        0        0     62
  18    0     0.00   0.40   0.00    0.31      66     2204      0.97    0.07    0.00    0.02        0        0        0     64
  19    0     0.00   0.39   0.00    0.31      71     2170      0.96    0.08    0.00    0.02      112        0        0     67
  20    0     0.00   0.45   0.00    0.31      70     1665      0.95    0.09    0.00    0.02        0        0        0     66
  21    0     0.00   0.35   0.00    0.31      90     2876      0.97    0.09    0.00    0.02      112        0        0     65
  22    0     0.00   0.45   0.00    0.31      70     2061      0.96    0.08    0.00    0.02        0        0        0     65
  23    0     0.00   0.46   0.00    0.31      76     2055      0.96    0.08    0.00    0.02      112        0        0     63
  24    0     0.00   0.38   0.00    0.31      73     2213      0.96    0.09    0.00    0.02      112        0        0     65
  25    0     0.00   0.44   0.00    0.31      71     2243      0.96    0.08    0.00    0.01      112        0        0     65
  26    0     0.00   0.19   0.00    0.31    1620       16 K    0.89    0.18    0.00    0.01      392        0        0     65
  27    0     0.00   0.39   0.00    0.31    6458       52 K    0.87    0.16    0.00    0.01    31808        0        0     65
  28    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1288      213      640     60
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1904      239      642     59
  30    1     0.02   0.02   1.31    1.31     171 K    221 K    0.31    0.58    0.00    0.00     1512      157      644     60
  31    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1568      241      642     58
  32    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1736      204      643     57
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1624      190      645     57
  34    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1344      133      639     57
  35    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00      952      154      642     55
  36    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1680      279      644     57
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1400      245      644     56
  38    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.58    0.00    0.00     1624      186      642     58
  39    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1568      169      642     58
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1512      151      644     58
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1512      232      640     59
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1568      226      643     57
  43    1     0.02   0.02   1.31    1.31     172 K    219 K    0.30    0.59    0.00    0.00     1512      177      640     58
  44    1     0.02   0.02   1.31    1.31     170 K    220 K    0.30    0.58    0.00    0.00     1680      286      641     59
  45    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1568      339      648     56
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1064      228      657     58
  47    1     0.02   0.02   1.31    1.31     172 K    219 K    0.30    0.58    0.00    0.00     1680      224      645     56
  48    1     0.03   0.02   1.31    1.31     177 K    229 K    0.30    0.61    0.00    0.00     1232      226      647     57
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      274      647     58
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1344      208      597     57
  51    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1568      282      645     59
  52    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1736      256      648     59
  53    1     0.02   0.02   1.31    1.31     170 K    219 K    0.30    0.59    0.00    0.00     1960      271      645     57
  54    1     0.02   0.02   1.31    1.31     170 K    220 K    0.30    0.58    0.00    0.00     1288      201      641     59
  55    1     0.02   0.02   1.31    1.31     177 K    232 K    0.30    0.59    0.00    0.00     1456      298      637     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      18 K    229 K    0.91    0.14    0.00    0.01    35784        1        4     59
 SKT    1     0.02   0.02   1.31    1.31    4823 K   6197 K    0.30    0.58    0.00    0.00    42224     6289    17974     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4841 K   6426 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1501 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2131 K   1899 K   1955 K   |    0%     0%     0%   
 SKT    1     6282 M   6282 M   6282 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9671 M   9685 M   9836 M   |   38%    38%    39%   
 SKT    1     5296 M   4777 M   4774 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.82      0.00      86.25      56.34         149.87 2.10
 SKT   1     0.70     7.09   99 %      0.00      0.00     194.95      33.68         1438.01 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.10   29 %     18.82      0.00     281.20      90.02         1471.27 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    2316       44 K    0.94    0.14    0.00    0.01     1848        0        1     64
   1    0     0.00   0.53   0.00    0.31    1082     5563      0.77    0.11    0.00    0.02      280        0        0     65
   2    0     0.00   0.58   0.00    0.31      73     3535      0.98    0.07    0.00    0.02       56        0        0     64
   3    0     0.00   0.40   0.00    0.31      59     1758      0.96    0.10    0.00    0.02      112        0        0     65
   4    0     0.00   0.45   0.00    0.31      58     2019      0.97    0.09    0.00    0.02       56        0        0     63
   5    0     0.00   0.54   0.00    0.31      92     2691      0.96    0.07    0.00    0.02        0        0        0     64
   6    0     0.00   0.53   0.00    0.31      72     2762      0.97    0.06    0.00    0.02       56        0        0     62
   7    0     0.00   0.56   0.00    0.31      76     2614      0.97    0.07    0.00    0.02       56        0        0     63
   8    0     0.00   0.54   0.00    0.31      75     2718      0.97    0.06    0.00    0.02       56        0        0     65
   9    0     0.00   0.57   0.00    0.31      72     2582      0.97    0.07    0.00    0.02        0        0        0     66
  10    0     0.00   0.36   0.00    0.31      97       15 K    0.99    0.25    0.00    0.01      336        0        0     63
  11    0     0.00   0.46   0.00    0.31      71     2004      0.96    0.08    0.00    0.02        0        0        0     65
  12    0     0.00   0.33   0.00    0.31    4298       29 K    0.84    0.13    0.00    0.01      168        0        2     66
  13    0     0.00   0.45   0.00    0.31      73     2048      0.96    0.08    0.00    0.02       56        0        0     65
  14    0     0.00   0.50   0.00    0.31      73     1968      0.96    0.08    0.00    0.02       56        0        0     63
  15    0     0.00   0.50   0.00    0.31      65     1929      0.96    0.07    0.00    0.02        0        0        0     65
  16    0     0.00   0.43   0.00    0.31      67     1787      0.96    0.09    0.00    0.02        0        0        0     63
  17    0     0.00   0.45   0.00    0.31      74     1993      0.96    0.07    0.00    0.02       56        0        0     63
  18    0     0.00   0.46   0.00    0.31      69     2027      0.96    0.07    0.00    0.02        0        0        0     64
  19    0     0.00   0.45   0.00    0.31      68     2059      0.96    0.07    0.00    0.02      112        0        0     67
  20    0     0.00   0.43   0.00    0.31      64     1794      0.96    0.08    0.00    0.02       56        0        0     66
  21    0     0.00   0.40   0.00    0.31     167     2853      0.94    0.09    0.00    0.02      168        0        0     66
  22    0     0.00   0.46   0.00    0.31      68     2057      0.96    0.08    0.00    0.02        0        0        0     65
  23    0     0.00   0.50   0.00    0.31     166     1938      0.91    0.07    0.00    0.02      112        0        0     64
  24    0     0.00   0.36   0.00    0.31     297     4274      0.92    0.11    0.00    0.01      224        0        0     66
  25    0     0.00   0.43   0.00    0.31      70     2053      0.96    0.07    0.00    0.02       56        0        0     65
  26    0     0.00   0.20   0.00    0.31    1560       16 K    0.90    0.17    0.00    0.01      392        0        0     64
  27    0     0.00   0.39   0.00    0.31    6176       52 K    0.88    0.16    0.00    0.01    31752        0        0     65
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.30    0.58    0.00    0.00     1624      221      640     60
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1848      222      643     59
  30    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1568      169      645     59
  31    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1792      219      644     58
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      209      644     55
  33    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1848      185      648     57
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1288      174      643     58
  35    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1232      151      642     55
  36    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     2072      254      646     56
  37    1     0.02   0.02   1.31    1.31     175 K    223 K    0.29    0.58    0.00    0.00     1568      210      646     56
  38    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1736      181      644     57
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1232      183      644     57
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1400      150      645     58
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1176      276      641     60
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1568      233      644     57
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1344      185      644     57
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1512      271      645     58
  45    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1512      311      651     56
  46    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1064      228      657     59
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1120      228      648     55
  48    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1568      220      648     57
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1568      274      650     58
  50    1     0.02   0.01   1.31    1.31     155 K    200 K    0.31    0.44    0.00    0.00      952      223      600     58
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1568      278      645     58
  52    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     2016      284      649     59
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     2072      320      647     56
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1512      216      646     58
  55    1     0.02   0.02   1.31    1.31     177 K    232 K    0.30    0.59    0.00    0.00     1512      318      641     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      17 K    215 K    0.91    0.14    0.00    0.01    36064        0        3     60
 SKT    1     0.02   0.02   1.31    1.31    4820 K   6194 K    0.30    0.58    0.00    0.00    42896     6393    18030     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4837 K   6410 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1487 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2041 K   1752 K   1817 K   |    0%     0%     0%   
 SKT    1     6302 M   6302 M   6302 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9698 M   9712 M   9863 M   |   38%    38%    39%   
 SKT    1     5308 M   4788 M   4786 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.88      0.00      86.28      56.12         149.67 2.10
 SKT   1     0.70     7.09   99 %      0.00      0.00     195.66      33.74         1435.36 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.10   29 %     18.88      0.00     281.94      89.86         1468.58 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.31    2822       48 K    0.94    0.13    0.00    0.01     1792        0        0     65
   1    0     0.00   0.42   0.00    0.31     366     3092      0.87    0.09    0.00    0.02      280        0        0     66
   2    0     0.00   0.51   0.00    0.31      53     2730      0.98    0.07    0.00    0.02       56        0        0     64
   3    0     0.00   0.44   0.00    0.31      54     1934      0.97    0.08    0.00    0.02      112        0        0     64
   4    0     0.00   0.56   0.00    0.31      69     3420      0.98    0.07    0.00    0.02       56        0        0     63
   5    0     0.00   0.53   0.00    0.31      60     2736      0.98    0.07    0.00    0.02        0        0        0     65
   6    0     0.00   0.49   0.00    0.31      74     2667      0.97    0.07    0.00    0.02       56        0        0     61
   7    0     0.00   0.50   0.00    0.31      72     2683      0.97    0.08    0.00    0.02       56        0        0     64
   8    0     0.00   0.54   0.00    0.31      69     2724      0.97    0.06    0.00    0.02       56        0        0     65
   9    0     0.00   0.45   0.00    0.31     104     2841      0.96    0.07    0.00    0.02        0        0        0     66
  10    0     0.00   0.34   0.00    0.31     147       16 K    0.99    0.25    0.00    0.01      336        0        0     64
  11    0     0.00   0.40   0.00    0.31     179     2936      0.93    0.07    0.00    0.02        0        0        0     65
  12    0     0.00   0.34   0.00    0.31    4776       35 K    0.85    0.12    0.00    0.01      168        0        4     66
  13    0     0.00   0.45   0.00    0.31      69     2028      0.96    0.08    0.00    0.02       56        0        0     65
  14    0     0.00   0.43   0.00    0.31      61     1807      0.96    0.08    0.00    0.02       56        0        0     63
  15    0     0.00   0.49   0.00    0.31      70     1938      0.96    0.07    0.00    0.02        0        0        0     65
  16    0     0.00   0.51   0.00    0.31      71     1992      0.96    0.07    0.00    0.02        0        0        0     63
  17    0     0.00   0.45   0.00    0.31      68     1999      0.96    0.07    0.00    0.02       56        0        0     62
  18    0     0.00   0.40   0.00    0.31      62     2228      0.97    0.08    0.00    0.02        0        0        0     64
  19    0     0.00   0.40   0.00    0.31      71     2196      0.97    0.08    0.00    0.02      168        0        0     68
  20    0     0.00   0.50   0.00    0.31      73     2001      0.96    0.08    0.00    0.02        0        0        0     66
  21    0     0.00   0.19   0.00    0.31     322     5378      0.93    0.12    0.00    0.01      112        0        0     66
  22    0     0.00   0.49   0.00    0.31     209     2541      0.91    0.08    0.00    0.02        0        0        0     65
  23    0     0.00   0.46   0.00    0.31      82     2095      0.96    0.08    0.00    0.02      112        0        0     64
  24    0     0.00   0.46   0.00    0.31      77     2019      0.96    0.08    0.00    0.02      224        0        0     66
  25    0     0.00   0.34   0.00    0.31      62     1588      0.96    0.11    0.00    0.01       56        0        0     65
  26    0     0.00   0.18   0.00    0.31    1488       18 K    0.91    0.17    0.00    0.01      392        0        0     65
  27    0     0.00   0.46   0.01    0.31    7870       92 K    0.91    0.13    0.00    0.01    31640        0        0     65
  28    1     0.02   0.02   1.31    1.31     173 K    222 K    0.29    0.58    0.00    0.00     1568      208      642     60
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1960      241      644     58
  30    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1232      148      645     58
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1904      212      644     58
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      224      646     55
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1624      199      646     57
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1456      169      642     58
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1176      148      644     55
  36    1     0.02   0.02   1.31    1.31     176 K    226 K    0.30    0.59    0.00    0.00     1568      273      644     56
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1344      231      647     56
  38    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1624      143      644     57
  39    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.58    0.00    0.00     1400      206      646     58
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1288      143      648     58
  41    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1568      233      643     60
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1456      236      644     56
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.59    0.00    0.00     1568      175      643     57
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1400      303      646     58
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1736      280      651     56
  46    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1344      259      660     58
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1400      229      649     55
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1456      213      650     57
  49    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1120      295      653     57
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1120      218      601     57
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1848      305      647     58
  52    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1568      248      649     59
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1960      282      648     57
  54    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1176      239      646     58
  55    1     0.02   0.02   1.31    1.31     187 K    241 K    0.28    0.59    0.00    0.00     1400      304      638     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      19 K    269 K    0.92    0.13    0.00    0.01    35840        0        4     60
 SKT    1     0.02   0.02   1.31    1.31    4847 K   6214 K    0.30    0.58    0.00    0.00    41888     6364    18050     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4866 K   6483 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1495 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2154 K   1911 K   1998 K   |    0%     0%     0%   
 SKT    1     6309 M   6309 M   6309 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9710 M   9725 M   9877 M   |   38%    38%    39%   
 SKT    1     5317 M   4797 M   4793 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.90      0.00      86.44      53.98         148.74 2.10
 SKT   1     0.70     7.13   99 %      0.00      0.00     195.46      33.74         1433.67 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.14   29 %     18.90      0.00     281.90      87.71         1466.84 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.00    0.31    2999       47 K    0.93    0.14    0.00    0.01     1736        0        0     65
   1    0     0.00   0.34   0.00    0.31     182     1527      0.86    0.11    0.00    0.01      224        0        0     66
   2    0     0.00   0.50   0.00    0.31      78     3604      0.98    0.07    0.00    0.02       56        0        0     65
   3    0     0.00   0.43   0.00    0.31      63     2456      0.97    0.09    0.00    0.02      112        0        0     65
   4    0     0.00   0.46   0.00    0.31      68     2832      0.97    0.08    0.00    0.02       56        0        0     64
   5    0     0.00   0.44   0.00    0.31     119     2551      0.95    0.08    0.00    0.02        0        0        0     64
   6    0     0.00   0.45   0.00    0.31      67     2416      0.97    0.08    0.00    0.02       56        0        1     62
   7    0     0.00   0.48   0.00    0.31      76     2732      0.97    0.07    0.00    0.02       56        0        0     64
   8    0     0.00   0.48   0.00    0.31      76     2639      0.97    0.07    0.00    0.02       56        0        0     65
   9    0     0.00   0.50   0.00    0.31      69     2707      0.97    0.08    0.00    0.02        0        0        0     67
  10    0     0.00   0.35   0.00    0.31     105       15 K    0.99    0.26    0.00    0.01      336        0        0     64
  11    0     0.00   0.41   0.00    0.31     172     2099      0.91    0.08    0.00    0.02        0        0        0     66
  12    0     0.00   0.32   0.00    0.31    4196       31 K    0.85    0.13    0.00    0.01      168        0        4     66
  13    0     0.00   0.41   0.00    0.31      70     2153      0.97    0.09    0.00    0.02       56        0        0     65
  14    0     0.00   0.45   0.00    0.31      73     2054      0.96    0.09    0.00    0.02       56        0        0     63
  15    0     0.00   0.38   0.00    0.31      62     1821      0.96    0.09    0.00    0.02        0        0        0     65
  16    0     0.00   0.43   0.00    0.31      73     2059      0.96    0.09    0.00    0.02        0        0        0     63
  17    0     0.00   0.41   0.00    0.31      75     2035      0.96    0.08    0.00    0.02       56        0        0     63
  18    0     0.00   0.41   0.00    0.31      70     2137      0.96    0.07    0.00    0.02        0        0        0     65
  19    0     0.00   0.41   0.00    0.31      69     2134      0.97    0.08    0.00    0.02      168        0        0     68
  20    0     0.00   0.40   0.00    0.31      66     1884      0.96    0.08    0.00    0.02       56        0        0     67
  21    0     0.00   0.35   0.00    0.31      90     2481      0.96    0.09    0.00    0.02      112        0        0     66
  22    0     0.00   0.40   0.00    0.31     180     2053      0.91    0.09    0.00    0.02        0        0        0     65
  23    0     0.00   0.43   0.00    0.31      68     2052      0.96    0.08    0.00    0.02      112        0        0     64
  24    0     0.00   0.37   0.00    0.31      66     1917      0.96    0.10    0.00    0.02      224        0        0     66
  25    0     0.00   0.32   0.00    0.31      53     1404      0.95    0.10    0.00    0.01       56        0        0     65
  26    0     0.00   0.20   0.00    0.31    1307       14 K    0.90    0.18    0.00    0.01      392        0        0     65
  27    0     0.00   0.38   0.00    0.31    5985       49 K    0.88    0.17    0.00    0.01    31640        0        0     67
  28    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1288      215      641     59
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1736      251      645     57
  30    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.58    0.00    0.00     1008      157      646     58
  31    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1680      230      643     58
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     2072      241      645     55
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1680      205      648     56
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1120      138      643     57
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1008      141      645     55
  36    1     0.02   0.02   1.31    1.31     180 K    230 K    0.29    0.59    0.00    0.00     1624      248      646     55
  37    1     0.02   0.02   1.31    1.31     176 K    224 K    0.29    0.58    0.00    0.00     1512      247      647     55
  38    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1288      153      642     57
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1176      179      644     57
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00      728      162      645     58
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      250      642     59
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1848      222      645     56
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1512      186      643     57
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1456      300      645     58
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1792      268      651     56
  46    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1792      232      655     58
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.58    0.00    0.00     1176      219      649     55
  48    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1568      229      651     56
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1176      268      649     57
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1064      212      600     57
  51    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1792      295      647     57
  52    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1792      239      650     58
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1904      292      647     57
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1680      219      645     58
  55    1     0.02   0.02   1.31    1.31     178 K    233 K    0.30    0.59    0.00    0.00     1624      298      641     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      16 K    210 K    0.92    0.15    0.00    0.01    35784        0        5     60
 SKT    1     0.02   0.02   1.31    1.31    4831 K   6208 K    0.30    0.58    0.00    0.00    41552     6296    18040     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4848 K   6419 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1489 M ; Active cycles:   94 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1951 K   1729 K   1754 K   |    0%     0%     0%   
 SKT    1     6304 M   6305 M   6305 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9704 M   9719 M   9870 M   |   38%    38%    39%   
 SKT    1     5311 M   4791 M   4788 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.89      0.00      86.90      53.01         150.48 2.10
 SKT   1     0.70     7.10   99 %      0.00      0.00     195.42      33.70         1434.09 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.11   29 %     18.89      0.00     282.32      86.70         1467.29 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.00    0.31    2879       46 K    0.93    0.14    0.00    0.01     1848        0        0     66
   1    0     0.00   0.31   0.00    0.31     161     1034      0.81    0.13    0.00    0.01      224        0        0     66
   2    0     0.00   0.45   0.00    0.31      57     2014      0.97    0.09    0.00    0.02       56        0        0     64
   3    0     0.00   0.39   0.00    0.31      58     1981      0.97    0.08    0.00    0.02      112        0        0     65
   4    0     0.00   0.48   0.00    0.31      61     2754      0.97    0.08    0.00    0.02       56        0        0     63
   5    0     0.00   0.36   0.00    0.31      93     1209      0.91    0.10    0.00    0.01        0        0        0     65
   6    0     0.00   0.59   0.00    0.31     101     4234      0.97    0.06    0.00    0.02       56        0        0     63
   7    0     0.00   0.29   0.00    0.31     620     7047      0.91    0.12    0.00    0.01      112        0        2     64
   8    0     0.00   0.57   0.00    0.31      67     2533      0.97    0.06    0.00    0.02       56        0        0     66
   9    0     0.00   0.41   0.00    0.31      67     2611      0.97    0.08    0.00    0.02        0        0        0     67
  10    0     0.00   0.33   0.00    0.31     166       16 K    0.99    0.25    0.00    0.01      336        0        0     65
  11    0     0.00   0.39   0.00    0.31      79     2997      0.97    0.07    0.00    0.02        0        0        0     66
  12    0     0.00   0.36   0.00    0.31    3913       26 K    0.84    0.12    0.00    0.01      168        0        2     67
  13    0     0.00   0.45   0.00    0.31      62     2048      0.97    0.08    0.00    0.02       56        0        0     65
  14    0     0.00   0.51   0.00    0.31      78     1996      0.96    0.07    0.00    0.02       56        0        0     64
  15    0     0.00   0.50   0.00    0.31      70     1929      0.96    0.08    0.00    0.02        0        0        0     65
  16    0     0.00   0.48   0.00    0.31      73     1948      0.96    0.07    0.00    0.02        0        0        0     64
  17    0     0.00   0.46   0.00    0.31      70     1979      0.96    0.08    0.00    0.02       56        0        0     63
  18    0     0.00   0.38   0.00    0.31      70     1894      0.96    0.09    0.00    0.02        0        0        0     65
  19    0     0.00   0.40   0.00    0.31      73     2196      0.96    0.07    0.00    0.02      168        0        0     68
  20    0     0.00   0.52   0.00    0.31      79     1984      0.96    0.07    0.00    0.02       56        0        0     67
  21    0     0.00   0.37   0.00    0.31      95     2993      0.97    0.09    0.00    0.02      112        0        0     66
  22    0     0.00   0.44   0.00    0.31      70     1973      0.96    0.08    0.00    0.02        0        0        0     66
  23    0     0.00   0.45   0.00    0.31      78     2049      0.96    0.07    0.00    0.02      112        0        0     64
  24    0     0.00   0.44   0.00    0.31      69     2016      0.96    0.08    0.00    0.02      224        0        0     66
  25    0     0.00   0.44   0.00    0.31      68     2280      0.96    0.08    0.00    0.01        0        0        0     65
  26    0     0.00   0.20   0.00    0.31    1504       16 K    0.90    0.18    0.00    0.01      392        0        0     65
  27    0     0.00   0.38   0.00    0.31    5986       49 K    0.88    0.17    0.00    0.01    31640        0        0     66
  28    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1064      239      640     59
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1792      275      644     58
  30    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1848      146      646     58
  31    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1792      220      645     58
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      238      647     55
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1120      184      648     56
  34    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1288      142      643     56
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1456      129      645     54
  36    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1848      269      646     55
  37    1     0.02   0.02   1.31    1.31     176 K    224 K    0.29    0.58    0.00    0.00     1624      260      647     56
  38    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1624      150      645     57
  39    1     0.02   0.02   1.31    1.31     175 K    223 K    0.29    0.58    0.00    0.00     1176      198      647     57
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1624      177      646     58
  41    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.59    0.00    0.00     1568      254      644     59
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1456      209      644     56
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1344      167      645     57
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1288      308      645     58
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1624      290      653     56
  46    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1232      222      662     57
  47    1     0.02   0.02   1.31    1.31     174 K    220 K    0.29    0.58    0.00    0.00      952      227      649     55
  48    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1344      252      650     56
  49    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1232      286      651     57
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1288      205      601     57
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1064      273      647     57
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     2128      268      650     58
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     2072      310      648     56
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1512      207      647     58
  55    1     0.02   0.02   1.31    1.31     178 K    232 K    0.29    0.59    0.00    0.00     1624      314      641     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      16 K    211 K    0.91    0.14    0.00    0.01    35896        0        4     60
 SKT    1     0.02   0.02   1.31    1.31    4840 K   6207 K    0.30    0.58    0.00    0.00    41608     6419    18066     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4857 K   6418 K    0.31    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1490 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1970 K   1744 K   1849 K   |    0%     0%     0%   
 SKT    1     6314 M   6313 M   6313 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9721 M   9735 M   9887 M   |   38%    38%    39%   
 SKT    1     5323 M   4802 M   4799 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      87.28      52.72         150.54 2.10
 SKT   1     0.70     7.17   99 %      0.00      0.00     196.05      33.80         1431.33 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.18   29 %     18.92      0.00     283.33      86.52         1464.48 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.56   0.00    0.31    3072       44 K    0.93    0.14    0.00    0.01     1848        0        0     66
   1    0     0.00   0.34   0.00    0.31     369     3929      0.89    0.12    0.00    0.01      224        0        0     66
   2    0     0.00   0.53   0.00    0.31      89     3006      0.97    0.07    0.00    0.02       56        0        0     65
   3    0     0.00   0.41   0.00    0.31      50     2016      0.97    0.09    0.00    0.02      112        0        0     65
   4    0     0.00   0.34   0.00    0.31      41     1757      0.98    0.09    0.00    0.02       56        0        0     64
   5    0     0.00   0.43   0.00    0.31      56     2265      0.97    0.08    0.00    0.02        0        0        0     65
   6    0     0.00   0.43   0.00    0.31      60     2348      0.97    0.07    0.00    0.02       56        0        0     63
   7    0     0.00   0.27   0.00    0.31    1694       15 K    0.88    0.14    0.00    0.01       56        0        3     64
   8    0     0.00   0.34   0.00    0.31      40     1608      0.97    0.09    0.00    0.02       56        0        0     65
   9    0     0.00   0.49   0.00    0.31      56     2266      0.97    0.07    0.00    0.02        0        0        0     67
  10    0     0.00   0.36   0.00    0.31     190       16 K    0.99    0.25    0.00    0.01      336        0        0     65
  11    0     0.00   0.46   0.00    0.31      72     2028      0.96    0.08    0.00    0.02        0        0        0     66
  12    0     0.00   0.43   0.00    0.31    2452       19 K    0.86    0.12    0.00    0.02      168        0        0     67
  13    0     0.00   0.45   0.00    0.31      70     2077      0.97    0.09    0.00    0.02       56        0        0     65
  14    0     0.00   0.49   0.00    0.31      76     2028      0.96    0.08    0.00    0.02       56        0        0     63
  15    0     0.00   0.50   0.00    0.31      70     1981      0.96    0.07    0.00    0.02        0        0        0     66
  16    0     0.00   0.49   0.00    0.31      74     2031      0.96    0.08    0.00    0.02        0        0        0     64
  17    0     0.00   0.45   0.00    0.31      65     2023      0.97    0.07    0.00    0.02       56        0        0     63
  18    0     0.00   0.46   0.00    0.31      63     2044      0.97    0.08    0.00    0.02        0        0        0     64
  19    0     0.00   0.45   0.00    0.31      62     2081      0.97    0.07    0.00    0.02      168        0        0     69
  20    0     0.00   0.44   0.00    0.31      66     1826      0.96    0.09    0.00    0.02       56        0        0     67
  21    0     0.00   0.39   0.00    0.31      84     2273      0.96    0.09    0.00    0.02      112        0        0     66
  22    0     0.00   0.46   0.00    0.31      67     1990      0.96    0.08    0.00    0.02        0        0        0     66
  23    0     0.00   0.49   0.00    0.31      74     1943      0.96    0.08    0.00    0.02      112        0        0     65
  24    0     0.00   0.45   0.00    0.31      71     2031      0.96    0.08    0.00    0.02      224        0        0     66
  25    0     0.00   0.43   0.00    0.31      79     1991      0.96    0.08    0.00    0.02        0        0        0     66
  26    0     0.00   0.19   0.00    0.31    1483       15 K    0.90    0.18    0.00    0.01      392        0        0     65
  27    0     0.00   0.38   0.00    0.31    5996       49 K    0.88    0.17    0.00    0.01    31640        0        0     66
  28    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1400      212      642     59
  29    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1400      261      645     58
  30    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1120      147      646     58
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1400      236      644     57
  32    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1568      202      646     55
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1680      167      647     55
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1344      147      642     58
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1232      145      643     54
  36    1     0.02   0.02   1.31    1.31     175 K    223 K    0.30    0.59    0.00    0.00     1512      271      644     55
  37    1     0.02   0.02   1.31    1.31     176 K    224 K    0.29    0.58    0.00    0.00     1736      204      647     55
  38    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1512      166      645     56
  39    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1176      177      645     57
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1232      167      645     58
  41    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1400      247      642     59
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1624      204      645     56
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1512      176      643     57
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1680      299      646     58
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1232      280      651     55
  46    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1288      240      659     58
  47    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1400      216      649     54
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1456      260      651     56
  49    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1624      260      651     57
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1176      220      600     56
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1008      303      647     56
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1736      283      650     57
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     2072      273      649     56
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1232      222      645     58
  55    1     0.02   0.02   1.31    1.31     179 K    232 K    0.29    0.59    0.00    0.00     1624      311      641     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      16 K    208 K    0.91    0.15    0.00    0.01    35840        0        3     60
 SKT    1     0.02   0.02   1.31    1.31    4833 K   6203 K    0.30    0.58    0.00    0.00    40376     6296    18050     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4849 K   6411 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1489 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.86 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1963 K   1749 K   1855 K   |    0%     0%     0%   
 SKT    1     6309 M   6309 M   6309 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9715 M   9729 M   9882 M   |   38%    38%    39%   
 SKT    1     5318 M   4798 M   4796 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.90      0.00      87.18      51.92         149.23 2.10
 SKT   1     0.70     7.14   99 %      0.00      0.00     195.71      33.71         1433.20 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.15   29 %     18.90      0.00     282.88      85.63         1466.23 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.00    0.31    1996       45 K    0.95    0.14    0.00    0.01     1848        0        0     66
   1    0     0.00   0.43   0.00    0.31     294     2592      0.88    0.08    0.00    0.02      224        0        0     66
   2    0     0.00   0.58   0.00    0.31      70     3287      0.98    0.07    0.00    0.02       56        0        1     65
   3    0     0.00   0.41   0.00    0.31      49     1981      0.97    0.09    0.00    0.02      112        0        0     65
   4    0     0.00   0.32   0.00    0.31      40     1475      0.97    0.10    0.00    0.01       56        0        0     64
   5    0     0.00   0.39   0.00    0.31      49     1651      0.96    0.10    0.00    0.02        0        0        0     65
   6    0     0.00   0.44   0.00    0.31      68     2800      0.97    0.07    0.00    0.02       56        0        1     63
   7    0     0.00   0.31   0.00    0.31    2971       27 K    0.88    0.12    0.00    0.01      112        0        4     64
   8    0     0.00   0.40   0.00    0.31      63     2016      0.96    0.08    0.00    0.02       56        0        0     66
   9    0     0.00   0.34   0.00    0.31      47     2238      0.98    0.10    0.00    0.02        0        0        0     68
  10    0     0.00   0.37   0.00    0.31    4839       30 K    0.83    0.32    0.00    0.01     2800        2        0     65
  11    0     0.00   0.28   0.00    0.31     212     3251      0.93    0.13    0.00    0.01      112        0        0     66
  12    0     0.00   0.39   0.00    0.31    2317       20 K    0.87    0.12    0.00    0.02      224        0        0     67
  13    0     0.00   0.34   0.00    0.31      98     3080      0.97    0.10    0.00    0.02       56        0        0     65
  14    0     0.00   0.34   0.00    0.31     120     3456      0.96    0.09    0.00    0.01       56        0        0     64
  15    0     0.00   0.40   0.00    0.31      83     3432      0.97    0.10    0.00    0.02        0        0        0     67
  16    0     0.00   0.34   0.00    0.31      88     3103      0.97    0.09    0.00    0.02        0        0        0     63
  17    0     0.00   0.32   0.00    0.31      81     2952      0.97    0.10    0.00    0.02      112        0        0     64
  18    0     0.00   0.32   0.00    0.31      83     3269      0.97    0.09    0.00    0.02        0        0        0     65
  19    0     0.00   0.32   0.00    0.31      73     3238      0.98    0.10    0.00    0.02      112        0        0     69
  20    0     0.00   0.34   0.00    0.31      88     2748      0.97    0.11    0.00    0.01       56        0        0     68
  21    0     0.00   0.31   0.00    0.31     198     3787      0.94    0.10    0.00    0.01      112        0        0     67
  22    0     0.00   0.33   0.00    0.31      80     2917      0.97    0.10    0.00    0.02        0        0        0     66
  23    0     0.00   0.39   0.00    0.31     114     3289      0.96    0.10    0.00    0.01      168        0        0     64
  24    0     0.00   0.20   0.00    0.31     287     2910      0.88    0.14    0.00    0.00      280        0        0     66
  25    0     0.00   0.20   0.00    0.31     114     3591      0.96    0.16    0.00    0.01      112        0        0     65
  26    0     0.00   0.19   0.00    0.31    1524       19 K    0.91    0.17    0.00    0.01      392        0        0     65
  27    0     0.00   0.39   0.00    0.31    5793       48 K    0.88    0.17    0.00    0.01    30632        1        0     66
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1568      224      641     59
  29    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1960      236      643     58
  30    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1792      171      646     58
  31    1     0.02   0.02   1.31    1.31     173 K    224 K    0.31    0.58    0.00    0.00     1568      256      643     57
  32    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1904      220      646     54
  33    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1400      187      645     55
  34    1     0.02   0.02   1.31    1.31     172 K    224 K    0.31    0.58    0.00    0.00     1288      139      643     56
  35    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1288      122      644     55
  36    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     2072      331      645     55
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1512      203      646     55
  38    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1512      176      644     56
  39    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.58    0.00    0.00     1848      181      645     57
  40    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1232      160      645     57
  41    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1400      263      640     59
  42    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1400      223      645     55
  43    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1400      169      642     57
  44    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1288      312      645     56
  45    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1624      271      651     55
  46    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1512      250      658     57
  47    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1064      219      649     54
  48    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1512      229      650     56
  49    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1624      296      651     56
  50    1     0.02   0.01   1.31    1.31     156 K    203 K    0.32    0.44    0.00    0.00     1064      200      601     57
  51    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1792      276      646     56
  52    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     2296      248      650     57
  53    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1288      278      647     56
  54    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1288      219      645     57
  55    1     0.02   0.02   1.31    1.31     181 K    235 K    0.29    0.58    0.00    0.00     1288      316      640     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.36   0.00    0.31      21 K    255 K    0.91    0.16    0.00    0.01    37744        3        6     60
 SKT    1     0.02   0.02   1.31    1.31    4858 K   6255 K    0.30    0.58    0.00    0.00    42784     6375    18036     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4879 K   6510 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1498 M ; Active cycles:   95 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.15 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.80 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2481 K   2235 K   2256 K   |    0%     0%     0%   
 SKT    1     6303 M   6303 M   6303 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9705 M   9719 M   9871 M   |   38%    38%    39%   
 SKT    1     5312 M   4793 M   4790 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.88      0.00      87.12      52.24         150.98 2.10
 SKT   1     0.70     7.11   99 %      0.00      0.00     195.94      33.69         1432.94 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.12   29 %     18.88      0.00     283.06      85.93         1466.07 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.53   0.00    0.31    2865       51 K    0.94    0.13    0.00    0.01     1904        0        0     66
   1    0     0.00   0.49   0.00    0.31     172     4290      0.96    0.07    0.00    0.02      280        0        0     66
   2    0     0.00   0.47   0.00    0.31      63     2775      0.97    0.09    0.00    0.02       56        0        0     65
   3    0     0.00   0.45   0.00    0.31      87     2942      0.97    0.07    0.00    0.02      112        0        0     65
   4    0     0.00   0.42   0.00    0.31      58     2650      0.98    0.08    0.00    0.02       56        0        0     64
   5    0     0.00   0.46   0.00    0.31     192     2711      0.92    0.08    0.00    0.02        0        0        0     65
   6    0     0.00   0.45   0.00    0.31      80     2816      0.97    0.07    0.00    0.02       56        0        0     63
   7    0     0.00   0.28   0.00    0.31    1614       13 K    0.87    0.13    0.00    0.01      112        0        3     65
   8    0     0.00   0.38   0.00    0.31     139     2017      0.92    0.09    0.00    0.02       56        0        0     66
   9    0     0.00   0.45   0.00    0.31      80     2865      0.97    0.07    0.00    0.02       56        0        0     68
  10    0     0.00   0.35   0.00    0.31     183       16 K    0.99    0.25    0.00    0.01     2800        0        0     66
  11    0     0.00   0.32   0.00    0.31      46     1561      0.97    0.10    0.00    0.01      112        0        0     67
  12    0     0.00   0.39   0.00    0.31    2359       17 K    0.84    0.12    0.00    0.02      224        0        0     67
  13    0     0.00   0.37   0.00    0.31      59     2218      0.97    0.09    0.00    0.02       56        0        0     65
  14    0     0.00   0.35   0.00    0.31      71     2051      0.96    0.10    0.00    0.02       56        0        0     64
  15    0     0.00   0.30   0.00    0.31      41     1432      0.97    0.12    0.00    0.01        0        0        0     66
  16    0     0.00   0.30   0.00    0.31      47     1554      0.97    0.11    0.00    0.01        0        0        0     64
  17    0     0.00   0.32   0.00    0.31      46     1402      0.96    0.11    0.00    0.01      112        0        0     63
  18    0     0.00   0.25   0.00    0.31      45      863      0.94    0.16    0.00    0.01        0        0        0     65
  19    0     0.00   0.43   0.00    0.31      74     2258      0.97    0.08    0.00    0.02      112        0        0     68
  20    0     0.00   0.44   0.00    0.31     176     2102      0.91    0.08    0.00    0.02        0        0        0     67
  21    0     0.00   0.33   0.00    0.31      76     2120      0.96    0.10    0.00    0.01      112        0        0     67
  22    0     0.00   0.40   0.00    0.31      70     2071      0.96    0.09    0.00    0.02        0        0        0     66
  23    0     0.00   0.44   0.00    0.31      78     2079      0.96    0.09    0.00    0.02      224        0        0     65
  24    0     0.00   0.45   0.00    0.31    1418     4992      0.70    0.18    0.01    0.02      728        1        0     67
  25    0     0.00   0.38   0.00    0.31      65     1817      0.96    0.09    0.00    0.02      112        0        0     66
  26    0     0.00   0.21   0.00    0.31    1280       15 K    0.91    0.17    0.00    0.01      392        0        0     66
  27    0     0.00   0.45   0.01    0.31    8047       87 K    0.91    0.13    0.00    0.01    30408        0        0     67
  28    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      203      643     59
  29    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      256      646     57
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.31    0.58    0.00    0.00     1512      161      647     57
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1344      249      647     57
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1960      223      646     54
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1736      186      648     55
  34    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      129      644     56
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1344      158      646     55
  36    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1680      242      647     55
  37    1     0.02   0.02   1.31    1.31     176 K    224 K    0.29    0.58    0.00    0.00     1904      210      647     55
  38    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1288      156      643     56
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1288      168      647     57
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1120      171      647     57
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1736      243      644     58
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1400      245      644     55
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1568      195      646     56
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1512      289      647     57
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1736      290      653     55
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1512      219      659     57
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1344      224      648     53
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1344      230      652     56
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1344      293      651     56
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1232      214      601     56
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1736      259      647     57
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1960      230      651     57
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1792      290      649     55
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1344      242      646     57
  55    1     0.02   0.02   1.31    1.31     188 K    241 K    0.28    0.59    0.00    0.00     1456      324      639     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.31      19 K    253 K    0.92    0.14    0.00    0.01    38136        1        3     61
 SKT    1     0.02   0.02   1.31    1.31    4842 K   6213 K    0.30    0.58    0.00    0.00    42896     6299    18075     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4861 K   6466 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1495 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2058 K   1862 K   1904 K   |    0%     0%     0%   
 SKT    1     6316 M   6316 M   6316 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9723 M   9737 M   9890 M   |   38%    38%    39%   
 SKT    1     5321 M   4800 M   4798 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.93      0.00      87.18      51.29         148.33 2.10
 SKT   1     0.70     7.12   99 %      0.00      0.00     196.04      33.75         1432.39 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.13   29 %     18.93      0.00     283.22      85.04         1465.53 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.00    0.31    2974       47 K    0.93    0.14    0.00    0.01     1904        0        0     66
   1    0     0.00   0.36   0.00    0.31      45     1366      0.96    0.10    0.00    0.01      280        0        0     67
   2    0     0.00   0.45   0.00    0.31     160     1987      0.90    0.09    0.00    0.02       56        0        0     66
   3    0     0.00   0.44   0.00    0.31      57     2066      0.97    0.10    0.00    0.02      112        0        0     65
   4    0     0.00   0.42   0.00    0.31      55     2072      0.97    0.09    0.00    0.02       56        0        0     64
   5    0     0.00   0.50   0.00    0.31      55     2360      0.97    0.09    0.00    0.02        0        0        0     65
   6    0     0.00   0.47   0.00    0.31      78     2754      0.97    0.07    0.00    0.02       56        0        0     63
   7    0     0.00   0.29   0.00    0.31    2579       21 K    0.87    0.13    0.00    0.01      168        0        3     65
   8    0     0.00   0.35   0.00    0.31      47     1281      0.96    0.10    0.00    0.01       56        0        0     66
   9    0     0.00   0.43   0.00    0.31      98     2984      0.97    0.07    0.00    0.02       56        0        0     68
  10    0     0.00   0.32   0.00    0.31     164       15 K    0.99    0.27    0.00    0.01     2800        0        0     65
  11    0     0.00   0.29   0.00    0.31      58     1796      0.96    0.10    0.00    0.01      112        0        0     66
  12    0     0.00   0.40   0.00    0.31    2151       17 K    0.86    0.11    0.00    0.02      224        0        0     68
  13    0     0.00   0.44   0.00    0.31      62     2116      0.97    0.08    0.00    0.02       56        0        0     66
  14    0     0.00   0.33   0.00    0.31      50     1130      0.95    0.12    0.00    0.01       56        0        0     64
  15    0     0.00   0.34   0.00    0.31      37     1348      0.97    0.10    0.00    0.01        0        0        0     67
  16    0     0.00   0.48   0.00    0.31      65     2927      0.98    0.07    0.00    0.02        0        0        0     64
  17    0     0.00   0.24   0.00    0.31      42      677      0.93    0.15    0.00    0.01      112        0        0     64
  18    0     0.00   0.32   0.00    0.31      49     1617      0.97    0.09    0.00    0.01        0        0        0     65
  19    0     0.00   0.24   0.00    0.31      49      908      0.94    0.15    0.00    0.01      168        0        0     69
  20    0     0.00   0.28   0.00    0.31      46      700      0.93    0.14    0.00    0.01       56        0        0     67
  21    0     0.00   0.27   0.00    0.31      72     1769      0.95    0.12    0.00    0.01      112        0        0     66
  22    0     0.00   0.47   0.00    0.31     169     2090      0.91    0.08    0.00    0.02        0        0        0     67
  23    0     0.00   0.53   0.00    0.31      84     2831      0.97    0.07    0.00    0.02      224        0        0     65
  24    0     0.00   0.46   0.00    0.31      59     2044      0.97    0.08    0.00    0.02      728        0        0     66
  25    0     0.00   0.46   0.00    0.31      72     2286      0.97    0.08    0.00    0.02      112        0        0     66
  26    0     0.00   0.19   0.00    0.31    1536       16 K    0.90    0.17    0.00    0.01      392        0        0     66
  27    0     0.00   0.38   0.00    0.31    6045       49 K    0.88    0.17    0.00    0.01    30352        0        0     67
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1680      189      643     58
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1848      265      645     57
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1568      152      648     57
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1456      236      644     57
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1848      218      646     54
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1400      213      647     54
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1120      151      644     56
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1064      136      644     54
  36    1     0.02   0.02   1.31    1.31     184 K    234 K    0.29    0.59    0.00    0.00     1456      266      645     55
  37    1     0.02   0.02   1.31    1.31     176 K    224 K    0.29    0.58    0.00    0.00     1904      216      648     55
  38    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1736      191      645     56
  39    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1232      196      647     56
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00      896      170      645     56
  41    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1792      216      643     58
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1624      201      645     55
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1456      208      643     56
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1344      263      646     57
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1456      293      652     55
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1064      236      659     57
  47    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1120      234      651     54
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1568      233      652     56
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1288      259      651     55
  50    1     0.02   0.01   1.31    1.31     156 K    202 K    0.31    0.44    0.00    0.00     1456      194      603     56
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     2016      286      647     56
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1288      247      651     57
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1456      305      648     55
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1456      246      646     56
  55    1     0.02   0.02   1.31    1.31     178 K    233 K    0.30    0.59    0.00    0.00     1232      292      641     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.31      16 K    208 K    0.91    0.15    0.00    0.01    38248        0        3     61
 SKT    1     0.02   0.02   1.31    1.31    4849 K   6221 K    0.30    0.58    0.00    0.00    40824     6312    18069     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4866 K   6429 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1493 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2030 K   1783 K   1851 K   |    0%     0%     0%   
 SKT    1     6316 M   6316 M   6316 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9723 M   9738 M   9890 M   |   38%    38%    39%   
 SKT    1     5320 M   4800 M   4797 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      87.19      50.94         150.96 2.10
 SKT   1     0.70     7.10   99 %      0.00      0.00     196.11      33.73         1432.31 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.11   29 %     18.92      0.00     283.30      84.68         1465.46 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.56   0.00    0.31    2384       49 K    0.95    0.13    0.00    0.01     2016        0        1     67
   1    0     0.00   0.45   0.00    0.31     208     2685      0.92    0.07    0.00    0.02      280        0        0     67
   2    0     0.00   0.52   0.00    0.31      67     2721      0.97    0.08    0.00    0.02       56        0        0     66
   3    0     0.00   0.47   0.00    0.31      61     2409      0.97    0.08    0.00    0.02      112        0        0     65
   4    0     0.00   0.41   0.00    0.31      56     2092      0.97    0.09    0.00    0.02       56        0        0     65
   5    0     0.00   0.47   0.00    0.31      86     2121      0.95    0.09    0.00    0.02        0        0        0     65
   6    0     0.00   0.50   0.00    0.31      68     2697      0.97    0.07    0.00    0.02       56        0        1     63
   7    0     0.00   0.28   0.00    0.31    2807       25 K    0.88    0.13    0.00    0.01      112        0        6     65
   8    0     0.00   0.48   0.00    0.31      66     2705      0.97    0.07    0.00    0.02       56        0        0     66
   9    0     0.00   0.53   0.00    0.31      73     2641      0.97    0.08    0.00    0.02        0        0        0     68
  10    0     0.00   0.35   0.00    0.31      90       15 K    0.99    0.27    0.00    0.01     2800        0        0     65
  11    0     0.00   0.43   0.00    0.31      61     2079      0.97    0.07    0.00    0.02      112        0        0     67
  12    0     0.00   0.40   0.00    0.31    1926       17 K    0.87    0.12    0.00    0.02      224        0        0     68
  13    0     0.00   0.44   0.00    0.31     101     2154      0.95    0.08    0.00    0.02       56        0        0     66
  14    0     0.00   0.36   0.00    0.31      87     1545      0.94    0.10    0.00    0.01       56        0        0     64
  15    0     0.00   0.25   0.00    0.31      44      713      0.93    0.17    0.00    0.01        0        0        0     67
  16    0     0.00   0.36   0.00    0.31     182     1505      0.87    0.10    0.00    0.01        0        0        0     64
  17    0     0.00   0.32   0.00    0.31      51     1473      0.96    0.09    0.00    0.02      112        0        0     64
  18    0     0.00   0.29   0.00    0.31      65      883      0.92    0.13    0.00    0.01        0        0        0     65
  19    0     0.00   0.36   0.00    0.31      70     1159      0.93    0.10    0.00    0.01      168        0        0     69
  20    0     0.00   1.07   0.00    0.31    1977       11 K    0.81    0.48    0.00    0.00      560        0        0     68
  21    0     0.00   0.29   0.00    0.31      63     1823      0.96    0.12    0.00    0.01      112        0        0     67
  22    0     0.00   0.34   0.00    0.31      51     1370      0.96    0.10    0.00    0.01        0        0        0     66
  23    0     0.00   0.34   0.00    0.31      72     1227      0.94    0.12    0.00    0.01      224        0        0     65
  24    0     0.00   0.27   0.00    0.31      62      754      0.91    0.14    0.00    0.01      728        0        0     67
  25    0     0.00   0.48   0.00    0.31      77     2451      0.97    0.07    0.00    0.02      112        0        0     66
  26    0     0.00   0.18   0.00    0.31    1536       17 K    0.91    0.17    0.00    0.01      392        0        0     66
  27    0     0.00   0.39   0.00    0.31    6101       51 K    0.88    0.17    0.00    0.01    30184        1        0     67
  28    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1344      210      642     58
  29    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1456      245      644     56
  30    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1344      170      645     57
  31    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1736      229      643     56
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1848      200      644     54
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1288      179      646     54
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.58    0.00    0.00     1400      154      642     56
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1176      154      644     54
  36    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1792      273      644     54
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1736      228      646     54
  38    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1400      169      644     56
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1008      180      645     56
  40    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1344      135      646     56
  41    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1680      250      640     58
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1568      199      644     55
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1568      180      643     56
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1792      288      645     57
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1848      298      652     55
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1288      230      655     56
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.58    0.00    0.00     1344      210      648     53
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1512      234      650     55
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00      896      286      649     56
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1456      209      599     55
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1624      258      647     56
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1624      276      649     56
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1848      297      650     55
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1232      217      646     56
  55    1     0.02   0.02   1.31    1.31     178 K    232 K    0.29    0.59    0.00    0.00     1232      305      641     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.45   0.00    0.31      18 K    226 K    0.91    0.17    0.00    0.01    38584        1        7     61
 SKT    1     0.02   0.02   1.31    1.31    4828 K   6197 K    0.30    0.58    0.00    0.00    41384     6263    18033     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4846 K   6424 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1493 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2129 K   1862 K   1893 K   |    0%     0%     0%   
 SKT    1     6303 M   6303 M   6303 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9703 M   9718 M   9870 M   |   38%    38%    39%   
 SKT    1     5310 M   4791 M   4788 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.89      0.00      87.03      51.74         147.82 2.10
 SKT   1     0.69     7.09   99 %      0.00      0.00     196.09      33.72         1433.56 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.10   29 %     18.89      0.00     283.12      85.47         1466.68 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.01    0.31    3070       52 K    0.94    0.13    0.00    0.01     2016        0        0     67
   1    0     0.00   0.39   0.00    0.31     438     5466      0.91    0.11    0.00    0.01      280        0        0     67
   2    0     0.00   0.50   0.00    0.31      89     2735      0.96    0.09    0.00    0.02       56        0        0     66
   3    0     0.00   0.48   0.00    0.31      68     2392      0.97    0.10    0.00    0.02      112        0        0     65
   4    0     0.00   0.48   0.00    0.31      86     2784      0.96    0.09    0.00    0.02       56        0        0     64
   5    0     0.00   0.46   0.00    0.31      64     2069      0.96    0.10    0.00    0.02        0        0        0     65
   6    0     0.00   0.40   0.00    0.31     179     2133      0.91    0.09    0.00    0.02       56        0        0     63
   7    0     0.00   0.29   0.00    0.31    4022       31 K    0.86    0.13    0.00    0.01      168        0        6     65
   8    0     0.00   0.41   0.00    0.31     184     3304      0.93    0.09    0.00    0.02       56        0        0     66
   9    0     0.00   0.42   0.00    0.31      94     2909      0.96    0.09    0.00    0.02        0        0        0     68
  10    0     0.00   0.33   0.00    0.31     100       15 K    0.99    0.27    0.00    0.01     2856        0        0     65
  11    0     0.00   0.40   0.00    0.31     103     2993      0.96    0.09    0.00    0.02      112        0        0     67
  12    0     0.00   0.41   0.00    0.31    1858       18 K    0.88    0.12    0.00    0.02      224        0        0     68
  13    0     0.00   0.51   0.00    0.31      74     2672      0.97    0.08    0.00    0.02       56        0        0     66
  14    0     0.00   0.49   0.00    0.31      67     2754      0.97    0.08    0.00    0.02       56        0        0     64
  15    0     0.00   0.26   0.00    0.31      35      674      0.94    0.17    0.00    0.01        0        0        0     67
  16    0     0.00   0.36   0.00    0.31      47     1351      0.96    0.09    0.00    0.01        0        0        0     64
  17    0     0.00   0.43   0.00    0.31      48     2031      0.97    0.09    0.00    0.02      112        0        0     65
  18    0     0.00   0.37   0.00    0.31      52     2218      0.97    0.08    0.00    0.02        0        0        0     66
  19    0     0.00   0.43   0.00    0.31      61     2609      0.98    0.08    0.00    0.02      168        0        0     69
  20    0     0.00   0.52   0.00    0.31      65     2696      0.97    0.07    0.00    0.02      560        0        0     68
  21    0     0.00   0.18   0.00    0.31     391     7564      0.94    0.13    0.00    0.01      112        0        0     68
  22    0     0.00   0.35   0.00    0.31      57     1342      0.96    0.11    0.00    0.01        0        0        0     67
  23    0     0.00   0.24   0.00    0.31      47      771      0.93    0.17    0.00    0.01      224        0        0     65
  24    0     0.00   0.38   0.00    0.31     359     2089      0.82    0.21    0.00    0.01      896        0        0     67
  25    0     0.00   0.20   0.00    0.31     659     7642      0.90    0.14    0.00    0.01      336        0        1     67
  26    0     0.00   0.19   0.00    0.31    1507       21 K    0.92    0.17    0.00    0.01      336        0        0     66
  27    0     0.00   0.39   0.00    0.31    6507       52 K    0.88    0.16    0.00    0.01    29848        0        1     68
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.58    0.00    0.00     1624      204      641     59
  29    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      262      644     57
  30    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1512      145      646     57
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     2016      232      643     57
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1904      234      645     53
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1176      194      647     55
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1568      160      644     56
  35    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1064      131      643     54
  36    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1568      272      644     54
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1848      213      646     55
  38    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1344      172      643     55
  39    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1400      160      644     56
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1400      162      648     56
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1456      272      643     58
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1736      197      644     55
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1176      172      643     56
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1400      311      645     57
  45    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1568      308      652     54
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00      952      249      663     57
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1400      233      649     53
  48    1     0.03   0.02   1.31    1.31     178 K    229 K    0.30    0.61    0.00    0.00     1568      245      648     55
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1568      278      651     56
  50    1     0.02   0.01   1.31    1.31     155 K    200 K    0.31    0.44    0.00    0.00     1120      195      601     56
  51    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1624      291      648     55
  52    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1680      245      650     56
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1792      298      647     55
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1568      223      647     56
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.59    0.00    0.00     1568      322      641     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.36   0.00    0.31      20 K    255 K    0.91    0.14    0.00    0.01    38696        0        8     61
 SKT    1     0.02   0.02   1.31    1.31    4846 K   6213 K    0.30    0.58    0.00    0.00    42224     6380    18050     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4866 K   6468 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1508 M ; Active cycles:   95 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.14 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.81 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2354 K   2125 K   2167 K   |    0%     0%     0%   
 SKT    1     6306 M   6306 M   6306 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9708 M   9723 M   9874 M   |   38%    38%    39%   
 SKT    1     5314 M   4794 M   4791 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.89      0.00      86.88      51.71         149.14 2.10
 SKT   1     0.70     7.11   99 %      0.00      0.00     196.07      33.72         1432.74 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.12   29 %     18.89      0.00     282.95      85.44         1465.84 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.01    0.31    2812       58 K    0.95    0.13    0.00    0.01     2016        0        0     67
   1    0     0.00   0.41   0.00    0.31     438     3723      0.87    0.16    0.00    0.02      280        0        0     67
   2    0     0.00   0.43   0.00    0.31      71     2513      0.96    0.08    0.00    0.02       56        0        0     66
   3    0     0.00   0.43   0.00    0.31      71     2499      0.97    0.09    0.00    0.02      112        0        0     66
   4    0     0.00   0.41   0.00    0.31      61     2539      0.97    0.09    0.00    0.02       56        0        0     65
   5    0     0.00   0.48   0.00    0.31     132     2888      0.95    0.09    0.00    0.02        0        0        0     66
   6    0     0.00   0.41   0.00    0.31     173     2216      0.91    0.09    0.00    0.02       56        0        0     63
   7    0     0.00   0.28   0.00    0.31    1523       13 K    0.88    0.13    0.00    0.01      168        0        2     65
   8    0     0.00   0.37   0.00    0.31      54     1805      0.97    0.09    0.00    0.02       56        0        0     68
   9    0     0.00   0.40   0.00    0.31      73     2157      0.96    0.09    0.00    0.02        0        0        0     68
  10    0     0.00   0.36   0.00    0.31      85       16 K    0.99    0.26    0.00    0.01     2856        0        0     65
  11    0     0.00   0.46   0.00    0.31     159     2660      0.94    0.07    0.00    0.02      112        0        0     67
  12    0     0.00   0.41   0.00    0.31    2422       18 K    0.85    0.12    0.00    0.02      224        0        0     68
  13    0     0.00   0.46   0.00    0.31      84     2738      0.97    0.08    0.00    0.02       56        0        0     67
  14    0     0.00   0.46   0.00    0.31      72     2787      0.97    0.08    0.00    0.02       56        0        0     64
  15    0     0.00   0.35   0.00    0.31      46     1844      0.97    0.10    0.00    0.02        0        0        0     67
  16    0     0.00   0.39   0.00    0.31      68     2073      0.96    0.09    0.00    0.02        0        0        0     64
  17    0     0.00   0.33   0.00    0.31      48     1410      0.96    0.11    0.00    0.01      112        0        0     64
  18    0     0.00   0.43   0.00    0.31      67     2862      0.98    0.07    0.00    0.02        0        0        0     66
  19    0     0.00   0.38   0.00    0.31      59     2141      0.97    0.08    0.00    0.02      168        0        0     69
  20    0     0.00   0.37   0.00    0.31      58     2149      0.97    0.08    0.00    0.02      560        0        0     67
  21    0     0.00   0.24   0.00    0.31      44     1095      0.96    0.17    0.00    0.01      112        0        0     68
  22    0     0.00   0.34   0.00    0.31      61     1356      0.95    0.11    0.00    0.01        0        0        0     66
  23    0     0.00   0.33   0.00    0.31      51     1420      0.96    0.11    0.00    0.01      224        0        0     66
  24    0     0.00   0.43   0.00    0.31      78     2731      0.97    0.07    0.00    0.02      896        0        0     67
  25    0     0.00   0.31   0.00    0.31      59     1555      0.95    0.10    0.00    0.01      336        0        0     67
  26    0     0.00   0.20   0.00    0.31    1409       14 K    0.89    0.18    0.00    0.01      336        0        0     66
  27    0     0.00   0.39   0.00    0.31    6207       50 K    0.87    0.17    0.00    0.01    29848        0        0     67
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1288      213      642     59
  29    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      277      645     56
  30    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.58    0.00    0.00     1456      137      647     57
  31    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1568      210      644     56
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.31    0.58    0.00    0.00     1792      201      647     53
  33    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1848      190      647     54
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1176      149      642     56
  35    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1456      146      645     54
  36    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.59    0.00    0.00     1680      299      648     54
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1568      222      647     54
  38    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1288      156      644     56
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1288      171      646     56
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.29    0.58    0.00    0.00     1232      135      646     56
  41    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1456      261      642     58
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.58    0.00    0.00     1792      183      645     54
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1960      192      644     56
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1232      313      645     56
  45    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1624      302      651     55
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1232      254      660     56
  47    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.59    0.00    0.00     1400      233      650     53
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1176      232      651     54
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1176      286      652     55
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00      840      216      600     56
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1736      294      647     55
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1736      271      652     56
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1792      311      648     55
  54    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1568      231      646     56
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.59    0.00    0.00     1512      292      642     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      16 K    220 K    0.92    0.14    0.00    0.01    38696        0        2     61
 SKT    1     0.02   0.02   1.31    1.31    4835 K   6197 K    0.30    0.58    0.00    0.00    41496     6377    18065     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4852 K   6417 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1491 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1936 K   1754 K   1887 K   |    0%     0%     0%   
 SKT    1     6314 M   6314 M   6314 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9722 M   9738 M   9890 M   |   38%    38%    39%   
 SKT    1     5323 M   4804 M   4800 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      87.18      51.09         150.94 2.10
 SKT   1     0.70     7.16   99 %      0.00      0.00     196.41      33.72         1432.36 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.17   29 %     18.92      0.00     283.59      84.81         1465.53 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    3407       52 K    0.93    0.13    0.00    0.01     2072        0        0     67
   1    0     0.00   0.40   0.00    0.31     266     2617      0.89    0.08    0.00    0.02      280        0        0     67
   2    0     0.00   0.55   0.00    0.31      81     3411      0.97    0.07    0.00    0.02       56        0        0     66
   3    0     0.00   0.46   0.00    0.31      63     2393      0.97    0.08    0.00    0.02      112        0        0     66
   4    0     0.00   0.40   0.00    0.31      90     2052      0.95    0.09    0.00    0.02       56        0        0     65
   5    0     0.00   0.41   0.00    0.31      56     2056      0.97    0.09    0.00    0.02        0        0        0     66
   6    0     0.00   0.50   0.00    0.31      80     3415      0.97    0.06    0.00    0.02       56        0        0     63
   7    0     0.00   0.30   0.00    0.31    3090       26 K    0.87    0.13    0.00    0.01      112        0        5     66
   8    0     0.00   0.50   0.00    0.31      62     2650      0.97    0.07    0.00    0.02       56        0        0     67
   9    0     0.00   0.44   0.00    0.31      80     3325      0.97    0.07    0.00    0.02        0        0        0     69
  10    0     0.00   0.33   0.00    0.31     139       16 K    0.99    0.25    0.00    0.01     2856        0        0     66
  11    0     0.00   0.39   0.00    0.31      93     2977      0.97    0.07    0.00    0.02      112        0        0     68
  12    0     0.00   0.41   0.00    0.31    2150       18 K    0.86    0.12    0.00    0.02      224        0        0     68
  13    0     0.00   0.45   0.00    0.31      74     2022      0.96    0.08    0.00    0.02       56        0        0     66
  14    0     0.00   0.44   0.00    0.31      78     2012      0.95    0.08    0.00    0.02       56        0        0     65
  15    0     0.00   0.35   0.00    0.31      46     1341      0.96    0.10    0.00    0.02        0        0        0     67
  16    0     0.00   0.51   0.00    0.31      85     2745      0.97    0.07    0.00    0.02        0        0        0     64
  17    0     0.00   0.42   0.00    0.31      58     2093      0.97    0.08    0.00    0.02      112        0        0     65
  18    0     0.00   0.32   0.00    0.31      59     1486      0.95    0.10    0.00    0.01        0        0        0     66
  19    0     0.00   0.23   0.00    0.31      51      826      0.93    0.16    0.00    0.01      168        0        0     70
  20    0     0.00   0.25   0.00    0.31      43      690      0.93    0.16    0.00    0.01      504        0        0     68
  21    0     0.00   0.30   0.00    0.31     163     2517      0.93    0.10    0.00    0.02      112        0        0     68
  22    0     0.00   0.42   0.00    0.31      72     2083      0.96    0.08    0.00    0.02        0        0        0     67
  23    0     0.00   0.46   0.00    0.31      87     2844      0.97    0.07    0.00    0.02      224        0        0     66
  24    0     0.00   0.46   0.00    0.31      68     2033      0.96    0.08    0.00    0.02      896        0        0     67
  25    0     0.00   0.30   0.00    0.31      46      997      0.95    0.16    0.00    0.01      336        0        0     66
  26    0     0.00   0.19   0.00    0.31    1468       15 K    0.90    0.18    0.00    0.01      336        0        1     66
  27    0     0.00   0.39   0.00    0.31    5751       48 K    0.88    0.17    0.00    0.01    29848        0        0     68
  28    1     0.02   0.02   1.31    1.31     175 K    223 K    0.30    0.58    0.00    0.00     1680      217      644     58
  29    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1848      246      645     56
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1792      136      647     57
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1736      238      645     56
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      226      645     54
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1512      214      647     54
  34    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1288      144      644     56
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1232      138      645     54
  36    1     0.02   0.02   1.31    1.31     178 K    228 K    0.30    0.58    0.00    0.00     1512      264      646     54
  37    1     0.02   0.02   1.31    1.31     177 K    224 K    0.29    0.58    0.00    0.00     1344      211      648     54
  38    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1624      173      644     56
  39    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1232      171      646     55
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.59    0.00    0.00     1176      162      647     56
  41    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1680      248      642     56
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1400      221      645     55
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     1624      170      643     55
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1512      305      646     55
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     2128      285      652     54
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1512      231      658     56
  47    1     0.02   0.02   1.31    1.31     174 K    219 K    0.29    0.59    0.00    0.00     1120      228      649     53
  48    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1456      239      652     54
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1512      296      651     55
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1232      225      600     55
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1736      287      647     55
  52    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1400      253      650     55
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1904      317      648     55
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1512      226      647     56
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.59    0.00    0.00     1624      295      642     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      17 K    226 K    0.92    0.14    0.00    0.01    38640        0        6     61
 SKT    1     0.02   0.02   1.31    1.31    4850 K   6215 K    0.30    0.58    0.00    0.00    42952     6366    18065     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4867 K   6442 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1493 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2132 K   1920 K   1931 K   |    0%     0%     0%   
 SKT    1     6316 M   6316 M   6316 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9723 M   9738 M   9890 M   |   38%    38%    39%   
 SKT    1     5323 M   4803 M   4799 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      87.04      51.07         148.65 2.10
 SKT   1     0.70     7.15   99 %      0.00      0.00     196.32      33.71         1430.55 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.16   29 %     18.92      0.00     283.37      84.78         1463.54 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    2610       48 K    0.94    0.14    0.00    0.01     2072        0        0     67
   1    0     0.00   0.63   0.00    0.31     278     4732      0.93    0.07    0.00    0.02      336        0        1     67
   2    0     0.00   0.56   0.00    0.31     187     3520      0.94    0.07    0.00    0.02       56        0        0     66
   3    0     0.00   0.49   0.00    0.31      59     2234      0.97    0.08    0.00    0.02      112        0        0     66
   4    0     0.00   0.43   0.00    0.31      65     2299      0.97    0.09    0.00    0.02       56        0        0     65
   5    0     0.00   0.55   0.00    0.31      82     3097      0.97    0.08    0.00    0.02        0        0        0     65
   6    0     0.00   0.59   0.00    0.31      90     3590      0.97    0.06    0.00    0.02       56        0        1     63
   7    0     0.00   0.29   0.00    0.31    2151       20 K    0.88    0.13    0.00    0.01      168        0        3     66
   8    0     0.00   0.49   0.00    0.31      58     2367      0.97    0.08    0.00    0.02       56        0        0     67
   9    0     0.00   0.64   0.00    0.31      89     4079      0.98    0.06    0.00    0.02        0        0        0     68
  10    0     0.00   0.35   0.00    0.31      99       14 K    0.99    0.27    0.00    0.01     2856        0        0     67
  11    0     0.00   0.53   0.00    0.31     172     2607      0.93    0.06    0.00    0.02      112        0        0     68
  12    0     0.00   0.42   0.00    0.31    2407       18 K    0.85    0.12    0.00    0.02      224        0        0     68
  13    0     0.00   0.51   0.00    0.31      73     2676      0.97    0.08    0.00    0.02        0        0        0     67
  14    0     0.00   0.51   0.00    0.31      77     2670      0.97    0.07    0.00    0.02       56        0        0     65
  15    0     0.00   0.39   0.00    0.31      45     1758      0.97    0.10    0.00    0.02        0        0        0     68
  16    0     0.00   0.52   0.00    0.31      72     2717      0.97    0.07    0.00    0.02        0        0        0     65
  17    0     0.00   0.33   0.00    0.31      57     1390      0.96    0.10    0.00    0.01      112        0        0     64
  18    0     0.00   0.48   0.00    0.31      73     2756      0.97    0.07    0.00    0.02        0        0        0     66
  19    0     0.00   0.43   0.00    0.31      58     2020      0.97    0.07    0.00    0.02      168        0        0     70
  20    0     0.00   0.51   0.00    0.31      65     2736      0.98    0.06    0.00    0.02      560        0        0     68
  21    0     0.00   0.31   0.00    0.31      44     1672      0.97    0.11    0.00    0.01      112        0        0     69
  22    0     0.00   0.43   0.00    0.31      71     1726      0.96    0.09    0.00    0.02        0        0        0     67
  23    0     0.00   0.35   0.00    0.31      54     1333      0.96    0.11    0.00    0.02      224        0        0     66
  24    0     0.00   0.54   0.00    0.31      87     2790      0.97    0.07    0.00    0.02      896        0        0     67
  25    0     0.00   0.43   0.00    0.31      58     2001      0.97    0.08    0.00    0.02      336        0        0     66
  26    0     0.00   0.19   0.00    0.31    1599       17 K    0.90    0.17    0.00    0.01      336        0        0     66
  27    0     0.00   0.44   0.01    0.31    8117       84 K    0.90    0.13    0.00    0.01    29848        0        0     68
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.30    0.58    0.00    0.00     1232      173      642     59
  29    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1848      247      645     56
  30    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1624      150      647     57
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1176      218      645     56
  32    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1904      251      647     54
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1456      182      647     54
  34    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1064      150      643     56
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1288      158      645     54
  36    1     0.02   0.02   1.31    1.31     181 K    230 K    0.29    0.59    0.00    0.00     1624      259      647     55
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1792      231      648     54
  38    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1344      163      646     55
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1120      183      645     55
  40    1     0.02   0.02   1.31    1.31     175 K    223 K    0.29    0.59    0.00    0.00      952      153      649     56
  41    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.59    0.00    0.00     1568      222      643     57
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      205      647     55
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1736      195      642     55
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1680      287      645     55
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1568      318      651     54
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1456      221      657     57
  47    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.59    0.00    0.00     1232      246      650     53
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1568      229      650     54
  49    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1400      273      651     55
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.31    0.44    0.00    0.00     1232      206      600     55
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1624      289      648     55
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     2296      238      652     55
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1960      297      649     55
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1680      220      646     55
  55    1     0.02   0.02   1.31    1.31     187 K    241 K    0.28    0.59    0.00    0.00     1736      310      639     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.31      18 K    261 K    0.92    0.13    0.00    0.01    38752        0        5     62
 SKT    1     0.02   0.02   1.31    1.31    4850 K   6207 K    0.30    0.58    0.00    0.00    42616     6274    18066     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4869 K   6468 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1494 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2141 K   1834 K   2024 K   |    0%     0%     0%   
 SKT    1     6312 M   6312 M   6312 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9719 M   9733 M   9886 M   |   38%    38%    39%   
 SKT    1     5320 M   4800 M   4796 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.91      0.00      86.83      50.84         148.70 2.10
 SKT   1     0.70     7.14   99 %      0.00      0.00     196.21      33.69         1431.06 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.15   29 %     18.91      0.00     283.05      84.53         1464.09 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.01    0.31    2573       50 K    0.95    0.14    0.00    0.01     2072        0        0     67
   1    0     0.00   0.55   0.00    0.31     293     3112      0.90    0.07    0.00    0.02      336        0        0     67
   2    0     0.00   0.48   0.00    0.31      79     2337      0.95    0.08    0.00    0.02       56        0        0     66
   3    0     0.00   0.46   0.00    0.31     154     2592      0.93    0.08    0.00    0.02      112        0        0     66
   4    0     0.00   0.50   0.00    0.31      64     2648      0.97    0.07    0.00    0.02       56        0        0     65
   5    0     0.00   0.49   0.00    0.31      55     2342      0.97    0.09    0.00    0.02        0        0        0     66
   6    0     0.00   0.47   0.00    0.31      63     2723      0.97    0.07    0.00    0.02       56        0        0     64
   7    0     0.00   0.30   0.00    0.31    2968       22 K    0.85    0.13    0.00    0.01      168        0        3     66
   8    0     0.00   0.56   0.00    0.31     113     3088      0.96    0.07    0.00    0.02       56        0        0     67
   9    0     0.00   0.42   0.00    0.31      64     2879      0.98    0.08    0.00    0.02        0        0        0     69
  10    0     0.00   0.33   0.00    0.31     102       16 K    0.99    0.26    0.00    0.01     2856        0        0     66
  11    0     0.00   0.34   0.00    0.31      90     2279      0.96    0.09    0.00    0.02      112        0        0     68
  12    0     0.00   0.40   0.00    0.31    1948       17 K    0.87    0.11    0.00    0.02      224        0        0     68
  13    0     0.00   0.46   0.00    0.31      73     2041      0.96    0.08    0.00    0.02        0        0        0     67
  14    0     0.00   0.40   0.00    0.31     213     2240      0.90    0.09    0.00    0.02       56        0        0     65
  15    0     0.00   0.42   0.00    0.31      53     1737      0.96    0.08    0.00    0.02        0        0        0     67
  16    0     0.00   0.45   0.00    0.31      62     2009      0.97    0.08    0.00    0.02        0        0        0     65
  17    0     0.00   0.47   0.00    0.31      80     2536      0.97    0.07    0.00    0.02      112        0        0     64
  18    0     0.00   0.42   0.00    0.31      80     2928      0.97    0.07    0.00    0.02        0        0        0     67
  19    0     0.00   0.39   0.00    0.31      64     2172      0.97    0.07    0.00    0.02      224        0        0     70
  20    0     0.00   0.44   0.00    0.31      68     2058      0.96    0.08    0.00    0.02      504        0        0     68
  21    0     0.00   0.33   0.00    0.31     170     1712      0.89    0.12    0.00    0.01      112        0        0     68
  22    0     0.00   0.32   0.00    0.31      56     1044      0.94    0.13    0.00    0.01        0        0        0     67
  23    0     0.00   0.35   0.00    0.31      65     1402      0.95    0.10    0.00    0.01      224        0        0     66
  24    0     0.00   0.40   0.00    0.31      69     1857      0.96    0.08    0.00    0.02      896        0        0     67
  25    0     0.00   0.48   0.00    0.31      71     2687      0.97    0.08    0.00    0.02      336        0        0     67
  26    0     0.00   0.19   0.00    0.31    1506       16 K    0.90    0.17    0.00    0.01      448        0        0     67
  27    0     0.00   0.39   0.00    0.31    6208       49 K    0.87    0.17    0.00    0.01    29848        0        0     68
  28    1     0.02   0.02   1.31    1.31     175 K    222 K    0.29    0.58    0.00    0.00     1008      221      641     58
  29    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1680      232      645     56
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1568      151      647     56
  31    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1344      254      645     56
  32    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1848      236      646     53
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1680      203      647     53
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1568      153      643     55
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1176      148      643     53
  36    1     0.02   0.02   1.31    1.31     177 K    227 K    0.30    0.59    0.00    0.00     1400      257      646     54
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1680      197      648     53
  38    1     0.02   0.02   1.31    1.31     175 K    223 K    0.30    0.58    0.00    0.00     1456      172      643     54
  39    1     0.02   0.02   1.31    1.31     175 K    223 K    0.30    0.58    0.00    0.00     1176      190      646     55
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1120      152      646     56
  41    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1680      248      641     57
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1344      238      644     54
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1456      172      645     54
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1680      302      647     56
  45    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1680      294      653     54
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1064      235      662     56
  47    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.59    0.00    0.00     1400      220      649     52
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1120      252      652     53
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1344      308      652     55
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00     1064      193      602     56
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1400      280      647     55
  52    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1904      232      650     55
  53    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00     2240      283      647     54
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1232      233      647     55
  55    1     0.02   0.02   1.31    1.31     179 K    232 K    0.29    0.59    0.00    0.00     1288      332      643     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      17 K    223 K    0.92    0.14    0.00    0.01    38864        0        3     62
 SKT    1     0.02   0.02   1.31    1.31    4849 K   6213 K    0.30    0.58    0.00    0.00    40600     6388    18067     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4867 K   6436 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1492 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2033 K   1857 K   1883 K   |    0%     0%     0%   
 SKT    1     6314 M   6314 M   6315 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9723 M   9738 M   9890 M   |   38%    38%    39%   
 SKT    1     5322 M   4802 M   4798 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      87.07      50.92         150.87 2.10
 SKT   1     0.70     7.13   99 %      0.00      0.00     196.69      33.77         1432.48 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.15   29 %     18.92      0.00     283.76      84.69         1465.64 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.55   0.00    0.31    2861       51 K    0.94    0.13    0.00    0.01     2016        0        0     67
   1    0     0.00   0.41   0.00    0.31     452     6434      0.92    0.09    0.00    0.02      280        0        0     68
   2    0     0.00   0.44   0.00    0.31      63     2495      0.97    0.09    0.00    0.02       56        0        1     67
   3    0     0.00   0.41   0.00    0.31      64     2489      0.97    0.09    0.00    0.02      112        0        0     67
   4    0     0.00   0.39   0.00    0.31      63     2038      0.97    0.09    0.00    0.02       56        0        0     65
   5    0     0.00   0.39   0.00    0.31      96     2031      0.94    0.09    0.00    0.02        0        0        0     66
   6    0     0.00   0.47   0.00    0.31      77     3529      0.98    0.06    0.00    0.02       56        0        1     63
   7    0     0.00   0.29   0.00    0.31    1931       17 K    0.88    0.13    0.00    0.01      168        0        3     66
   8    0     0.00   0.51   0.00    0.31      77     3423      0.98    0.07    0.00    0.02       56        0        0     67
   9    0     0.00   0.49   0.00    0.31      75     3129      0.98    0.07    0.00    0.02        0        0        0     68
  10    0     0.00   0.35   0.00    0.31      86       15 K    0.99    0.27    0.00    0.01     2856        0        0     66
  11    0     0.00   0.45   0.00    0.31      71     2689      0.97    0.07    0.00    0.02      112        0        0     68
  12    0     0.00   0.40   0.00    0.31    2097       18 K    0.87    0.12    0.00    0.02      224        0        0     68
  13    0     0.00   0.44   0.00    0.31     164     2442      0.93    0.08    0.00    0.02       56        0        0     67
  14    0     0.00   0.37   0.00    0.31      78     2220      0.96    0.09    0.00    0.02       56        0        0     65
  15    0     0.00   0.36   0.00    0.31      55     2069      0.97    0.10    0.00    0.02        0        0        0     67
  16    0     0.00   0.46   0.00    0.31      83     2802      0.97    0.07    0.00    0.02        0        0        0     65
  17    0     0.00   0.41   0.00    0.31      73     2077      0.96    0.09    0.00    0.02      112        0        0     65
  18    0     0.00   0.33   0.00    0.31      55     1434      0.96    0.10    0.00    0.01        0        0        0     66
  19    0     0.00   0.41   0.00    0.31      71     2105      0.96    0.08    0.00    0.02      224        0        0     70
  20    0     0.00   0.41   0.00    0.31      71     2084      0.96    0.08    0.00    0.02      504        0        0     69
  21    0     0.00   0.34   0.00    0.31      63     2494      0.97    0.10    0.00    0.02      112        0        0     68
  22    0     0.00   0.35   0.00    0.31      72     1398      0.94    0.10    0.00    0.01        0        0        0     67
  23    0     0.00   0.41   0.00    0.31      55     2070      0.97    0.09    0.00    0.02      168        0        0     66
  24    0     0.00   0.40   0.00    0.31     183     2662      0.93    0.19    0.00    0.01      952        0        0     68
  25    0     0.00   0.37   0.00    0.31      76     2147      0.96    0.09    0.00    0.02      280        0        0     68
  26    0     0.00   0.20   0.00    0.31    1222       14 K    0.91    0.17    0.00    0.01      448        0        0     67
  27    0     0.00   0.39   0.00    0.31    6143       49 K    0.87    0.17    0.00    0.01    29848        0        0     67
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1344      231      641     58
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     2072      226      644     55
  30    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1456      153      645     56
  31    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.58    0.00    0.00     1456      234      643     55
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1792      225      646     53
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1568      194      646     53
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1400      155      644     55
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1120      140      644     53
  36    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1624      297      645     54
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1680      218      647     54
  38    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1512      170      644     54
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1512      157      646     56
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1512      119      646     55
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1736      253      642     57
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1176      199      645     54
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1680      164      641     55
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1176      334      646     56
  45    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1456      275      652     54
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1288      262      659     55
  47    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1232      252      649     52
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1512      234      650     53
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1232      289      650     55
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.31    0.44    0.00    0.00     1232      202      600     56
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      288      648     55
  52    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1456      250      650     56
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     2016      287      648     55
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1848      208      644     55
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.59    0.00    0.00     1680      306      642     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      16 K    223 K    0.92    0.14    0.00    0.01    38752        0        5     62
 SKT    1     0.02   0.02   1.31    1.31    4829 K   6190 K    0.30    0.58    0.00    0.00    42224     6322    18047     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4845 K   6414 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1489 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1970 K   1808 K   1818 K   |    0%     0%     0%   
 SKT    1     6308 M   6308 M   6308 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9712 M   9726 M   9879 M   |   38%    38%    39%   
 SKT    1     5317 M   4796 M   4793 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.90      0.00      86.91      51.06         148.99 2.10
 SKT   1     0.70     7.11   99 %      0.00      0.00     196.48      33.72         1433.69 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.12   29 %     18.90      0.00     283.40      84.78         1466.89 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.53   0.01    0.31    2767       52 K    0.94    0.13    0.00    0.01     1512        0        1     67
   1    0     0.00   0.49   0.00    0.31     196     2454      0.91    0.08    0.00    0.02      168        0        0     68
   2    0     0.00   0.47   0.00    0.31      70     2340      0.96    0.08    0.00    0.02       56        0        0     67
   3    0     0.00   0.39   0.00    0.31      62     1701      0.96    0.10    0.00    0.02      112        0        0     67
   4    0     0.00   0.52   0.00    0.31      81     2663      0.97    0.08    0.00    0.02       56        0        0     66
   5    0     0.00   0.49   0.00    0.31      71     2298      0.96    0.08    0.00    0.02        0        0        0     66
   6    0     0.00   0.49   0.00    0.31      67     2642      0.97    0.07    0.00    0.02       56        0        0     64
   7    0     0.00   0.28   0.00    0.31    1782       15 K    0.87    0.13    0.00    0.01      168        0        3     67
   8    0     0.00   0.58   0.00    0.31      93     3315      0.97    0.06    0.00    0.02       56        0        0     68
   9    0     0.00   0.42   0.00    0.31     118     2802      0.95    0.08    0.00    0.02        0        0        0     69
  10    0     0.01   1.54   0.01    0.33      32 K     98 K    0.67    0.64    0.00    0.00    10752        0       10     67
  11    0     0.00   0.28   0.00    0.31     960     5262      0.79    0.09    0.00    0.02      560        0        1     68
  12    0     0.00   0.40   0.00    0.31    2680       19 K    0.85    0.13    0.00    0.01      168        0        0     68
  13    0     0.00   1.81   0.00    0.31     287     5574      0.94    0.19    0.00    0.00       56        0        0     67
  14    0     0.00   0.35   0.00    0.31     130     3276      0.95    0.12    0.00    0.02       56        0        0     65
  15    0     0.00   0.29   0.00    0.31     107     2789      0.96    0.11    0.00    0.01        0        0        0     68
  16    0     0.00   0.40   0.00    0.31     109     2851      0.96    0.22    0.00    0.01        0        0        0     65
  17    0     0.00   0.27   0.00    0.31      73     1463      0.94    0.12    0.00    0.01      168        0        0     65
  18    0     0.00   0.42   0.00    0.31      68     2252      0.97    0.29    0.00    0.01        0        0        0     66
  19    0     0.00   0.36   0.00    0.31      73     1863      0.95    0.09    0.00    0.02      224        0        0     70
  20    0     0.00   0.46   0.00    0.31      83     1984      0.95    0.08    0.00    0.02      392        0        0     69
  21    0     0.00   0.23   0.00    0.31      80     1109      0.92    0.16    0.00    0.01       56        0        0     68
  22    0     0.00   0.33   0.00    0.31      81     1095      0.91    0.10    0.00    0.01        0        0        0     67
  23    0     0.00   0.34   0.00    0.31      65     1378      0.95    0.10    0.00    0.01      112        0        0     67
  24    0     0.00   0.35   0.00    0.31     225     3089      0.92    0.08    0.00    0.02      784        0        0     67
  25    0     0.00   0.42   0.00    0.31     109     2265      0.95    0.08    0.00    0.01      224        0        0     67
  26    0     0.00   0.19   0.00    0.31    1542       17 K    0.90    0.17    0.00    0.01      392        0        0     67
  27    0     0.00   0.39   0.00    0.31    5993       49 K    0.88    0.17    0.00    0.01    21896        7        0     68
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.58    0.00    0.00     1456      207      641     58
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1904      260      644     56
  30    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.58    0.00    0.00     1120      167      647     56
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1512      221      645     56
  32    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1736      234      645     53
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1568      186      648     53
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1568      126      642     55
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1288      151      643     53
  36    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1624      275      645     54
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1680      238      647     54
  38    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1512      154      644     54
  39    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1512      182      646     55
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1008      143      647     55
  41    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1512      255      643     57
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.58    0.00    0.00     1512      232      643     54
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1848      175      644     55
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1400      304      645     55
  45    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1680      314      650     54
  46    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1680      252      657     55
  47    1     0.02   0.02   1.31    1.31     175 K    221 K    0.29    0.58    0.00    0.00     1176      226      648     51
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1064      219      651     54
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      277      650     55
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1344      195      600     55
  51    1     0.02   0.02   1.31    1.31     172 K    219 K    0.30    0.58    0.00    0.00     1176      292      647     55
  52    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1848      281      649     55
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1960      295      648     55
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1232      241      644     55
  55    1     0.02   0.02   1.31    1.31     178 K    232 K    0.29    0.59    0.00    0.00     1288      304      642     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.78   0.00    0.31      50 K    309 K    0.83    0.40    0.00    0.01    38024        7       15     62
 SKT    1     0.02   0.02   1.31    1.31    4838 K   6201 K    0.30    0.58    0.00    0.00    41552     6406    18045     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4888 K   6510 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1525 M ; Active cycles:   95 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.16 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.81 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5989 K   5748 K   5834 K   |    0%     0%     0%   
 SKT    1     6306 M   6306 M   6306 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9712 M   9727 M   9879 M   |   38%    38%    39%   
 SKT    1     5321 M   4802 M   4798 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.02    0 %     18.89      0.00      86.73      50.83         156.23 2.10
 SKT   1     0.71     7.14   99 %      0.00      0.00     196.50      33.76         1432.48 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.74     7.16   29 %     18.89      0.00     283.23      84.59         1465.13 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.58   0.00    0.31    2695       55 K    0.95    0.13    0.00    0.01     1512        0        0     67
   1    0     0.00   0.38   0.00    0.31     199     1845      0.88    0.09    0.00    0.02      168        0        0     67
   2    0     0.00   0.46   0.00    0.31      74     2518      0.96    0.07    0.00    0.02       56        0        0     67
   3    0     0.00   0.40   0.00    0.31      66     2019      0.97    0.09    0.00    0.02      112        0        0     67
   4    0     0.00   0.50   0.00    0.31      74     2623      0.97    0.07    0.00    0.02       56        0        0     65
   5    0     0.00   0.47   0.00    0.31      75     2085      0.96    0.09    0.00    0.02        0        0        0     66
   6    0     0.00   0.52   0.00    0.31      76     2642      0.97    0.07    0.00    0.02       56        0        0     64
   7    0     0.00   0.29   0.00    0.31    2257       17 K    0.86    0.13    0.00    0.01      168        0        3     66
   8    0     0.00   0.53   0.00    0.31      76     2862      0.97    0.06    0.00    0.02       56        0        0     67
   9    0     0.00   0.63   0.00    0.31     113     3812      0.97    0.06    0.00    0.02        0        0        0     69
  10    0     0.00   0.35   0.00    0.31      96       14 K    0.99    0.27    0.00    0.01    10584        0        0     67
  11    0     0.00   0.42   0.00    0.31      77     1644      0.95    0.09    0.00    0.02      560        0        0     68
  12    0     0.00   0.40   0.00    0.31    2313       17 K    0.85    0.11    0.00    0.02      168        0        0     69
  13    0     0.00   0.45   0.00    0.31      82     2011      0.96    0.08    0.00    0.02       56        0        0     68
  14    0     0.00   0.45   0.00    0.31      81     2003      0.95    0.08    0.00    0.02       56        0        0     65
  15    0     0.00   0.45   0.00    0.31      77     1988      0.96    0.07    0.00    0.02        0        0        0     68
  16    0     0.00   0.51   0.00    0.31     106     2710      0.96    0.07    0.00    0.02        0        0        0     65
  17    0     0.00   0.36   0.00    0.31      78     1313      0.93    0.09    0.00    0.01      168        0        0     65
  18    0     0.00   0.37   0.00    0.31      73     1280      0.94    0.09    0.00    0.01        0        0        0     67
  19    0     0.00   0.42   0.00    0.31      69     1722      0.95    0.09    0.00    0.02      168        0        0     70
  20    0     0.00   0.53   0.00    0.31     100     2734      0.96    0.06    0.00    0.02      392        0        0     69
  21    0     0.00   0.25   0.00    0.31      77      855      0.90    0.18    0.00    0.01       56        0        0     69
  22    0     0.00   0.37   0.00    0.31     180     1298      0.85    0.09    0.00    0.01        0        0        0     67
  23    0     0.00   0.43   0.00    0.31      68     1697      0.95    0.09    0.00    0.02      112        0        0     67
  24    0     0.00   0.37   0.00    0.31      79     1255      0.93    0.10    0.00    0.01      784        0        0     68
  25    0     0.00   0.46   0.00    0.31      81     1996      0.96    0.08    0.00    0.02      224        0        0     67
  26    0     0.00   0.19   0.00    0.31    1515       16 K    0.90    0.18    0.00    0.01      448        0        0     67
  27    0     0.00   0.39   0.00    0.31    6108       51 K    0.88    0.16    0.00    0.01    21504        0        0     68
  28    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1624      197      643     57
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1792      232      646     55
  30    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.58    0.00    0.00     1456      162      648     56
  31    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1680      230      644     55
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1848      246      647     53
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1680      191      648     53
  34    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1456      151      643     55
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1120      155      644     53
  36    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.59    0.00    0.00     1512      266      646     54
  37    1     0.02   0.02   1.31    1.31     176 K    223 K    0.29    0.58    0.00    0.00     1624      226      646     54
  38    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1456      166      644     55
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00      952      194      645     54
  40    1     0.02   0.02   1.31    1.31     175 K    223 K    0.30    0.58    0.00    0.00     1120      172      646     55
  41    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1456      258      643     57
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      212      645     54
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1624      172      642     54
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1344      324      645     56
  45    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1624      317      651     54
  46    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1344      252      658     56
  47    1     0.02   0.02   1.31    1.31     174 K    219 K    0.29    0.59    0.00    0.00     1400      206      650     51
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1456      243      651     53
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1176      302      651     55
  50    1     0.02   0.01   1.31    1.31     155 K    200 K    0.31    0.44    0.00    0.00     1120      201      600     55
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1400      323      647     54
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1680      256      651     55
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     2128      276      649     55
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1456      243      646     55
  55    1     0.02   0.02   1.31    1.31     179 K    232 K    0.29    0.59    0.00    0.00     1568      313      643     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.31      16 K    217 K    0.92    0.14    0.00    0.01    37464        0        3     62
 SKT    1     0.02   0.02   1.31    1.31    4833 K   6193 K    0.30    0.58    0.00    0.00    41440     6486    18062     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4850 K   6410 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1490 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1988 K   1728 K   1876 K   |    0%     0%     0%   
 SKT    1     6315 M   6315 M   6314 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9723 M   9738 M   9890 M   |   38%    38%    39%   
 SKT    1     5323 M   4804 M   4799 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      86.93      50.82         149.44 2.10
 SKT   1     0.70     7.15   99 %      0.00      0.00     196.80      33.74         1432.54 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.16   29 %     18.92      0.00     283.73      84.56         1465.71 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.01    0.31    2521       55 K    0.95    0.13    0.00    0.01     1568        0        0     67
   1    0     0.00   0.46   0.00    0.31     192     2006      0.89    0.09    0.00    0.02      168        0        0     68
   2    0     0.00   0.47   0.00    0.31      52     2075      0.97    0.09    0.00    0.02       56        0        0     67
   3    0     0.00   0.51   0.00    0.31      65     2648      0.97    0.08    0.00    0.02      112        0        0     66
   4    0     0.00   0.50   0.00    0.31      90     2290      0.95    0.09    0.00    0.02       56        0        0     66
   5    0     0.00   0.51   0.00    0.31      60     2580      0.97    0.08    0.00    0.02        0        0        0     66
   6    0     0.00   0.33   0.00    0.31      49     1274      0.96    0.10    0.00    0.01       56        0        0     63
   7    0     0.00   0.30   0.00    0.31    3706       26 K    0.84    0.12    0.00    0.01      224        0        4     67
   8    0     0.00   0.50   0.00    0.31      77     2603      0.96    0.07    0.00    0.02       56        0        0     67
   9    0     0.00   0.47   0.00    0.31      75     3535      0.98    0.07    0.00    0.02        0        0        0     69
  10    0     0.00   0.33   0.00    0.31     129       15 K    0.99    0.26    0.00    0.01    10528        0        0     67
  11    0     0.00   0.35   0.00    0.31      86     2285      0.96    0.09    0.00    0.02      560        0        0     68
  12    0     0.00   0.41   0.00    0.31    1740       17 K    0.88    0.11    0.00    0.02      168        0        0     69
  13    0     0.00   0.47   0.00    0.31      71     1990      0.96    0.08    0.00    0.02        0        0        0     67
  14    0     0.00   0.42   0.00    0.31      64     1691      0.96    0.09    0.00    0.02       56        0        0     65
  15    0     0.00   0.46   0.00    0.31      59     1977      0.96    0.07    0.00    0.02        0        0        0     68
  16    0     0.00   0.52   0.00    0.31      92     2730      0.96    0.07    0.00    0.02        0        0        0     65
  17    0     0.00   0.40   0.00    0.31      65     1729      0.96    0.09    0.00    0.02      168        0        0     65
  18    0     0.00   0.40   0.00    0.31      72     2162      0.96    0.07    0.00    0.02        0        0        0     66
  19    0     0.00   0.38   0.00    0.31      73     2203      0.96    0.08    0.00    0.02      224        0        0     70
  20    0     0.00   0.45   0.00    0.31      69     1972      0.96    0.08    0.00    0.02      448        0        0     69
  21    0     0.00   0.38   0.00    0.31      91     3331      0.97    0.08    0.00    0.02       56        0        0     69
  22    0     0.00   0.55   0.00    0.31      91     2780      0.97    0.07    0.00    0.02        0        0        0     67
  23    0     0.00   0.25   0.00    0.31      49      723      0.92    0.17    0.00    0.01      168        0        0     67
  24    0     0.00   0.45   0.00    0.31      79     1987      0.96    0.08    0.00    0.02      784        0        0     68
  25    0     0.00   0.43   0.00    0.31      71     1990      0.96    0.08    0.00    0.02      224        0        0     67
  26    0     0.00   0.19   0.00    0.31    1428       16 K    0.91    0.17    0.00    0.01      392        0        0     67
  27    0     0.00   0.44   0.01    0.31    8151       82 K    0.90    0.14    0.00    0.01    21280        1        0     69
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1792      212      642     58
  29    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     2016      238      646     55
  30    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1400      184      647     56
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1512      227      646     55
  32    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1624      204      648     53
  33    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1848      178      647     53
  34    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1176      136      644     55
  35    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1232      146      648     53
  36    1     0.02   0.02   1.31    1.31     183 K    233 K    0.29    0.59    0.00    0.00     1400      313      648     53
  37    1     0.02   0.02   1.31    1.31     177 K    224 K    0.29    0.58    0.00    0.00     1960      209      648     53
  38    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1400      169      646     53
  39    1     0.02   0.02   1.31    1.31     174 K    223 K    0.29    0.58    0.00    0.00     1176      187      646     55
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1008      160      647     55
  41    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.59    0.00    0.00     1680      218      643     56
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1736      213      647     54
  43    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.59    0.00    0.00     1568      194      645     54
  44    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1624      280      647     55
  45    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1624      284      653     53
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1120      245      658     55
  47    1     0.02   0.02   1.31    1.31     174 K    220 K    0.29    0.59    0.00    0.00     1456      227      651     52
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1568      232      653     53
  49    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1400      294      652     54
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1064      208      602     54
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1736      304      649     54
  52    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1736      267      652     55
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1344      323      649     54
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1120      239      648     55
  55    1     0.02   0.02   1.31    1.31     188 K    243 K    0.28    0.59    0.00    0.00     1568      349      641     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      19 K    262 K    0.92    0.13    0.00    0.01    37352        1        4     62
 SKT    1     0.02   0.02   1.31    1.31    4872 K   6234 K    0.30    0.58    0.00    0.00    41888     6440    18093     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4892 K   6497 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1498 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2173 K   1931 K   2059 K   |    0%     0%     0%   
 SKT    1     6324 M   6324 M   6324 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9739 M   9754 M   9906 M   |   38%    38%    39%   
 SKT    1     5332 M   4812 M   4809 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.95      0.00      86.84      50.68         147.52 2.10
 SKT   1     0.70     7.20   99 %      0.00      0.00     196.78      33.73         1429.59 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.21   29 %     18.95      0.00     283.62      84.40         1462.66 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.01    0.31    3453       53 K    0.93    0.13    0.00    0.01     1624        0        0     67
   1    0     0.00   0.49   0.00    0.31     314     3752      0.91    0.07    0.00    0.02      168        0        0     68
   2    0     0.00   0.43   0.00    0.31      73     2450      0.97    0.09    0.00    0.02       56        0        0     67
   3    0     0.00   0.36   0.00    0.31      68     1759      0.96    0.10    0.00    0.02      112        0        0     67
   4    0     0.00   0.42   0.00    0.31     191     2447      0.91    0.09    0.00    0.02       56        0        0     65
   5    0     0.00   0.44   0.00    0.31     122     2378      0.94    0.09    0.00    0.02        0        0        0     66
   6    0     0.00   0.45   0.00    0.31      64     2675      0.97    0.08    0.00    0.02       56        0        1     64
   7    0     0.00   0.27   0.00    0.31    2103       18 K    0.87    0.14    0.00    0.01      168        0        4     67
   8    0     0.00   0.42   0.00    0.31      74     2401      0.96    0.09    0.00    0.02       56        0        0     68
   9    0     0.00   0.48   0.00    0.31      99     3142      0.96    0.08    0.00    0.02        0        0        0     69
  10    0     0.00   0.35   0.00    0.31      93       14 K    0.99    0.27    0.00    0.01    10472        0        0     67
  11    0     0.00   0.40   0.00    0.31      76     2010      0.96    0.09    0.00    0.02      560        0        0     68
  12    0     0.00   0.41   0.00    0.31    2526       18 K    0.85    0.12    0.00    0.02      168        0        0     69
  13    0     0.00   0.39   0.00    0.31     170     2022      0.91    0.10    0.00    0.02       56        0        0     67
  14    0     0.00   0.39   0.00    0.31      73     2110      0.96    0.08    0.00    0.02       56        0        0     65
  15    0     0.00   0.40   0.00    0.31      53     2053      0.97    0.08    0.00    0.02        0        0        0     68
  16    0     0.00   0.39   0.00    0.31      72     2033      0.96    0.08    0.00    0.02        0        0        0     66
  17    0     0.00   0.31   0.00    0.31      64     1472      0.95    0.10    0.00    0.01      168        0        0     66
  18    0     0.00   0.37   0.00    0.31      71     1775      0.95    0.09    0.00    0.02        0        0        0     66
  19    0     0.00   0.37   0.00    0.31      76     2099      0.96    0.09    0.00    0.02      224        0        0     71
  20    0     0.00   0.39   0.00    0.31      74     2048      0.96    0.08    0.00    0.02      448        0        0     69
  21    0     0.00   0.19   0.00    0.31     390     5143      0.92    0.12    0.00    0.01      112        0        0     68
  22    0     0.00   0.43   0.00    0.31      84     2031      0.96    0.09    0.00    0.02        0        0        0     67
  23    0     0.00   0.37   0.00    0.31      71     1765      0.95    0.10    0.00    0.02      112        0        0     67
  24    0     0.00   0.40   0.00    0.31      71     2029      0.96    0.09    0.00    0.02      784        0        0     68
  25    0     0.00   0.46   0.00    0.31      96     2829      0.96    0.07    0.00    0.02      224        0        0     68
  26    0     0.00   0.20   0.00    0.31    1156       14 K    0.91    0.17    0.00    0.01      448        0        0     67
  27    0     0.00   0.38   0.00    0.31    5934       48 K    0.88    0.17    0.00    0.01    21224        0        0     69
  28    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1064      188      642     57
  29    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1792      241      646     55
  30    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.58    0.00    0.00     1456      172      646     56
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1848      217      645     55
  32    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     2016      210      646     53
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1456      161      646     53
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1008      170      644     55
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1344      164      644     53
  36    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1400      298      647     53
  37    1     0.02   0.02   1.31    1.31     177 K    224 K    0.29    0.58    0.00    0.00     1680      221      648     52
  38    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1624      162      644     55
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1512      193      645     55
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1232      152      644     55
  41    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1568      224      641     57
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1736      213      644     53
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     1400      201      643     54
  44    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1456      317      646     55
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1680      296      650     53
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1232      245      658     55
  47    1     0.02   0.02   1.31    1.31     172 K    218 K    0.29    0.59    0.00    0.00     1176      218      648     51
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1232      243      650     54
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1232      301      649     55
  50    1     0.02   0.01   1.31    1.31     155 K    200 K    0.31    0.44    0.00    0.00     1008      209      600     54
  51    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1232      283      649     55
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1512      239      650     55
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1512      304      648     54
  54    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1344      250      646     54
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.59    0.00    0.00     1568      301      641     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.31      17 K    221 K    0.91    0.14    0.00    0.01    37352        0        5     62
 SKT    1     0.02   0.02   1.31    1.31    4833 K   6201 K    0.30    0.58    0.00    0.00    40320     6393    18050     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4851 K   6423 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1489 M ; Active cycles:   94 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2051 K   1838 K   1908 K   |    0%     0%     0%   
 SKT    1     6310 M   6310 M   6310 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9715 M   9729 M   9882 M   |   38%    38%    39%   
 SKT    1     5318 M   4798 M   4794 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.91      0.00      86.69      50.67         149.47 2.10
 SKT   1     0.70     7.12   99 %      0.00      0.00     196.86      33.76         1431.39 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.13   29 %     18.91      0.00     283.55      84.43         1464.55 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.31    3242       50 K    0.93    0.13    0.00    0.01     1680        1        0     67
   1    0     0.00   0.41   0.00    0.31     438     5346      0.91    0.11    0.00    0.01      224        0        0     68
   2    0     0.00   0.50   0.00    0.31      65     2639      0.97    0.07    0.00    0.02       56        0        0     67
   3    0     0.00   0.45   0.00    0.31      70     2381      0.97    0.09    0.00    0.02      112        0        1     67
   4    0     0.00   0.50   0.00    0.31      74     2611      0.97    0.08    0.00    0.02       56        0        0     65
   5    0     0.00   0.47   0.00    0.31      60     2647      0.97    0.08    0.00    0.02        0        0        0     66
   6    0     0.00   0.44   0.00    0.31      54     2426      0.97    0.08    0.00    0.02       56        0        0     64
   7    0     0.00   0.30   0.00    0.31    2622       22 K    0.87    0.12    0.00    0.01      112        0        3     66
   8    0     0.00   0.41   0.00    0.31     211     3056      0.92    0.09    0.00    0.02       56        0        0     68
   9    0     0.00   0.42   0.00    0.31      69     2812      0.97    0.08    0.00    0.02        0        0        0     69
  10    0     0.00   0.33   0.00    0.31     104       15 K    0.99    0.26    0.00    0.01    10472        0        0     67
  11    0     0.00   0.41   0.00    0.31      86     2931      0.97    0.07    0.00    0.02      560        0        0     68
  12    0     0.00   0.40   0.00    0.31    2277       17 K    0.85    0.11    0.00    0.02      168        0        0     69
  13    0     0.00   0.45   0.00    0.31      73     2011      0.96    0.09    0.00    0.02       56        0        0     68
  14    0     0.00   0.43   0.00    0.31      73     2031      0.96    0.08    0.00    0.02       56        0        0     65
  15    0     0.00   0.37   0.00    0.31      56     1278      0.95    0.10    0.00    0.01        0        0        0     68
  16    0     0.00   0.43   0.00    0.31      68     2007      0.96    0.07    0.00    0.02       56        0        0     66
  17    0     0.00   0.52   0.00    0.31      82     2720      0.97    0.06    0.00    0.02      168        0        0     65
  18    0     0.00   0.38   0.00    0.31      74     2181      0.96    0.08    0.00    0.02        0        0        0     67
  19    0     0.00   0.38   0.00    0.31      69     2163      0.96    0.08    0.00    0.02      168        0        0     71
  20    0     0.00   0.44   0.00    0.31      77     2014      0.96    0.08    0.00    0.02      448        0        0     69
  21    0     0.00   0.34   0.00    0.31     172     2576      0.92    0.10    0.00    0.02      112        0        0     68
  22    0     0.00   0.55   0.00    0.31      85     2692      0.97    0.07    0.00    0.02        0        0        0     68
  23    0     0.00   0.38   0.00    0.31      68     2157      0.96    0.08    0.00    0.02      168        0        0     67
  24    0     0.00   0.38   0.00    0.31      84     2029      0.96    0.08    0.00    0.02      728        0        0     68
  25    0     0.00   0.44   0.00    0.31      71     1984      0.96    0.08    0.00    0.02      224        0        0     68
  26    0     0.00   0.20   0.00    0.31    1504       18 K    0.91    0.17    0.00    0.01      448        0        0     67
  27    0     0.00   0.38   0.00    0.31    5920       49 K    0.88    0.17    0.00    0.01    21224        0        0     69
  28    1     0.02   0.02   1.31    1.31     175 K    222 K    0.29    0.58    0.00    0.00     1400      222      642     57
  29    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      219      645     55
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1288      156      647     55
  31    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1400      252      644     55
  32    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1904      228      647     53
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1792      183      647     53
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.58    0.00    0.00     1120      143      644     55
  35    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1232      158      644     53
  36    1     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1568      278      644     53
  37    1     0.02   0.02   1.31    1.31     176 K    224 K    0.29    0.58    0.00    0.00     1624      215      646     53
  38    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1568      183      646     54
  39    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1344      196      644     55
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1120      143      646     55
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.59    0.00    0.00     1344      251      643     57
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1680      209      645     53
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1568      188      643     53
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1792      263      645     54
  45    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1680      280      651     53
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1288      233      653     55
  47    1     0.02   0.02   1.31    1.31     173 K    218 K    0.29    0.59    0.00    0.00     1120      224      649     51
  48    1     0.03   0.02   1.31    1.31     178 K    230 K    0.30    0.61    0.00    0.00     1512      215      649     53
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1568      277      650     55
  50    1     0.02   0.01   1.31    1.31     155 K    201 K    0.31    0.44    0.00    0.00     1176      209      600     55
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1456      293      646     55
  52    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1680      261      651     53
  53    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00     1960      301      647     54
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1512      239      644     53
  55    1     0.02   0.02   1.31    1.31     179 K    232 K    0.29    0.59    0.00    0.00     1456      298      643     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      17 K    229 K    0.92    0.14    0.00    0.01    37408        1        3     63
 SKT    1     0.02   0.02   1.31    1.31    4847 K   6211 K    0.30    0.58    0.00    0.00    41776     6317    18045     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4865 K   6440 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1508 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2101 K   1938 K   1973 K   |    0%     0%     0%   
 SKT    1     6308 M   6308 M   6308 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9714 M   9729 M   9881 M   |   38%    38%    39%   
 SKT    1     5318 M   4799 M   4795 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.90      0.00      86.77      50.76         148.88 2.10
 SKT   1     0.70     7.15   99 %      0.00      0.00     196.65      33.74         1431.46 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.16   29 %     18.90      0.00     283.42      84.49         1464.59 2.15
