<profile>

<section name = "Vitis HLS Report for 'rerArray_Loop_compute_col_proc2'" level="0">
<item name = "Date">Sat Oct 29 23:33:38 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">test2</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.050 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_105">rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute, 2, 36, 20.000 ns, 0.360 us, 2, 36, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- compute_col_compute_row">?, ?, 5 ~ 39, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 47, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 168, 163, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 84, -</column>
<column name="Register">-, -, 72, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_105">rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute, 0, 3, 168, 163, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_fu_136_p2">+, 0, 0, 34, 34, 1</column>
<column name="icmp_ln27_fu_131_p2">icmp, 0, 0, 12, 34, 34</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="featrue_length_c_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_62">9, 2, 34, 68</column>
<column name="output_r_blk_n">9, 2, 1, 2</column>
<column name="output_size_c_blk_n">9, 2, 1, 2</column>
<column name="property_input_read">9, 2, 1, 2</column>
<column name="weight_input_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_105_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_62">34, 0, 34, 0</column>
<column name="tmp_4_reg_169">32, 0, 34, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rerArray_Loop_compute_col_proc2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rerArray_Loop_compute_col_proc2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rerArray_Loop_compute_col_proc2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rerArray_Loop_compute_col_proc2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rerArray_Loop_compute_col_proc2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rerArray_Loop_compute_col_proc2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rerArray_Loop_compute_col_proc2, return value</column>
<column name="output_size">in, 32, ap_none, output_size, scalar</column>
<column name="output_r_din">out, 32, ap_fifo, output_r, pointer</column>
<column name="output_r_num_data_valid">in, 2, ap_fifo, output_r, pointer</column>
<column name="output_r_fifo_cap">in, 2, ap_fifo, output_r, pointer</column>
<column name="output_r_full_n">in, 1, ap_fifo, output_r, pointer</column>
<column name="output_r_write">out, 1, ap_fifo, output_r, pointer</column>
<column name="featrue_length">in, 32, ap_none, featrue_length, scalar</column>
<column name="property_input_dout">in, 32, ap_fifo, property_input, pointer</column>
<column name="property_input_num_data_valid">in, 2, ap_fifo, property_input, pointer</column>
<column name="property_input_fifo_cap">in, 2, ap_fifo, property_input, pointer</column>
<column name="property_input_empty_n">in, 1, ap_fifo, property_input, pointer</column>
<column name="property_input_read">out, 1, ap_fifo, property_input, pointer</column>
<column name="weight_input_dout">in, 32, ap_fifo, weight_input, pointer</column>
<column name="weight_input_num_data_valid">in, 2, ap_fifo, weight_input, pointer</column>
<column name="weight_input_fifo_cap">in, 2, ap_fifo, weight_input, pointer</column>
<column name="weight_input_empty_n">in, 1, ap_fifo, weight_input, pointer</column>
<column name="weight_input_read">out, 1, ap_fifo, weight_input, pointer</column>
<column name="featrue_length_c_din">out, 32, ap_fifo, featrue_length_c, pointer</column>
<column name="featrue_length_c_num_data_valid">in, 2, ap_fifo, featrue_length_c, pointer</column>
<column name="featrue_length_c_fifo_cap">in, 2, ap_fifo, featrue_length_c, pointer</column>
<column name="featrue_length_c_full_n">in, 1, ap_fifo, featrue_length_c, pointer</column>
<column name="featrue_length_c_write">out, 1, ap_fifo, featrue_length_c, pointer</column>
<column name="output_size_c_din">out, 32, ap_fifo, output_size_c, pointer</column>
<column name="output_size_c_num_data_valid">in, 2, ap_fifo, output_size_c, pointer</column>
<column name="output_size_c_fifo_cap">in, 2, ap_fifo, output_size_c, pointer</column>
<column name="output_size_c_full_n">in, 1, ap_fifo, output_size_c, pointer</column>
<column name="output_size_c_write">out, 1, ap_fifo, output_size_c, pointer</column>
</table>
</item>
</section>
</profile>
