/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] _00_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [31:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_5z[1] | celloutsig_0_2z[0]);
  assign celloutsig_1_0z = ~(in_data[190] | in_data[107]);
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_2z);
  assign celloutsig_1_11z = { celloutsig_1_6z[0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_9z } + celloutsig_1_6z[10:7];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 19'h00000;
    else _00_ <= { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_0z[11:4], celloutsig_0_7z } / { 1'h1, in_data[26:20], celloutsig_0_8z };
  assign celloutsig_1_6z = in_data[186:169] / { 1'h1, in_data[171:161], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_6z[14:3], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z } / { 1'h1, celloutsig_1_6z[12:4], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_11z[4:1] == { celloutsig_0_11z[6], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_7z } == in_data[14:6];
  assign celloutsig_1_19z = celloutsig_1_6z[14:6] === { celloutsig_1_10z[5:1], celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z } === { celloutsig_0_11z[7:0], celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[173:170], celloutsig_1_0z } === in_data[188:184];
  assign celloutsig_1_3z = { in_data[168:158], celloutsig_1_2z } === { in_data[141:133], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[127:125] <= celloutsig_1_11z[3:1];
  assign celloutsig_0_6z = { celloutsig_0_2z[5:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } <= { celloutsig_0_3z[3], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_18z = { _00_[12:2], celloutsig_0_14z } <= { in_data[56:54], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_1_7z = { celloutsig_1_6z[5:2], celloutsig_1_5z } <= celloutsig_1_6z[6:2];
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_12z } || { celloutsig_1_6z[13:10], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_9z = celloutsig_0_3z[2] & ~(in_data[5]);
  assign celloutsig_1_8z = celloutsig_1_7z & ~(celloutsig_1_2z);
  assign celloutsig_0_3z = celloutsig_0_2z[4:0] % { 1'h1, in_data[43:40] };
  assign celloutsig_0_4z = in_data[63:30] !== { in_data[93:86], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[139:129], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } !== { in_data[189:177], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = | { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_2z = | { in_data[140:133], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = | in_data[115:96];
  assign celloutsig_0_0z = in_data[42:27] >> in_data[20:5];
  assign celloutsig_0_5z = in_data[81:78] ^ in_data[52:49];
  assign celloutsig_0_2z = celloutsig_0_0z[8:2] ^ in_data[52:46];
  assign celloutsig_0_8z = ~((celloutsig_0_1z & celloutsig_0_6z) | celloutsig_0_0z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z & celloutsig_0_4z) | in_data[14]);
  assign celloutsig_0_14z = ~((celloutsig_0_4z & celloutsig_0_4z) | celloutsig_0_2z[2]);
  assign celloutsig_0_1z = ~((in_data[33] & in_data[15]) | (celloutsig_0_0z[3] & in_data[13]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
