Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4_63036 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Fri Feb 06 16:10:34 2015
| Host             : huins-PC running 64-bit major release  (build 7600)
| Command          : 
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.155 |
| Dynamic (W)              | 1.990 |
| Device Static (W)        | 0.165 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 60.1  |
| Junction Temperature (C) | 49.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.216 |     1140 |       --- |             --- |
|   LUT as Logic |     0.122 |      480 |     53200 |            0.90 |
|   CARRY4       |     0.057 |       54 |     13300 |            0.40 |
|   Register     |     0.026 |      317 |    106400 |            0.29 |
|   BUFG         |     0.012 |        4 |        32 |           12.50 |
|   Others       |     0.000 |      160 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |       52 |     53200 |            0.09 |
| Signals        |     0.427 |     1006 |       --- |             --- |
| Block RAM      |    <0.001 |       60 |       140 |           42.85 |
| I/O            |     1.346 |       39 |       200 |           19.50 |
| Static Power   |     0.165 |          |           |                 |
| Total          |     2.155 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.713 |       0.692 |      0.021 |
| Vccaux    |       1.800 |     0.069 |       0.048 |      0.021 |
| Vcco33    |       3.300 |     0.368 |       0.367 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.036 |       0.000 |      0.036 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| top                                   |     1.990 |
|   component_RAM_camera                |     0.002 |
|     U0                                |     0.002 |
|       inst_blk_mem_gen                |     0.002 |
|         gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                  |     0.002 |
|             bindec_a.bindec_inst_a    |    <0.001 |
|             bindec_b.bindec_inst_b    |     0.000 |
|             has_mux_b.B               |     0.000 |
|             ramloop[0].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[10].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[11].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[12].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[13].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[14].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[15].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[16].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[17].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[18].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[19].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[1].ram.r          |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[20].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[21].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[22].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[23].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[24].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[25].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[26].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[27].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[28].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[29].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[2].ram.r          |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[30].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[31].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[32].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[33].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[34].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[35].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[36].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[37].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[38].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[39].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[3].ram.r          |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[40].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[41].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[42].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[43].ram.r         |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[44].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[45].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[4].ram.r          |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[5].ram.r          |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[6].ram.r          |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[7].ram.r          |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[8].ram.r          |     0.000 |
|               prim_init.ram           |     0.000 |
|             ramloop[9].ram.r          |     0.000 |
|               prim_init.ram           |     0.000 |
|   component_RAM_to_TFTLCD             |     0.000 |
|   component_camera_i2c                |     0.108 |
|     component_camera_i2c_command      |     0.032 |
|     component_camera_i2c_rom          |     0.023 |
|   component_camera_to_RAM             |     0.220 |
|   component_clk_generator_TFTLCD      |     0.088 |
|   component_clk_generator_i2c         |     0.089 |
+---------------------------------------+-----------+


