{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710864321074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710864321077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 13:05:20 2024 " "Processing started: Tue Mar 19 13:05:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710864321077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710864321077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710864321077 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710864321453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/ULA_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/ULA_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_TB " "Found entity 1: ULA_TB" {  } { { "aux_files/ULA_TB.sv" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/ULA_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Program_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Program_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_8 " "Found entity 1: PROGRAM_COUNTER_8" {  } { { "aux_files/Program_Counter.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Instruction_Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Instruction_Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "aux_files/Instruction_Memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Instruction_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Control_Unit.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Control_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_4 " "Found entity 1: ADDER_4" {  } { { "aux_files/Adder.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Mod_Teste_ex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Mod_Teste_ex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste_ex " "Found entity 1: Mod_Teste_ex" {  } { { "aux_files/Mod_Teste_ex.bdf" "" { Schematic "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste_ex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "aux_files/ULA.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/ULA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/register.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8BITS " "Found entity 1: register_8BITS" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/contador.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_number " "Found entity 1: cont_number" {  } { { "aux_files/contador.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_freq " "Found entity 1: DIV_freq" {  } { { "aux_files/div_freq.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/div_freq.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/DECODIFICADOR.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/DECODIFICADOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_4x7 " "Found entity 1: DECOD_4x7" {  } { { "aux_files/DECODIFICADOR.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/DECODIFICADOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/MUX_2X1_file.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/MUX_2X1_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1 " "Found entity 1: MUX_2X1" {  } { { "aux_files/MUX_2X1_file.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/MUX_2X1_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Mod_Teste.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Mod_Teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/LCD_TEST2.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/LCD_TEST2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "aux_files/LCD_TEST2.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/LCD_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "aux_files/LCD_Controller.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710864321611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710864321611 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "PC Adder.v(11) " "Verilog HDL error at Adder.v(11): value cannot be assigned to input \"PC\"" {  } { { "aux_files/Adder.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Adder.v" 11 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710864321613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710864321712 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_clock_1hz Mod_Teste.v(39) " "Verilog HDL warning at Mod_Teste.v(39): object w_clock_1hz used but never assigned" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_PC Mod_Teste.v(50) " "Verilog HDL warning at Mod_Teste.v(50): object w_PC used but never assigned" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_PC 0 Mod_Teste.v(50) " "Net \"w_PC\" at Mod_Teste.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_clock_1hz 0 Mod_Teste.v(39) " "Net \"w_clock_1hz\" at Mod_Teste.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste.v(9) " "Output port \"HEX2\" at Mod_Teste.v(9) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.v(9) " "Output port \"HEX3\" at Mod_Teste.v(9) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.v(9) " "Output port \"HEX4\" at Mod_Teste.v(9) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.v(9) " "Output port \"HEX5\" at Mod_Teste.v(9) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.v(9) " "Output port \"HEX6\" at Mod_Teste.v(9) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.v(9) " "Output port \"HEX7\" at Mod_Teste.v(9) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..1\] Mod_Teste.v(10) " "Output port \"LEDG\[5..1\]\" at Mod_Teste.v(10) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Mod_Teste.v(11) " "Output port \"LEDR\" at Mod_Teste.v(11) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710864321717 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "aux_files/Mod_Teste.v" "MyLCD" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710864321722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "aux_files/LCD_TEST2.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321725 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "aux_files/LCD_TEST2.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321725 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "aux_files/LCD_TEST2.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321725 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "aux_files/LCD_TEST2.v" "u0" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710864321726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "aux_files/LCD_Controller.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321727 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_4x7 DECOD_4x7:myDecod01 " "Elaborating entity \"DECOD_4x7\" for hierarchy \"DECOD_4x7:myDecod01\"" {  } { { "aux_files/Mod_Teste.v" "myDecod01" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710864321731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8BITS register_8BITS:myReg " "Elaborating entity \"register_8BITS\" for hierarchy \"register_8BITS:myReg\"" {  } { { "aux_files/Mod_Teste.v" "myReg" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710864321735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 register.v(35) " "Verilog HDL assignment warning at register.v(35): truncated value with size 8 to match size of target (1)" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/register.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321737 "|Mod_Teste|register_8BITS:myReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 register.v(36) " "Verilog HDL assignment warning at register.v(36): truncated value with size 8 to match size of target (1)" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/register.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321737 "|Mod_Teste|register_8BITS:myReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 register.v(37) " "Verilog HDL assignment warning at register.v(37): truncated value with size 8 to match size of target (1)" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/register.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321737 "|Mod_Teste|register_8BITS:myReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 register.v(38) " "Verilog HDL assignment warning at register.v(38): truncated value with size 8 to match size of target (1)" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/register.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321737 "|Mod_Teste|register_8BITS:myReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 register.v(39) " "Verilog HDL assignment warning at register.v(39): truncated value with size 8 to match size of target (1)" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/register.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321737 "|Mod_Teste|register_8BITS:myReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 register.v(40) " "Verilog HDL assignment warning at register.v(40): truncated value with size 8 to match size of target (1)" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/register.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321737 "|Mod_Teste|register_8BITS:myReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 register.v(41) " "Verilog HDL assignment warning at register.v(41): truncated value with size 8 to match size of target (1)" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/register.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321737 "|Mod_Teste|register_8BITS:myReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 register.v(42) " "Verilog HDL assignment warning at register.v(42): truncated value with size 8 to match size of target (1)" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/register.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321737 "|Mod_Teste|register_8BITS:myReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2X1 MUX_2X1:myMUX " "Elaborating entity \"MUX_2X1\" for hierarchy \"MUX_2X1:myMUX\"" {  } { { "aux_files/Mod_Teste.v" "myMUX" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710864321739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:myULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:myULA\"" {  } { { "aux_files/Mod_Teste.v" "myULA" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710864321741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(16) " "Verilog HDL assignment warning at ULA.v(16): truncated value with size 32 to match size of target (8)" {  } { { "aux_files/ULA.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/ULA.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710864321742 "|Mod_Teste|ULA:myULA"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x0\[7\] " "Net \"w_d0x0\[7\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x0\[7\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x0\[6\] " "Net \"w_d0x0\[6\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x0\[6\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x0\[5\] " "Net \"w_d0x0\[5\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x0\[5\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x0\[4\] " "Net \"w_d0x0\[4\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x0\[4\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x0\[3\] " "Net \"w_d0x0\[3\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x0\[3\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x0\[2\] " "Net \"w_d0x0\[2\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x0\[2\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x0\[1\] " "Net \"w_d0x0\[1\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x0\[1\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x1\[7\] " "Net \"w_d0x1\[7\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x1\[7\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x1\[6\] " "Net \"w_d0x1\[6\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x1\[6\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x1\[5\] " "Net \"w_d0x1\[5\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x1\[5\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x1\[4\] " "Net \"w_d0x1\[4\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x1\[4\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x1\[3\] " "Net \"w_d0x1\[3\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x1\[3\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x1\[2\] " "Net \"w_d0x1\[2\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x1\[2\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x1\[1\] " "Net \"w_d0x1\[1\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x1\[1\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x2\[7\] " "Net \"w_d0x2\[7\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x2\[7\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x2\[6\] " "Net \"w_d0x2\[6\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x2\[6\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x2\[5\] " "Net \"w_d0x2\[5\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x2\[5\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x2\[4\] " "Net \"w_d0x2\[4\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x2\[4\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x2\[3\] " "Net \"w_d0x2\[3\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x2\[3\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x2\[2\] " "Net \"w_d0x2\[2\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x2\[2\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x2\[1\] " "Net \"w_d0x2\[1\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x2\[1\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x3\[7\] " "Net \"w_d0x3\[7\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x3\[7\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x3\[6\] " "Net \"w_d0x3\[6\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x3\[6\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x3\[5\] " "Net \"w_d0x3\[5\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x3\[5\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x3\[4\] " "Net \"w_d0x3\[4\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x3\[4\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x3\[3\] " "Net \"w_d0x3\[3\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x3\[3\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x3\[2\] " "Net \"w_d0x3\[2\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x3\[2\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d0x3\[1\] " "Net \"w_d0x3\[1\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d0x3\[1\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x0\[7\] " "Net \"w_d1x0\[7\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x0\[7\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x0\[6\] " "Net \"w_d1x0\[6\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x0\[6\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x0\[5\] " "Net \"w_d1x0\[5\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x0\[5\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x0\[4\] " "Net \"w_d1x0\[4\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x0\[4\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x0\[3\] " "Net \"w_d1x0\[3\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x0\[3\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x0\[2\] " "Net \"w_d1x0\[2\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x0\[2\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x0\[1\] " "Net \"w_d1x0\[1\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x0\[1\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x1\[7\] " "Net \"w_d1x1\[7\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x1\[7\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x1\[6\] " "Net \"w_d1x1\[6\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x1\[6\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x1\[5\] " "Net \"w_d1x1\[5\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x1\[5\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x1\[4\] " "Net \"w_d1x1\[4\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x1\[4\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x1\[3\] " "Net \"w_d1x1\[3\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x1\[3\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x1\[2\] " "Net \"w_d1x1\[2\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x1\[2\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x1\[1\] " "Net \"w_d1x1\[1\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x1\[1\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x2\[7\] " "Net \"w_d1x2\[7\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x2\[7\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x2\[6\] " "Net \"w_d1x2\[6\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x2\[6\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x2\[5\] " "Net \"w_d1x2\[5\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x2\[5\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x2\[4\] " "Net \"w_d1x2\[4\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x2\[4\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x2\[3\] " "Net \"w_d1x2\[3\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x2\[3\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x2\[2\] " "Net \"w_d1x2\[2\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x2\[2\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x2\[1\] " "Net \"w_d1x2\[1\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x2\[1\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x3\[7\] " "Net \"w_d1x3\[7\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x3\[7\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x3\[6\] " "Net \"w_d1x3\[6\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x3\[6\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x3\[5\] " "Net \"w_d1x3\[5\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x3\[5\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x3\[4\] " "Net \"w_d1x3\[4\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x3\[4\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x3\[3\] " "Net \"w_d1x3\[3\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x3\[3\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x3\[2\] " "Net \"w_d1x3\[2\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x3\[2\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_d1x3\[1\] " "Net \"w_d1x3\[1\]\" is missing source, defaulting to GND" {  } { { "aux_files/Mod_Teste.v" "w_d1x3\[1\]" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint_5/aux_files/Mod_Teste.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710864321787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1710864322559 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 85 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710864322710 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 19 13:05:22 2024 " "Processing ended: Tue Mar 19 13:05:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710864322710 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710864322710 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710864322710 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710864322710 ""}
