// Seed: 2364009722
module module_0;
  id_2(
      .id_0(id_1), .id_1("" - 1), .id_2(id_3 && 1), .id_3(id_3)
  );
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3
);
  module_0();
  assign id_1 = 1;
  wire id_5;
endmodule
module module_2 (
    output tri0 id_0,
    output supply0 id_1,
    output tri id_2,
    input supply1 id_3
);
  logic [7:0] id_5;
  module_0();
  assign id_2 = id_5[1];
  wire id_6;
endmodule
