Generating HDL for page 17.13.01.1 EDIT  CONTROLS at 10/8/2020 4:03:14 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_17_13_01_1_EDIT_CONTROLS_tb.vhdl, generating default test bench code.
Note: DOT Function at 3B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 2F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 2 outputs from Gate at 1F to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_C
	and inputs of PS_SET_WORD_MARK_OP_CODE,PS_A_OR_B_CYCLE
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_C
	and inputs of PS_Z_OP_DOT_B_CYCLE,PS_UNITS_LATCH
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_R
	and inputs of PS_E_OP_DOT_B_CYCLE_1,PS_1ST_SCAN
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_C
	and inputs of OUT_5A_C,OUT_3A_C,OUT_DOT_3B
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_P
	and inputs of PS_CONTROL_ZERO,PS_NOT_0_SUPPRESS
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_C, OUT_3D_C
	and inputs of PS_Z_OP_DOT_B_CYCLE,PS_UNITS_LATCH
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_C
	and inputs of OUT_3D_C,OUT_3E_C
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_C, OUT_3E_C
	and inputs of PS_E_OP_DOT_B_CYCLE_1,PS_UNITS_LATCH,PS_BLANK_OR_ZERO
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_G
	and inputs of OUT_3D_C,OUT_3E_C,OUT_3H_C
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_D, OUT_3F_D
	and inputs of PS_E_OP_DOT_B_CYCLE_1,PS_BODY_LATCH,PS_ASTERISK_OR_DOLLAR_SIGN
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_G
	and inputs of OUT_3F_D,OUT_4I_D
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_K
	and inputs of OUT_DOT_2F
	and logic function of EQUAL
Generating Statement for block at 3H with output pin(s) of OUT_3H_C, OUT_3H_C
	and inputs of PS_Z_OP_DOT_B_CYCLE,PS_BODY_LATCH
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_D, OUT_4I_D
	and inputs of PS_E_OP_DOT_B_CYCLE_1,PS_BODY_LATCH,PS_BLANK_OR_ZERO
	and logic function of NAND
Generating Statement for block at 1I with output pin(s) of OUT_1I_C
	and inputs of OUT_3F_D,OUT_3H_C,OUT_4I_D
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_DOT_3B
	and inputs of OUT_3B_R,OUT_3C_P
	and logic function of OR
Generating Statement for block at 2F with output pin(s) of OUT_DOT_2F
	and inputs of OUT_2E_G,OUT_2F_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_SET_WM
	from gate output OUT_2B_C
Generating output sheet edge signal assignment to 
	signal PS_USE_NO_ZONES_STAR_EDIT
	from gate output OUT_1D_C
Generating output sheet edge signal assignment to 
	signal PS_EDIT_USE_A_CH_NU
	from gate output OUT_1F_K
Generating output sheet edge signal assignment to 
	signal PS_USE_A_CH_ZONES_STAR_EDIT
	from gate output OUT_1I_C
