
# **ğŸš€ Week1**

### -Cloning the Workshop Repository

```bash
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop
cd sky130RTLDesignAndSynthesisWorkshop
```

### Introduction to Iverilog and GTKWave

â‡’Simulate Mux using gtkwave

![image.png](Images/mux_gtkwave.png)
### âš™ï¸ Task 1 â€“ Yosys Optimization with `opt_clean -purge`

â‡’In this task, we explored **logic optimization** in the synthesis flow using **Yosys**, an open-source RTL synthesis tool. Yosys performs several passes to transform a high-level RTL design (in Verilog) into an optimized gate-level netlist. One of the important passes in this flow is 

```bash
opt_clean
```

, which helps in **removing unused or redundant logic** after synthesis.

---

### âš™ï¸ **Flow :**

By following the steps below, we can **optimize the RTL design and generate a clean, technology-mapped netlist** using Yosys.

| **Step** | **Command** | **Purpose** |
| --- | --- | --- |
| 1ï¸âƒ£ | `read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib` | Load standard cell library |
| 2ï¸âƒ£ | `read_verilog opt_check4.v` | Load RTL design |
| 3ï¸âƒ£ | `synth -top opt_check4` | Run synthesis |
| 4ï¸âƒ£ | `opt_clean -purge` |  Remove unused nets, dangling cells |
| 5ï¸âƒ£ | `abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib` | Map to technology cells |
| 6ï¸âƒ£ | `show` | View netlist visually |

### Results after Optimization with `opt_clean -purge`

### 1.opt_check4.v

![image.png](Images/opt_ceck4.png)

### **2.multiple_module_opt.v**

Without Optimization :

![image.png](Images/multiple_modue_without_optimization.png)

With Optimiztions:

![image.png](Images/mm_with_optimization.png)

### **Key Takeaways**

- Waveform verification after the optimization confirmed that the **design functionality remained unchanged**.
- The resulting netlist was **smaller and cleaner**, making downstream processes like placement and routing more efficient.
- Running `opt_clean -purge` after synthesis removed unused flip-flops and intermediate wires that were left in the design.

## **Yosys Synthesis & GLS Flow**

The following Yosys command sequence demonstrates a **complete synthesis and optimization flow** for generating a gate-level netlist from an RTL design

```bash
# 1. Import the Sky130 standard-cell library (provides cell timing and logic data)
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 2. Read in the Verilog RTL source file
read_verilog mux_generate.v

# 3. Perform synthesis for the chosen top-level module
synth -top mux_generate

# 4. (Optional) Collapse all sub-modules into a single flat hierarchy
flatten

# 5. Map all sequential elements (like D-flip-flops) to cells from the loaded library
dfflibmap -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 6. Clean up the design by removing unconnected nets and unnecessary gates
opt_clean -purge

# 7. Use ABC for further logic optimization and technology-specific cell mapping
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 8. Run a final cleanup pass to discard any leftover unused wires/cells
clean

# 9. (Optional) Re-flatten the design if required after mapping
flatten

# 10. Export the final gate-level netlist as a Verilog file
write_verilog -noattr mux_generate_GLS.v

# 11. Produce a schematic view for easy visualization of the synthesized design
show -format png -prefix mux_generate_show
```

## **Task 2 â€“ Constant DFF Mapping & GLS**

**ğŸ¯ Objective**

Understand howÂ **Yosys handles constant-driven flip-flops**Â (`const4.v`,Â `const5.v`) and verify the design withÂ **Icarus Verilog simulation (GLS)**.

---

**âš™ï¸ Yosys Synthesis Flow this task**

| **Step** | **Command** | **Purpose** |
| --- | --- | --- |
| 1ï¸âƒ£ | `read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib` | Load standard-cell library |
| 2ï¸âƒ£ | `read_verilog const4.v` | Read RTL source |
| 3ï¸âƒ£ | `synth -top const4` | Run synthesis |
| 4ï¸âƒ£ | `dfflibmap -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib` | Map flip-flops to technology cells |
| 5ï¸âƒ£ | `abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib` | Optimize & tech-map logic |
| 6ï¸âƒ£ | `write_verilog const4_net.v` | Save synthesized netlist |

---

**ğŸ–¥ï¸ Icarus Verilog GLS Flow**

```bash
iverilog const4.v tb_const4.v
./a.out
```

(Similar commands used forÂ `const5.v`).

1. dff_const4.v:
- BothÂ **`q`Â andÂ `q1`**Â latch a constantÂ `1`.
- Yosys maps this with aÂ **buffer**Â to maintain the constant-driven path.

âœ… Simulation confirms constant outputs:

![image.png](Images/dff_const4.png)

1. dff_const5.v :
- WhenÂ **reset = 1**Â â†’Â `q = q1 = 0`.
- WhenÂ **reset = 0**Â â†’Â `q1 = 1`Â andÂ `q = q1`.
- Yosys synthesis here correctly producesÂ **two separate flip-flops**.

âœ… Simulation matches expected reset behavior:

![image.png](Images/dff_const5.png)

### **Key Learnings**

- ğŸ”—Â **Constant propagation**Â works seamlessly in Yosys.
- ğŸ§©Â **Buffers may appear**Â when constants need to drive multiple outputs.
- ğŸ•¹ï¸Â **Reset handling**Â ensures flops behave exactly as written in RTL.
- â±ï¸ GLS validatesÂ **functional correctness**, butÂ **timing is not included**Â (sinceÂ `.lib`Â doesnâ€™t have delay models in this flow).
