{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Info: Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 22 22:16:01 2014 " "Info: Processing started: Sat Feb 22 22:16:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist drawlines -c drawlines " "Info: Command: quartus_map --generate_functional_sim_netlist drawlines -c drawlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawlines.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file drawlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawlines " "Info (12023): Found entity 1: drawlines" {  } { { "drawlines.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/drawlines.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 UI " "Info (12023): Found entity 1: UI" {  } { { "UI.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/UI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 UI_data " "Info (12023): Found entity 2: UI_data" {  } { { "UI.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/UI.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LDA.v(37) " "Warning (10273): Verilog HDL warning at LDA.v(37): extended using \"x\" or \"z\"" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file lda.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDA " "Info (12023): Found entity 1: LDA" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 LDA_datapath " "Info (12023): Found entity 2: LDA_datapath" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda_path.v 12 12 " "Info (12021): Found 12 design units, including 12 entities, in source file lda_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_steep " "Info (12023): Found entity 1: get_steep" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 x0_gt_x1 " "Info (12023): Found entity 2: x0_gt_x1" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 xy_select " "Info (12023): Found entity 3: xy_select" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 delta_x " "Info (12023): Found entity 4: delta_x" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 delta_y " "Info (12023): Found entity 5: delta_y" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 error_select " "Info (12023): Found entity 6: error_select" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 x_add " "Info (12023): Found entity 7: x_add" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 get_y " "Info (12023): Found entity 8: get_y" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 x_compare " "Info (12023): Found entity 9: x_compare" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 y_compare " "Info (12023): Found entity 10: y_compare" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 error_compare " "Info (12023): Found entity 11: error_compare" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 colour_select " "Info (12023): Found entity 12: colour_select" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_mux.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file xy_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 xy_mux " "Info (12023): Found entity 1: xy_mux" {  } { { "xy_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/xy_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_mux.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file plot_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 plot_mux " "Info (12023): Found entity 1: plot_mux" {  } { { "plot_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/plot_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_mux.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file error_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_mux " "Info (12023): Found entity 1: error_mux" {  } { { "error_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/error_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_mux.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file y_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 y_mux " "Info (12023): Found entity 1: y_mux" {  } { { "y_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/y_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASC " "Info (12023): Found entity 1: ASC" {  } { { "ASC.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ASC_path.v(108) " "Warning (10268): Verilog HDL information at ASC_path.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asc_path.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file asc_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_start " "Info (12023): Found entity 1: register_start" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 register_end " "Info (12023): Found entity 2: register_end" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 colour " "Info (12023): Found entity 3: colour" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 go " "Info (12023): Found entity 4: go" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 mode " "Info (12023): Found entity 5: mode" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 status " "Info (12023): Found entity 6: status" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 salve_sel " "Info (12023): Found entity 7: salve_sel" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_mux.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file read_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_mux " "Info (12023): Found entity 1: read_mux" {  } { { "read_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/read_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "drawlines " "Info (12127): Elaborating entity \"drawlines\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG drawlines.v(48) " "Warning (10034): Output port \"LEDG\" at drawlines.v(48) has no driver" {  } { { "drawlines.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/drawlines.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "drawlines.v" "VGA" { Text "C:/Users/Jeff/Desktop/lab 5/drawlines.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Info (12134): Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Info (12134): Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Info (12134): Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Info (12134): Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Info (12134): Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddg1 " "Info (12023): Found entity 1: altsyncram_ddg1" {  } { { "db/altsyncram_ddg1.tdf" "" { Text "C:/Users/Jeff/Desktop/lab 5/db/altsyncram_ddg1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ddg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7r1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7r1 " "Info (12023): Found entity 1: altsyncram_d7r1" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "C:/Users/Jeff/Desktop/lab 5/db/altsyncram_d7r1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7r1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_d7r1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\"" {  } { { "db/altsyncram_ddg1.tdf" "altsyncram1" { Text "C:/Users/Jeff/Desktop/lab 5/db/altsyncram_ddg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "C:/Users/Jeff/Desktop/lab 5/db/altsyncram_d7r1.tdf" 37 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "C:/Users/Jeff/Desktop/lab 5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_adapter.v" 213 0 0 } } { "drawlines.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/drawlines.v" 84 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Jeff/Desktop/lab 5/background.mif " "Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Jeff/Desktop/lab 5/background.mif -- setting all initial values to 0" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_adapter.v" 213 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tpa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tpa " "Info (12023): Found entity 1: decode_tpa" {  } { { "db/decode_tpa.tdf" "" { Text "C:/Users/Jeff/Desktop/lab 5/db/decode_tpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3 " "Info (12128): Elaborating entity \"decode_tpa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3\"" {  } { { "db/altsyncram_d7r1.tdf" "decode3" { Text "C:/Users/Jeff/Desktop/lab 5/db/altsyncram_d7r1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a " "Info (12128): Elaborating entity \"decode_tpa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a\"" {  } { { "db/altsyncram_d7r1.tdf" "decode_a" { Text "C:/Users/Jeff/Desktop/lab 5/db/altsyncram_d7r1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8kb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8kb " "Info (12023): Found entity 1: mux_8kb" {  } { { "db/mux_8kb.tdf" "" { Text "C:/Users/Jeff/Desktop/lab 5/db/mux_8kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8kb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5 " "Info (12128): Elaborating entity \"mux_8kb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5\"" {  } { { "db/altsyncram_d7r1.tdf" "mux5" { Text "C:/Users/Jeff/Desktop/lab 5/db/altsyncram_d7r1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Jeff/Desktop/lab 5/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA LDA:LDA_FSMD " "Info (12128): Elaborating entity \"LDA\" for hierarchy \"LDA:LDA_FSMD\"" {  } { { "drawlines.v" "LDA_FSMD" { Text "C:/Users/Jeff/Desktop/lab 5/drawlines.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sxy LDA.v(49) " "Warning (10240): Verilog HDL Always Construct warning at LDA.v(49): inferring latch(es) for variable \"Sxy\", which holds its previous value in one or more paths through the always construct" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SER LDA.v(59) " "Warning (10240): Verilog HDL Always Construct warning at LDA.v(59): inferring latch(es) for variable \"SER\", which holds its previous value in one or more paths through the always construct" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_y LDA.v(71) " "Warning (10240): Verilog HDL Always Construct warning at LDA.v(71): inferring latch(es) for variable \"Sel_y\", which holds its previous value in one or more paths through the always construct" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_p LDA.v(81) " "Warning (10240): Verilog HDL Always Construct warning at LDA.v(81): inferring latch(es) for variable \"Sel_p\", which holds its previous value in one or more paths through the always construct" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_p LDA.v(83) " "Info (10041): Inferred latch for \"Sel_p\" at LDA.v(83)" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_y LDA.v(73) " "Info (10041): Inferred latch for \"Sel_y\" at LDA.v(73)" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER\[0\] LDA.v(61) " "Info (10041): Inferred latch for \"SER\[0\]\" at LDA.v(61)" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER\[1\] LDA.v(61) " "Info (10041): Inferred latch for \"SER\[1\]\" at LDA.v(61)" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sxy LDA.v(51) " "Info (10041): Inferred latch for \"Sxy\" at LDA.v(51)" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA_datapath LDA_datapath:LDA_element " "Info (12128): Elaborating entity \"LDA_datapath\" for hierarchy \"LDA_datapath:LDA_element\"" {  } { { "drawlines.v" "LDA_element" { Text "C:/Users/Jeff/Desktop/lab 5/drawlines.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_steep LDA_datapath:LDA_element\|get_steep:steep_fun " "Info (12128): Elaborating entity \"get_steep\" for hierarchy \"LDA_datapath:LDA_element\|get_steep:steep_fun\"" {  } { { "LDA.v" "steep_fun" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x0_gt_x1 LDA_datapath:LDA_element\|x0_gt_x1:compare_x " "Info (12128): Elaborating entity \"x0_gt_x1\" for hierarchy \"LDA_datapath:LDA_element\|x0_gt_x1:compare_x\"" {  } { { "LDA.v" "compare_x" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xy_select LDA_datapath:LDA_element\|xy_select:xy_selection " "Info (12128): Elaborating entity \"xy_select\" for hierarchy \"LDA_datapath:LDA_element\|xy_select:xy_selection\"" {  } { { "LDA.v" "xy_selection" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xy_mux LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel " "Info (12128): Elaborating entity \"xy_mux\" for hierarchy \"LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel\"" {  } { { "LDA_path.v" "x0_sel" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel\|lpm_mux:LPM_MUX_component " "Info (12128): Elaborating entity \"lpm_mux\" for hierarchy \"LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel\|lpm_mux:LPM_MUX_component\"" {  } { { "xy_mux.v" "LPM_MUX_component" { Text "C:/Users/Jeff/Desktop/lab 5/xy_mux.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel\|lpm_mux:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel\|lpm_mux:LPM_MUX_component\"" {  } { { "xy_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/xy_mux.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel\|lpm_mux:LPM_MUX_component " "Info (12133): Instantiated megafunction \"LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info (12134): Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info (12134): Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info (12134): Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xy_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/xy_mux.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tmc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tmc " "Info (12023): Found entity 1: mux_tmc" {  } { { "db/mux_tmc.tdf" "" { Text "C:/Users/Jeff/Desktop/lab 5/db/mux_tmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tmc LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel\|lpm_mux:LPM_MUX_component\|mux_tmc:auto_generated " "Info (12128): Elaborating entity \"mux_tmc\" for hierarchy \"LDA_datapath:LDA_element\|xy_select:xy_selection\|xy_mux:x0_sel\|lpm_mux:LPM_MUX_component\|mux_tmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_mux LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel " "Info (12128): Elaborating entity \"y_mux\" for hierarchy \"LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel\"" {  } { { "LDA_path.v" "y0_sel" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel\|lpm_mux:LPM_MUX_component " "Info (12128): Elaborating entity \"lpm_mux\" for hierarchy \"LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel\|lpm_mux:LPM_MUX_component\"" {  } { { "y_mux.v" "LPM_MUX_component" { Text "C:/Users/Jeff/Desktop/lab 5/y_mux.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel\|lpm_mux:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel\|lpm_mux:LPM_MUX_component\"" {  } { { "y_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/y_mux.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel\|lpm_mux:LPM_MUX_component " "Info (12133): Instantiated megafunction \"LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info (12134): Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info (12134): Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info (12134): Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "y_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/y_mux.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info (12023): Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Jeff/Desktop/lab 5/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated " "Info (12128): Elaborating entity \"mux_smc\" for hierarchy \"LDA_datapath:LDA_element\|xy_select:xy_selection\|y_mux:y0_sel\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_x LDA_datapath:LDA_element\|delta_x:delx " "Info (12128): Elaborating entity \"delta_x\" for hierarchy \"LDA_datapath:LDA_element\|delta_x:delx\"" {  } { { "LDA.v" "delx" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_y LDA_datapath:LDA_element\|delta_y:dely " "Info (12128): Elaborating entity \"delta_y\" for hierarchy \"LDA_datapath:LDA_element\|delta_y:dely\"" {  } { { "LDA.v" "dely" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_select LDA_datapath:LDA_element\|error_select:error_get " "Info (12128): Elaborating entity \"error_select\" for hierarchy \"LDA_datapath:LDA_element\|error_select:error_get\"" {  } { { "LDA.v" "error_get" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_add LDA_datapath:LDA_element\|x_add:x_loop " "Info (12128): Elaborating entity \"x_add\" for hierarchy \"LDA_datapath:LDA_element\|x_add:x_loop\"" {  } { { "LDA.v" "x_loop" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LDA_path.v(179) " "Warning (10230): Verilog HDL assignment warning at LDA_path.v(179): truncated value with size 32 to match size of target (9)" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_y LDA_datapath:LDA_element\|get_y:y_loop " "Info (12128): Elaborating entity \"get_y\" for hierarchy \"LDA_datapath:LDA_element\|get_y:y_loop\"" {  } { { "LDA.v" "y_loop" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LDA_path.v(196) " "Warning (10230): Verilog HDL assignment warning at LDA_path.v(196): truncated value with size 32 to match size of target (8)" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_compare LDA_datapath:LDA_element\|x_compare:x_comp " "Info (12128): Elaborating entity \"x_compare\" for hierarchy \"LDA_datapath:LDA_element\|x_compare:x_comp\"" {  } { { "LDA.v" "x_comp" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_compare LDA_datapath:LDA_element\|y_compare:y_comp " "Info (12128): Elaborating entity \"y_compare\" for hierarchy \"LDA_datapath:LDA_element\|y_compare:y_comp\"" {  } { { "LDA.v" "y_comp" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plot_mux LDA_datapath:LDA_element\|plot_mux:x_plot " "Info (12128): Elaborating entity \"plot_mux\" for hierarchy \"LDA_datapath:LDA_element\|plot_mux:x_plot\"" {  } { { "LDA.v" "x_plot" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_compare LDA_datapath:LDA_element\|error_compare:error_comp " "Info (12128): Elaborating entity \"error_compare\" for hierarchy \"LDA_datapath:LDA_element\|error_compare:error_comp\"" {  } { { "LDA.v" "error_comp" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colour_select LDA_datapath:LDA_element\|colour_select:colour_assign " "Info (12128): Elaborating entity \"colour_select\" for hierarchy \"LDA_datapath:LDA_element\|colour_select:colour_assign\"" {  } { { "LDA.v" "colour_assign" { Text "C:/Users/Jeff/Desktop/lab 5/LDA.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour_out LDA_path.v(261) " "Warning (10240): Verilog HDL Always Construct warning at LDA_path.v(261): inferring latch(es) for variable \"colour_out\", which holds its previous value in one or more paths through the always construct" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[0\] LDA_path.v(264) " "Info (10041): Inferred latch for \"colour_out\[0\]\" at LDA_path.v(264)" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[1\] LDA_path.v(264) " "Info (10041): Inferred latch for \"colour_out\[1\]\" at LDA_path.v(264)" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[2\] LDA_path.v(264) " "Info (10041): Inferred latch for \"colour_out\[2\]\" at LDA_path.v(264)" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/LDA_path.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASC ASC:ACC_controller " "Info (12128): Elaborating entity \"ASC\" for hierarchy \"ASC:ACC_controller\"" {  } { { "drawlines.v" "ACC_controller" { Text "C:/Users/Jeff/Desktop/lab 5/drawlines.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "salve_sel ASC:ACC_controller\|salve_sel:reg_sel " "Info (12128): Elaborating entity \"salve_sel\" for hierarchy \"ASC:ACC_controller\|salve_sel:reg_sel\"" {  } { { "ASC.v" "reg_sel" { Text "C:/Users/Jeff/Desktop/lab 5/ASC.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mode ASC_path.v(134) " "Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable \"mode\", which holds its previous value in one or more paths through the always construct" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status ASC_path.v(134) " "Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "go ASC_path.v(134) " "Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable \"go\", which holds its previous value in one or more paths through the always construct" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line_start ASC_path.v(134) " "Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable \"line_start\", which holds its previous value in one or more paths through the always construct" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line_end ASC_path.v(134) " "Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable \"line_end\", which holds its previous value in one or more paths through the always construct" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line_colour ASC_path.v(134) " "Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable \"line_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_colour ASC_path.v(151) " "Info (10041): Inferred latch for \"line_colour\" at ASC_path.v(151)" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_end ASC_path.v(151) " "Info (10041): Inferred latch for \"line_end\" at ASC_path.v(151)" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_start ASC_path.v(151) " "Info (10041): Inferred latch for \"line_start\" at ASC_path.v(151)" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "go ASC_path.v(151) " "Info (10041): Inferred latch for \"go\" at ASC_path.v(151)" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status ASC_path.v(151) " "Info (10041): Inferred latch for \"status\" at ASC_path.v(151)" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode ASC_path.v(151) " "Info (10041): Inferred latch for \"mode\" at ASC_path.v(151)" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/ASC_path.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_start ASC:ACC_controller\|register_start:reg0 " "Info (12128): Elaborating entity \"register_start\" for hierarchy \"ASC:ACC_controller\|register_start:reg0\"" {  } { { "ASC.v" "reg0" { Text "C:/Users/Jeff/Desktop/lab 5/ASC.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_end ASC:ACC_controller\|register_end:reg1 " "Info (12128): Elaborating entity \"register_end\" for hierarchy \"ASC:ACC_controller\|register_end:reg1\"" {  } { { "ASC.v" "reg1" { Text "C:/Users/Jeff/Desktop/lab 5/ASC.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colour ASC:ACC_controller\|colour:reg_colour " "Info (12128): Elaborating entity \"colour\" for hierarchy \"ASC:ACC_controller\|colour:reg_colour\"" {  } { { "ASC.v" "reg_colour" { Text "C:/Users/Jeff/Desktop/lab 5/ASC.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "go ASC:ACC_controller\|go:reg_go " "Info (12128): Elaborating entity \"go\" for hierarchy \"ASC:ACC_controller\|go:reg_go\"" {  } { { "ASC.v" "reg_go" { Text "C:/Users/Jeff/Desktop/lab 5/ASC.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode ASC:ACC_controller\|mode:reg_mode " "Info (12128): Elaborating entity \"mode\" for hierarchy \"ASC:ACC_controller\|mode:reg_mode\"" {  } { { "ASC.v" "reg_mode" { Text "C:/Users/Jeff/Desktop/lab 5/ASC.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status ASC:ACC_controller\|status:reg_status " "Info (12128): Elaborating entity \"status\" for hierarchy \"ASC:ACC_controller\|status:reg_status\"" {  } { { "ASC.v" "reg_status" { Text "C:/Users/Jeff/Desktop/lab 5/ASC.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_mux ASC:ACC_controller\|read_mux:read_sel " "Info (12128): Elaborating entity \"read_mux\" for hierarchy \"ASC:ACC_controller\|read_mux:read_sel\"" {  } { { "ASC.v" "read_sel" { Text "C:/Users/Jeff/Desktop/lab 5/ASC.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ASC:ACC_controller\|read_mux:read_sel\|lpm_mux:LPM_MUX_component " "Info (12128): Elaborating entity \"lpm_mux\" for hierarchy \"ASC:ACC_controller\|read_mux:read_sel\|lpm_mux:LPM_MUX_component\"" {  } { { "read_mux.v" "LPM_MUX_component" { Text "C:/Users/Jeff/Desktop/lab 5/read_mux.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ASC:ACC_controller\|read_mux:read_sel\|lpm_mux:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"ASC:ACC_controller\|read_mux:read_sel\|lpm_mux:LPM_MUX_component\"" {  } { { "read_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/read_mux.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASC:ACC_controller\|read_mux:read_sel\|lpm_mux:LPM_MUX_component " "Info (12133): Instantiated megafunction \"ASC:ACC_controller\|read_mux:read_sel\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 6 " "Info (12134): Parameter \"lpm_size\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info (12134): Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info (12134): Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Info (12134): Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "read_mux.v" "" { Text "C:/Users/Jeff/Desktop/lab 5/read_mux.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k7f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k7f " "Info (12023): Found entity 1: mux_k7f" {  } { { "db/mux_k7f.tdf" "" { Text "C:/Users/Jeff/Desktop/lab 5/db/mux_k7f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k7f ASC:ACC_controller\|read_mux:read_sel\|lpm_mux:LPM_MUX_component\|mux_k7f:auto_generated " "Info (12128): Elaborating entity \"mux_k7f\" for hierarchy \"ASC:ACC_controller\|read_mux:read_sel\|lpm_mux:LPM_MUX_component\|mux_k7f:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 17 s Quartus II 32-bit " "Info: Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 22 22:16:05 2014 " "Info: Processing ended: Sat Feb 22 22:16:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
