// Seed: 3049213564
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    input tri id_5,
    input wand id_6,
    output wire id_7,
    input tri0 id_8,
    output supply1 id_9
);
  wand id_11, id_12;
  assign module_1.id_5 = 0;
  uwire id_13 = -1;
  wire  id_14;
  assign id_3  = id_12 <-> -1;
  assign id_13 = -1'b0;
  wire id_15, id_16, id_17, id_18, id_19, id_20;
  wire id_21, id_22, id_23, id_24;
  wire id_25;
endmodule
module module_1 (
    output logic id_0,
    output tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    output wire id_7,
    output wor id_8,
    input logic id_9
);
  always if (id_5) id_0 <= id_9;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_1,
      id_6,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign id_0 = -1;
endmodule
