$date
	Thu Nov  4 10:07:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cl_tb $end
$var wire 1 ! t_out $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$var reg 2 $ t_s [1:0] $end
$scope module cl1 $end
$var wire 1 " a $end
$var wire 1 % and_out $end
$var wire 1 # b $end
$var wire 1 & not_out $end
$var wire 1 ' or_out $end
$var wire 2 ( s [1:0] $end
$var wire 1 ) xor_out $end
$var wire 1 ! out $end
$scope module mux_4_1 $end
$var wire 1 % a $end
$var wire 1 ' b $end
$var wire 1 ) c $end
$var wire 1 & d $end
$var wire 2 * s [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
1)
b0 (
1'
0&
0%
b0 $
0#
1"
0!
$end
#2000
1!
b1 $
b1 (
b1 *
#4000
b10 $
b10 (
b10 *
#6000
0!
b11 $
b11 (
b11 *
#8000
