\begin{block}{Infrastructure and System Design}
    \begin{itemize}
        \item Node(s): Xilinx ZC706 FPGA Evaluation Platform
            \begin{itemize}
                \item RISC-V Rocket Core @ 50MHz
                    \begin{itemize}
                        \item Single Issue, In-order, 6-stage pipeline
                        \item ASIC version most nearly comparable with ARM Cortex-A5
                    \end{itemize}
                \item 512 MiB DRAM
                \item Brocade 1GE Copper SFP Transceiver
                    \begin{itemize}
                        \item Xilinx Tri-Mode Ethernet MAC
                        \item Xilinx 1000Base-X PCS/PMA
                    \end{itemize}

            \end{itemize} 
        \item Infrastructure Milestones
            \begin{itemize}
                \item No pre-existing hardware devices for Rocket Core
                \item Built first RISC-V hardware device: register-mapped NIC
                    \begin{itemize}
                        \item First \texttt{telnet/ssh} into a physical RISC-V machine
                    \end{itemize}
                \item Evolved to DMA-based NIC for performance
            \end{itemize}
    \end{itemize}

    %INSERT BOARD PIC HERE
\begin{multicols}{2}
    \includegraphics[width=\linewidth]{img/zc706.pdf}
\columnbreak
    \includegraphics[width=\linewidth]{img/zc706.pdf}
\end{multicols}

\end{block}


