
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104165                       # Number of seconds simulated
sim_ticks                                104164848600                       # Number of ticks simulated
final_tick                               631940225145                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166173                       # Simulator instruction rate (inst/s)
host_op_rate                                   210336                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1976046                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341352                       # Number of bytes of host memory used
host_seconds                                 52713.77                       # Real time elapsed on the host
sim_insts                                  8759592568                       # Number of instructions simulated
sim_ops                                   11087606421                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1284864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3044096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1846912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1848576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1826688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1908096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1019648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2667520                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15484672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5881216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5881216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10038                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23782                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14442                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14271                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14907                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         7966                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        20840                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                120974                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           45947                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                45947                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12334910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29223832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17730665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17746639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17536511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        41780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18318041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        43009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9788792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        47924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     25608639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               148655446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        41780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        43009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        47924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             367418                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          56460659                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               56460659                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          56460659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12334910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29223832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17730665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17746639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17536511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        41780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18318041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        43009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9788792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        47924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     25608639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205116105                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               249795801                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20644213                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890342                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2023396                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8664849                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138666                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136224                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92365                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199121280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115374990                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20644213                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10274890                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24099330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5498045                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4279961                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12181330                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2024931                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230948974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.955677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206849644     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1126541      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786184      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2421431      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2488544      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2105319      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1175768      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1753282      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11242261      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230948974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082644                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461877                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197101165                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6317215                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056626                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25934                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3448029                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398760                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141602855                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1971                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3448029                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197638609                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1329308                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3754564                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23552157                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1226302                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141553655                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        166789                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       535059                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197541836                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658482574                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658482574                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        25996304                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35573                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18706                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3671569                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13263487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84451                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1700618                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141392035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35697                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134411166                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18458                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15417983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36733085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1689                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230948974                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581995                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.272723                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174047755     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23413039     10.14%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11862400      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8931966      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7015051      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834311      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1789252      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931442      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       123758      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230948974                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25239     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81825     36.63%     47.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116330     52.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113049829     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001226      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182702      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160547      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134411166                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223394                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500013157                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156846259                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132385969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134634560                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271678                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2119206                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          546                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94177                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3448029                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1052377                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       119401                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141427878                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30993                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13263487                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183780                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18711                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        100934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          546                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1180535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2311809                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132546490                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11463064                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1864675                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18623327                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18843881                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160263                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530619                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132386170                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132385969                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75996171                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204753171                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529977                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371160                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18378960                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2048903                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227500945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389758                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177027309     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25015264     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9453067      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4501805      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3799093      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2179442      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1904848      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       861472      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2758645      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227500945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2758645                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366169518                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286303900                       # The number of ROB writes
system.switch_cpus0.timesIdled                3018228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18846827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497958                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497958                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400327                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400327                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596574112                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184418921                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131262251                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               249795801                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19490425                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17587302                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1026912                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7650275                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6980448                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1078781                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45342                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    206749861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122651731                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19490425                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8059229                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24256344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3208608                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4584521                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11870709                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1032257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237746730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.933373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       213490386     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          865145      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1771295      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          740965      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4035983      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3585776      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          702767      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1456214      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11098199      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237746730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078025                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491008                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205638944                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5708115                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24166803                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77366                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2155497                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1710271                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          507                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143830950                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2808                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2155497                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205845323                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4002618                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1052884                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24048870                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       641531                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143756310                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          130                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271565                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       232959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4623                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    168780577                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    677150985                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    677150985                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149838722                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        18941849                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16690                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8422                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1619689                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     33936741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17168835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       155992                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       829338                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143476737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138041830                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        70408                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     10936047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26088228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           80                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237746730                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580626                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378204                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    188724604     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14660747      6.17%     85.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12053066      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5207706      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6597487      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6401739      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3635924      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       286010      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179447      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237746730                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         349434     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2727070     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        79109      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86594391     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1204645      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8266      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     33103556     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17130972     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138041830                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552619                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3155613                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022860                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    517056411                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154433061                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136865323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141197443                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       247666                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1297609                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          567                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3541                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102779                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12228                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2155497                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3647712                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       178327                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143493566                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     33936741                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     17168835                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8424                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        121590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3541                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       602248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       601877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1204125                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137072963                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     32990530                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       968867                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            50120000                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17958652                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          17129470                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548740                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136869680                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136865323                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73912355                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145608879                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.547909                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507609                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    111218304                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130699832                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12807870                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16662                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1049521                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    235591233                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188221490     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17264004      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8111784      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8019413      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2180688      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9338485      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       697653      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       508802      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1248914      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    235591233                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    111218304                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130699832                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              49705180                       # Number of memory references committed
system.switch_cpus1.commit.loads             32639129                       # Number of loads committed
system.switch_cpus1.commit.membars               8318                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17259575                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116223601                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1265982                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1248914                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           377849683                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289171122                       # The number of ROB writes
system.switch_cpus1.timesIdled                4541028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               12049071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          111218304                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130699832                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    111218304                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.245995                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.245995                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445237                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445237                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677692244                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158940743                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171305572                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16636                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus2.numCycles               249795801                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20419216                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16742180                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1999399                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8402661                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7972074                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2095731                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90121                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    194874253                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116099094                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20419216                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10067805                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25530343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5683366                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5917930                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12004873                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1984055                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    229975513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       204445170     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2769110      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3202138      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1758652      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2017654      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1114842      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          758060      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1981071      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11928816      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    229975513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081744                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464776                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       193287333                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7534559                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25316004                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       203299                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3634317                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3317308                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18671                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141713566                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        92471                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3634317                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       193599255                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2782037                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3881225                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25220194                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       858476                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     141626403                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          240                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        219348                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       400108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    196836321                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    659444741                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    659444741                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168056852                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28779466                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37070                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20680                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2290997                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13510253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7370134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       194207                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1635733                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         141419769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133639696                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       187103                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17689413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40887481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    229975513                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581104                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270509                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    173672230     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22642430      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12165371      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8427633      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7364339      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3762569      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       914208      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       585688      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       441045      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    229975513                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35360     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        123247     42.74%     55.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       129775     45.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111858795     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2091125      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16367      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12356118      9.25%     94.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7317291      5.48%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133639696                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534996                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             288382                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    497730390                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159147608                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131421109                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133928078                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       337372                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2374441                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1269                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       164974                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8181                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3634317                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2289665                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       146244                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    141457051                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        55895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13510253                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7370134                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20671                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        103152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1269                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1158699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1122925                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2281624                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131669173                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11604585                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1970523                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18920187                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18422476                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7315602                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527107                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131423239                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131421109                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78103958                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204565569                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526114                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381804                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98688136                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121078477                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20379798                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33007                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2010887                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226341196                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534938                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.354049                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    176882615     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22933184     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9611106      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5780287      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3994864      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2584862      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1338686      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1078398      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2137194      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226341196                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98688136                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121078477                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18340970                       # Number of memory references committed
system.switch_cpus2.commit.loads             11135810                       # Number of loads committed
system.switch_cpus2.commit.membars              16468                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17328459                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109157092                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2463359                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2137194                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           365661614                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          286550947                       # The number of ROB writes
system.switch_cpus2.timesIdled                2984326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19820288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98688136                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121078477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98688136                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.531163                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.531163                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395075                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395075                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       593961784                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182394816                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      132273155                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32976                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               249795801                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20428938                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16751334                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1999844                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8404580                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7976496                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2095373                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89627                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    194886683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             116132995                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20428938                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10071869                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25538709                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5685823                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5882743                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12005481                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1984300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    229963219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204424510     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2769995      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3204912      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1758359      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2020047      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1114030      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          757912      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1979537      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11933917      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    229963219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081783                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464912                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       193300644                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7498591                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25324313                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       203250                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3636420                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3317900                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18664                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141754067                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        92059                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3636420                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       193612607                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2828386                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3800064                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25228466                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       857267                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141665863                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        219129                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       399842                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    196884285                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    659615977                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    659615977                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168077939                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28806333                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36890                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20488                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2292494                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13513818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7371534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       194423                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1639141                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         141457024                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133660034                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       188202                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17710331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     40975110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3953                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    229963219                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581224                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270618                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    173654727     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22639405      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12169466      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8430173      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7364351      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3764613      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       913933      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       585297      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       441254      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    229963219                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35589     12.36%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        122764     42.64%     55.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129555     45.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111875219     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2090689      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16369      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12360025      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7317732      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133660034                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535077                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             287908                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    497759397                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    159205583                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131441776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133947942                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       336748                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2376614                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          851                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1267                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       165481                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8183                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3636420                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2329065                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       148198                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    141494110                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        56589                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13513818                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7371534                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20474                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        105678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1267                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1158268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1123390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2281658                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131691181                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11606901                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1968853                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18922769                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18425366                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7315868                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527195                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131443935                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131441776                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         78114712                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204606128                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526197                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381781                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98700504                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121093653                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20401953                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2011258                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226326799                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535039                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354193                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    176863902     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22935249     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9612214      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5778114      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3995997      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2585771      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1339043      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1079539      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2136970      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226326799                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98700504                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121093653                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18343254                       # Number of memory references committed
system.switch_cpus3.commit.loads             11137201                       # Number of loads committed
system.switch_cpus3.commit.membars              16470                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17330638                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109170764                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2463666                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2136970                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           365684772                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          286627720                       # The number of ROB writes
system.switch_cpus3.timesIdled                2985112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19832582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98700504                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121093653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98700504                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.530846                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.530846                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395125                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395125                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594055247                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182423029                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      132307993                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32980                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus4.numCycles               249795801                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20420237                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16741235                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1998131                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8408089                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7973487                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2096795                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        90062                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    194939763                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             116119528                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20420237                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10070282                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25536396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5679483                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5910766                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12007870                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1983129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    230037203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       204500807     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2770840      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3200018      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1759312      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2021799      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1112880      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          757855      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1980987      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11932705      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    230037203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081748                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464858                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       193351402                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7528752                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25323432                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       202060                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3631556                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3319016                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18723                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     141748667                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        93151                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3631556                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       193661554                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2723796                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3939055                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25228011                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       853222                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     141663656                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          199                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        215916                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       399412                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    196883479                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    659641975                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    659641975                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    168128979                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28754483                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37087                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20690                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2281419                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13517685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7373917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       194829                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1639982                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         141457639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37169                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        133683873                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       186818                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17681013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40886708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4146                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    230037203                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581140                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270583                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    173721854     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22640893      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12169508      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8431455      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7367021      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3766001      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       913114      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       586030      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       441327      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    230037203                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          34931     12.13%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        123703     42.96%     55.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       129322     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    111891762     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2092275      1.57%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16374      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12362743      9.25%     94.52% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7320719      5.48%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     133683873                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.535173                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             287956                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    497879723                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    159177088                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    131465028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     133971829                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       337469                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2377119                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          851                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1269                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       165684                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8187                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3631556                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2234380                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       143696                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    141494933                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        56730                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13517685                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7373917                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20674                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        101917                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1269                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1157860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1121955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2279815                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    131712972                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11607890                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1970901                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  125                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18927045                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18427676                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7319155                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.527283                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             131467025                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            131465028                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         78127085                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        204643764                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.526290                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381771                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     98730506                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    121130389                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20365891                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33023                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2009671                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    226405647                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.535015                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354207                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    176930109     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22940492     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9614107      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5779183      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3997956      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2586365      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1339758      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1079479      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2138198      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    226405647                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     98730506                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     121130389                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18348792                       # Number of memory references committed
system.switch_cpus4.commit.loads             11140562                       # Number of loads committed
system.switch_cpus4.commit.membars              16476                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17335872                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        109203898                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2464409                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2138198                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           365763066                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          286624218                       # The number of ROB writes
system.switch_cpus4.timesIdled                2984397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19758598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           98730506                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            121130389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     98730506                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.530077                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.530077                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395245                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395245                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       594160830                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      182452916                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      132299376                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32992                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               249795801                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19027813                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16984515                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1518759                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12755117                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12407169                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1146248                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46113                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    201087028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             108045463                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19027813                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13553417                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24095678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4965800                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2864272                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12165027                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1491007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231485466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.523171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.765512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207389788     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3667212      1.58%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1859313      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3629326      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1171293      0.51%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3360211      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          531688      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          856875      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9019760      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231485466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076173                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432535                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       198690625                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5306832                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24048123                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19256                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3420629                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1802488                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        17860                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     120915095                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        33749                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3420629                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       198959992                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3160224                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1329366                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23802447                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       812801                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     120748927                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         93355                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       647385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    158311708                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    547326478                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    547326478                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    128519048                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29792637                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16275                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8238                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1771706                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     21735412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3547773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23379                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       807232                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         120127199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16334                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        112526122                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        72626                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21557852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     44192861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231485466                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.486104                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.098676                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    182121049     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15601378      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16466793      7.11%     92.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9586180      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4941351      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1236340      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1469506      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        34474      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28395      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231485466                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         189243     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         76181     23.14%     80.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        63744     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     88272234     78.45%     78.45% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       885206      0.79%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8038      0.01%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     19842942     17.63%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3517702      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     112526122                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450472                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             329168                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    456939503                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    141701684                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    109674768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     112855290                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        88642                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4408743                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        80987                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3420629                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2107126                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       100994                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    120143619                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        14921                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     21735412                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3547773                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8236                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         39979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1858                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1026233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       583194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1609427                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    111096462                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19558315                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1429659                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23075819                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16885434                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3517504                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.444749                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             109699209                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            109674768                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         66367768                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        144710177                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.439058                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458625                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     87395770                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     98429520                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21718427                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16211                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1509222                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    228064837                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431586                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.302303                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    191393416     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14422033      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9254030      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2913169      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4830957      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       942552      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       598680      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       548748      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3161252      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    228064837                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     87395770                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      98429520                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20793455                       # Number of memory references committed
system.switch_cpus5.commit.loads             17326669                       # Number of loads committed
system.switch_cpus5.commit.membars               8088                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15098580                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         86029727                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1234038                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3161252                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           345051207                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          243719252                       # The number of ROB writes
system.switch_cpus5.timesIdled                4460297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18310335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           87395770                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             98429520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     87395770                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.858214                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.858214                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.349869                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.349869                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       516334596                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      142950659                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      128347911                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16196                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus6.numCycles               249795801                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22673474                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18881258                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2065111                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8948682                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8315676                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2443271                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        96408                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    197521529                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             124407399                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22673474                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10758947                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25943289                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5730381                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6290534                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12264158                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1973792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    233401999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.654917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.029874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       207458710     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1590476      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2019210      0.87%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3202549      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1332346      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1720408      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2010102      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          915277      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13152921      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    233401999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090768                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498036                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       196364746                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7558770                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25820174                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        12096                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3646206                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3447076                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          441                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     152036865                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2431                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3646206                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       196563019                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         632959                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6374936                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25634273                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       550600                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     151100096                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          139                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         79905                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       383900                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    211097107                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    702731470                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    702731470                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    176816458                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        34280642                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37328                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19791                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1938226                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14126801                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7394569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        83097                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1671732                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         147543078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37460                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        141628669                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       138661                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17781903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36055446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2088                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    233401999                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606801                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327540                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    173374263     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27396710     11.74%     86.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11188634      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6264079      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8498666      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2610360      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2577107      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1384092      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       108088      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    233401999                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         976852     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        129841     10.53%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       126305     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    119322583     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1936829      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17536      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12980263      9.16%     94.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7371458      5.20%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     141628669                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566978                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1232998                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008706                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    518030995                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    165363116                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    137947435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     142861667                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       104875                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2634428                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          676                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        91672                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3646206                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         482378                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        60945                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    147580543                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       114927                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14126801                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7394569                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19792                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         53400                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          676                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1229940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1149294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2379234                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139162000                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12767110                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2466668                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20138136                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19681612                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7371026                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557103                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             137947731                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            137947435                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         82656186                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        222045591                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552241                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372249                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    102868403                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    126758147                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20822921                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2082806                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    229755793                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551708                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372043                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    176102987     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27189242     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9873704      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4920602      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4497779      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1892436      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1867510      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       890929      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2520604      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    229755793                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    102868403                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     126758147                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18795264                       # Number of memory references committed
system.switch_cpus6.commit.loads             11492371                       # Number of loads committed
system.switch_cpus6.commit.membars              17646                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18373499                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        114123497                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2617588                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2520604                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           374815542                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          298808368                       # The number of ROB writes
system.switch_cpus6.timesIdled                2995212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16393802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          102868403                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            126758147                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    102868403                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.428304                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.428304                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411810                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411810                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       626211919                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      192783791                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      140644409                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35342                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus7.numCycles               249795801                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20335128                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16630469                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1988309                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8499316                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8032346                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2093826                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        88679                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    197522821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115376184                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20335128                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10126172                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24191025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5767294                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3353907                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         12145589                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2004565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    228803104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       204612079     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1315284      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2077313      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3303891      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1361575      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1525848      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1627933      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1062094      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11917087      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    228803104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081407                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461882                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       195738209                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5152569                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24116194                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        61266                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3734862                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3334364                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          467                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     140912161                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3035                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3734862                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       196037960                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1642854                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2661984                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23881574                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       843866                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     140833292                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        17668                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        241701                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       322204                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        25492                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    195529409                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    655141770                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    655141770                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    167047248                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        28482107                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35918                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19762                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2580950                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13427357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7214747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       217489                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1640365                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         140642482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36019                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        133160790                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       163711                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17771670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     39462288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    228803104                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581989                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273834                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    172656317     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22538191      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12322125      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8399568      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7853102      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2257490      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1766515      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       597671      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       412125      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    228803104                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          31023     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         95685     38.59%     51.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       121262     48.90%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    111550789     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2103873      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16150      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12309328      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7180650      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     133160790                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533079                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             247970                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001862                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    495536364                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    158451611                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    131013408                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     133408760                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       400525                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2402108                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          362                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1471                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       206087                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8303                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3734862                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1131787                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       118681                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    140678641                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        57313                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13427357                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7214747                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19746                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         87256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1471                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1165961                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1130916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2296877                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    131258820                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11574971                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1901969                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  140                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18753986                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18468841                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7179015                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525464                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             131014441                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            131013408                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         76600731                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        200134814                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524482                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382746                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     98122493                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    120272968                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20405864                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        32581                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2030511                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    225068242                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534384                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387946                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    176235883     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23650963     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9209916      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4956750      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3714987      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2075037      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1278477      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1143904      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2802325      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    225068242                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     98122493                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     120272968                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18033909                       # Number of memory references committed
system.switch_cpus7.commit.loads             11025249                       # Number of loads committed
system.switch_cpus7.commit.membars              16254                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17264675                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        108374860                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2443260                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2802325                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           362944086                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          285092751                       # The number of ROB writes
system.switch_cpus7.timesIdled                3182008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20992697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           98122493                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            120272968                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     98122493                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545755                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545755                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392811                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392811                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       591923387                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      181610131                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131418882                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32552                       # number of misc regfile writes
system.l2.replacements                         120991                       # number of replacements
system.l2.tagsinuse                      32764.313221                       # Cycle average of tags in use
system.l2.total_refs                          2153519                       # Total number of references to valid blocks.
system.l2.sampled_refs                         153756                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.006081                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           223.206042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.231163                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2047.254830                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.117455                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4737.080945                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.346222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2861.200319                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.592859                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2865.926838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.086837                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2785.184356                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.357669                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2862.827391                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      6.991042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1547.349761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.206265                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3614.324854                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            919.576536                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1397.715883                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1140.562482                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1172.563674                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1176.925031                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1164.492996                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            776.497329                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1411.694442                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006812                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.062477                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.144564                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.087317                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.087461                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.084997                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.087367                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.047221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000250                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.110300                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.028063                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.042655                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.034807                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.035784                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.035917                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.035538                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.023697                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.043081                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999887                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        30683                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55909                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40922                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41207                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        40960                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        39391                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        28061                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        50574                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  327718                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           125340                       # number of Writeback hits
system.l2.Writeback_hits::total                125340                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1099                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        30833                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55987                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        41075                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41360                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        41113                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        39461                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        28269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        50708                       # number of demand (read+write) hits
system.l2.demand_hits::total                   328817                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        30833                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55987                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        41075                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41360                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        41113                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        39461                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        28269                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        50708                       # number of overall hits
system.l2.overall_hits::total                  328817                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10038                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        23782                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14424                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14436                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        14266                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        14907                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         7966                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        20840                       # number of ReadReq misses
system.l2.ReadReq_misses::total                120958                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  16                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10038                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        23782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14429                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14442                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        14271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        14907                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         7966                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        20840                       # number of demand (read+write) misses
system.l2.demand_misses::total                 120974                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10038                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        23782                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14429                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14442                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        14271                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        14907                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         7966                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        20840                       # number of overall misses
system.l2.overall_misses::total                120974                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5821310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1650010099                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5876510                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3890775654                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5933331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2391243357                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5804081                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2388463600                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6043321                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2361089962                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5156353                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2437468300                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5336279                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1316959929                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5857927                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3427563128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     19909403141                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       836610                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       889470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       774760                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2500840                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5821310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1650010099                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5876510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3890775654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5933331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2392079967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5804081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2389353070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6043321                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2361864722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5156353                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2437468300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5336279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1316959929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5857927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3427563128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19911903981                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5821310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1650010099                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5876510                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3890775654                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5933331                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2392079967                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5804081                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2389353070                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6043321                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2361864722                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5156353                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2437468300                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5336279                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1316959929                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5857927                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3427563128                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19911903981                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        40721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        79691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        55346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55643                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        55226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        54298                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        36027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        71414                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              448676                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       125340                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            125340                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1115                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40871                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        79769                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        55504                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55802                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        55384                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        54368                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        36235                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        71548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               449791                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40871                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        79769                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        55504                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55802                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        55384                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        54368                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        36235                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        71548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              449791                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.246507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.298428                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.260615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.259440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.258320                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.274540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.221112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.291820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.269589                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.031646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.031646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014350                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.245602                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.298136                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.259963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.258808                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.257674                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.274187                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.219843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.291273                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268956                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.245602                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.298136                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.259963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.258808                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.257674                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.274187                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.219843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.291273                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268956                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149264.358974                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164376.379657                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150679.743590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163601.701034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 160360.297297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165782.262687                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 156867.054054                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165451.898033                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 154956.948718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165504.693817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151657.441176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163511.658952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152465.114286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165322.612227                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150203.256410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164470.399616                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164597.654897                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       167322                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       148245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       154952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 156302.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149264.358974                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164376.379657                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150679.743590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163601.701034                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 160360.297297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165782.796244                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 156867.054054                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165444.749342                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 154956.948718                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165500.996566                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151657.441176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163511.658952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152465.114286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165322.612227                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150203.256410                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164470.399616                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164596.557781                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149264.358974                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164376.379657                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150679.743590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163601.701034                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 160360.297297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165782.796244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 156867.054054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165444.749342                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 154956.948718                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165500.996566                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151657.441176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163511.658952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152465.114286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165322.612227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150203.256410                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164470.399616                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164596.557781                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                45947                       # number of writebacks
system.l2.writebacks::total                     45947                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10038                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        23782                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14436                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        14266                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        14907                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         7966                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        20840                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           120958                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             16                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        23782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        14271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        14907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         7966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        20840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            120974                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        23782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        14271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        14907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         7966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        20840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           120974                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3553443                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1065389087                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3606081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2506025981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3780880                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1551048659                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3650914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1547568077                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3772375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1530043135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3178736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1568816436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3297913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    853037335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3586574                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2213718021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12864073647                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       545244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       539163                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       482553                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1566960                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3553443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1065389087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3606081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2506025981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3780880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1551593903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3650914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1548107240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3772375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1530525688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3178736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1568816436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3297913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    853037335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3586574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2213718021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12865640607                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3553443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1065389087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3606081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2506025981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3780880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1551593903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3650914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1548107240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3772375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1530525688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3178736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1568816436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3297913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    853037335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3586574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2213718021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12865640607                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246507                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.298428                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.260615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.259440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.258320                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.274540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.221112                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.291820                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.269589                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.031646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.031646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.245602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.298136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.259963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.258808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.257674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.274187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.219843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.291273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.268956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.245602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.298136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.259963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.258808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.257674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.274187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.219843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.291273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.268956                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91113.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106135.593445                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92463.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105374.904592                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 102185.945946                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107532.491611                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98673.351351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107202.000346                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96727.564103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107251.025866                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 93492.235294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105240.251962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94226.085714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107084.777178                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91963.435897                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106224.473177                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106351.573662                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 109048.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 89860.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 96510.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        97935                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91113.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106135.593445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92463.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105374.904592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 102185.945946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 107533.017049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98673.351351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107194.795735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96727.564103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107247.262841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 93492.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 105240.251962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94226.085714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107084.777178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91963.435897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106224.473177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106350.460487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91113.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106135.593445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92463.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105374.904592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 102185.945946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 107533.017049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98673.351351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107194.795735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96727.564103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107247.262841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 93492.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 105240.251962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94226.085714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107084.777178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91963.435897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106224.473177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106350.460487                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               516.030300                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012189373                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1957813.100580                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.030300                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065754                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.826972                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12181277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12181277                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12181277                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12181277                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12181277                       # number of overall hits
system.cpu0.icache.overall_hits::total       12181277                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8010553                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8010553                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8010553                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8010553                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8010553                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8010553                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12181330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12181330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12181330                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12181330                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12181330                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12181330                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151142.509434                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151142.509434                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151142.509434                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151142.509434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151142.509434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151142.509434                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6512293                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6512293                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6512293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6512293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6512293                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6512293                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155054.595238                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155054.595238                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155054.595238                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155054.595238                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155054.595238                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155054.595238                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40871                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166569381                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41127                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.122328                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.146252                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.853748                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910728                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089272                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8383339                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8383339                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056084                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056084                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18576                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18576                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15439423                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15439423                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15439423                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15439423                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130603                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130603                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          878                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          878                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131481                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131481                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131481                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131481                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14925869771                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14925869771                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     74475537                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     74475537                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15000345308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15000345308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15000345308                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15000345308                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513942                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513942                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570904                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570904                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570904                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570904                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015340                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015340                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008444                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008444                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008444                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008444                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 114284.279618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114284.279618                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84824.074032                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84824.074032                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114087.551114                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114087.551114                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114087.551114                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114087.551114                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8974                       # number of writebacks
system.cpu0.dcache.writebacks::total             8974                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        89882                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        89882                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          728                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          728                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90610                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90610                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90610                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90610                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40721                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40721                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          150                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40871                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40871                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3772288991                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3772288991                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9791246                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9791246                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3782080237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3782080237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3782080237                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3782080237                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92637.435009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92637.435009                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65274.973333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65274.973333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92537.012478                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92537.012478                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92537.012478                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92537.012478                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               578.394598                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1042827424                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1788726.284734                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.183148                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   540.211450                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061191                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865723                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.926914                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11870659                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11870659                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11870659                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11870659                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11870659                       # number of overall hits
system.cpu1.icache.overall_hits::total       11870659                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7820992                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7820992                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7820992                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7820992                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7820992                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7820992                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11870709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11870709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11870709                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11870709                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11870709                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11870709                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156419.840000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156419.840000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156419.840000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156419.840000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156419.840000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156419.840000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6336428                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6336428                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6336428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6336428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6336428                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6336428                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158410.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158410.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158410.700000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158410.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158410.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158410.700000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 79769                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               450343484                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 80025                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5627.534945                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.898445                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.101555                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437103                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562897                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31139448                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31139448                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     17048912                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17048912                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8330                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8318                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8318                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48188360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48188360                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48188360                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48188360                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       279221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       279221                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          260                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       279481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        279481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       279481                       # number of overall misses
system.cpu1.dcache.overall_misses::total       279481                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30908037841                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30908037841                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22372534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22372534                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  30930410375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30930410375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  30930410375                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30930410375                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31418669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31418669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     17049172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     17049172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8318                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8318                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48467841                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48467841                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48467841                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48467841                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008887                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008887                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005766                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005766                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005766                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005766                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110693.815440                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110693.815440                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86048.207692                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86048.207692                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110670.887735                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110670.887735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110670.887735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110670.887735                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21852                       # number of writebacks
system.cpu1.dcache.writebacks::total            21852                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       199530                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       199530                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          182                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       199712                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       199712                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       199712                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       199712                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        79691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        79691                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        79769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        79769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        79769                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        79769                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7984873637                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7984873637                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5404665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5404665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7990278302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7990278302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7990278302                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7990278302                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001646                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001646                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001646                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001646                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100197.934986                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100197.934986                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69290.576923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69290.576923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100167.713046                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100167.713046                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100167.713046                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100167.713046                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.824889                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013328976                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1948709.569231                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.824889                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059014                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831450                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12004825                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12004825                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12004825                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12004825                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12004825                       # number of overall hits
system.cpu2.icache.overall_hits::total       12004825                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8120896                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8120896                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8120896                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8120896                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8120896                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8120896                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12004873                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12004873                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12004873                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12004873                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12004873                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12004873                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 169185.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 169185.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 169185.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 169185.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 169185.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 169185.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6578827                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6578827                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6578827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6578827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6578827                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6578827                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 173127.026316                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 173127.026316                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 173127.026316                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 173127.026316                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 173127.026316                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 173127.026316                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55504                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172658933                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55760                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3096.465800                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.031672                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.968328                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914186                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085814                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8470750                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8470750                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7166064                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7166064                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17591                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17591                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16488                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16488                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15636814                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15636814                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15636814                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15636814                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       189825                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       189825                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3768                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3768                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       193593                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        193593                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       193593                       # number of overall misses
system.cpu2.dcache.overall_misses::total       193593                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22996155706                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22996155706                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    475223057                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    475223057                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23471378763                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23471378763                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23471378763                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23471378763                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8660575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8660575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7169832                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7169832                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16488                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16488                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15830407                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15830407                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15830407                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15830407                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021918                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021918                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000526                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012229                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012229                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012229                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012229                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121143.978433                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121143.978433                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 126120.768843                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 126120.768843                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121240.844261                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121240.844261                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121240.844261                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121240.844261                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21951                       # number of writebacks
system.cpu2.dcache.writebacks::total            21951                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       134479                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       134479                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3610                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3610                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       138089                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       138089                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       138089                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       138089                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55346                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55346                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55504                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55504                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5248946491                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5248946491                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     11037544                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11037544                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5259984035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5259984035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5259984035                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5259984035                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006391                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006391                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003506                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003506                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003506                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003506                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94838.768673                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94838.768673                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69857.873418                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69857.873418                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94767.657016                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94767.657016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94767.657016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94767.657016                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.918286                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013329584                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1948710.738462                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.918286                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059164                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831600                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12005433                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12005433                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12005433                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12005433                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12005433                       # number of overall hits
system.cpu3.icache.overall_hits::total       12005433                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7874664                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7874664                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7874664                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7874664                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7874664                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7874664                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12005481                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12005481                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12005481                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12005481                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12005481                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12005481                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 164055.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164055.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 164055.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164055.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 164055.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164055.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6354425                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6354425                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6354425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6354425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6354425                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6354425                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 167221.710526                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 167221.710526                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 167221.710526                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 167221.710526                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 167221.710526                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 167221.710526                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55802                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172661985                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 56058                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3080.059670                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.031628                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.968372                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914186                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085814                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8473020                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8473020                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7166942                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7166942                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17493                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17493                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16490                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16490                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15639962                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15639962                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15639962                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15639962                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       190250                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       190250                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3779                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3779                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       194029                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        194029                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       194029                       # number of overall misses
system.cpu3.dcache.overall_misses::total       194029                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22959542176                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22959542176                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    472177107                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    472177107                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23431719283                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23431719283                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23431719283                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23431719283                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8663270                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8663270                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7170721                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7170721                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16490                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16490                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15833991                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15833991                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15833991                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15833991                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021961                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021961                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000527                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012254                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012254                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012254                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012254                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 120680.904999                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 120680.904999                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 124947.633501                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 124947.633501                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120764.005808                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120764.005808                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120764.005808                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120764.005808                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22204                       # number of writebacks
system.cpu3.dcache.writebacks::total            22204                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134607                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134607                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3620                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3620                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       138227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       138227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       138227                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       138227                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55643                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55643                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55802                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55802                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55802                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55802                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5265235143                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5265235143                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11044300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11044300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5276279443                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5276279443                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5276279443                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5276279443                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006423                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006423                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003524                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003524                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003524                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003524                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94625.292364                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94625.292364                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69461.006289                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69461.006289                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94553.590248                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94553.590248                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94553.590248                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94553.590248                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.776831                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1013331973                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1941248.990421                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.776831                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060540                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832976                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12007822                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12007822                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12007822                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12007822                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12007822                       # number of overall hits
system.cpu4.icache.overall_hits::total       12007822                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8121058                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8121058                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8121058                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8121058                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8121058                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8121058                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12007870                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12007870                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12007870                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12007870                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12007870                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12007870                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 169188.708333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 169188.708333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 169188.708333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 169188.708333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 169188.708333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 169188.708333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6622843                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6622843                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6622843                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6622843                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6622843                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6622843                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 165571.075000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 165571.075000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 165571.075000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 165571.075000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 165571.075000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 165571.075000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 55384                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172664667                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 55640                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3103.247070                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.989662                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.010338                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.914022                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.085978                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8473499                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8473499                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7169107                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7169107                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17525                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17525                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16496                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16496                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15642606                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15642606                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15642606                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15642606                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       189242                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       189242                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3780                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3780                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       193022                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        193022                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       193022                       # number of overall misses
system.cpu4.dcache.overall_misses::total       193022                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  22877106268                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22877106268                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    471947264                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    471947264                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  23349053532                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  23349053532                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  23349053532                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  23349053532                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8662741                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8662741                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7172887                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7172887                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16496                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16496                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15835628                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15835628                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15835628                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15835628                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021846                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021846                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000527                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012189                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012189                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012189                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012189                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 120888.102366                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 120888.102366                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 124853.773545                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 124853.773545                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 120965.763136                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 120965.763136                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 120965.763136                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 120965.763136                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21984                       # number of writebacks
system.cpu4.dcache.writebacks::total            21984                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       134016                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       134016                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3622                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3622                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       137638                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       137638                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       137638                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       137638                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55226                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55226                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          158                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        55384                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        55384                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        55384                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        55384                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5218242337                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5218242337                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10909836                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10909836                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5229152173                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5229152173                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5229152173                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5229152173                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006375                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006375                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003497                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003497                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003497                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003497                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94488.870043                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94488.870043                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69049.594937                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69049.594937                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94416.296638                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94416.296638                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94416.296638                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94416.296638                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               558.664374                       # Cycle average of tags in use
system.cpu5.icache.total_refs               932310014                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1658914.615658                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.426657                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.237717                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053568                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841727                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.895295                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12164982                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12164982                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12164982                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12164982                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12164982                       # number of overall hits
system.cpu5.icache.overall_hits::total       12164982                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6896653                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6896653                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6896653                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6896653                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6896653                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6896653                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12165027                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12165027                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12165027                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12165027                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12165027                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12165027                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153258.955556                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153258.955556                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153258.955556                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153258.955556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153258.955556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153258.955556                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5552877                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5552877                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5552877                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5552877                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5552877                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5552877                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158653.628571                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158653.628571                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158653.628571                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158653.628571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158653.628571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158653.628571                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 54368                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224684495                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 54624                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4113.292600                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   203.441025                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    52.558975                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.794692                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.205308                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     17860334                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       17860334                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3450078                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3450078                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8165                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8165                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8098                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8098                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     21310412                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21310412                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     21310412                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21310412                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       184624                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       184624                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          335                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       184959                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        184959                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       184959                       # number of overall misses
system.cpu5.dcache.overall_misses::total       184959                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  19748087845                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  19748087845                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29079039                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29079039                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  19777166884                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  19777166884                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  19777166884                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  19777166884                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18044958                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18044958                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3450413                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3450413                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8098                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8098                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21495371                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21495371                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21495371                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21495371                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010231                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010231                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000097                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008605                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008605                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008605                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008605                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106963.817516                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106963.817516                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86803.101493                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86803.101493                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106927.302180                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106927.302180                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106927.302180                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106927.302180                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7097                       # number of writebacks
system.cpu5.dcache.writebacks::total             7097                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       130326                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       130326                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          265                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          265                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       130591                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       130591                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       130591                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       130591                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        54298                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        54298                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           70                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        54368                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        54368                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        54368                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        54368                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5190185203                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5190185203                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4659654                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4659654                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5194844857                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5194844857                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5194844857                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5194844857                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002529                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002529                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002529                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95587.041935                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95587.041935                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66566.485714                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66566.485714                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95549.677329                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95549.677329                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95549.677329                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95549.677329                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               491.466058                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1015363550                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2063747.052846                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.466058                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.058439                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.787606                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12264110                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12264110                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12264110                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12264110                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12264110                       # number of overall hits
system.cpu6.icache.overall_hits::total       12264110                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7413392                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7413392                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7413392                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7413392                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7413392                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7413392                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12264158                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12264158                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12264158                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12264158                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12264158                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12264158                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154445.666667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154445.666667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154445.666667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154445.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154445.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154445.666667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5842022                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5842022                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5842022                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5842022                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5842022                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5842022                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157892.486486                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157892.486486                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157892.486486                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157892.486486                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157892.486486                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157892.486486                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36235                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164313114                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 36491                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4502.839440                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.431670                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.568330                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911842                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088158                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9774762                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9774762                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7265094                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7265094                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19506                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19506                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17671                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17671                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17039856                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17039856                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17039856                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17039856                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        92944                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        92944                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2097                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2097                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        95041                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         95041                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        95041                       # number of overall misses
system.cpu6.dcache.overall_misses::total        95041                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   9252292083                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   9252292083                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    138014402                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    138014402                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   9390306485                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   9390306485                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   9390306485                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   9390306485                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9867706                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9867706                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7267191                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7267191                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17671                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17671                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17134897                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17134897                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17134897                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17134897                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009419                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009419                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005547                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005547                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005547                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005547                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 99546.953897                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 99546.953897                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 65815.165474                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 65815.165474                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 98802.690260                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 98802.690260                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 98802.690260                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 98802.690260                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        65754                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 16438.500000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8271                       # number of writebacks
system.cpu6.dcache.writebacks::total             8271                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        56917                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        56917                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1889                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1889                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        58806                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        58806                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        58806                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        58806                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36027                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36027                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          208                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          208                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36235                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36235                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36235                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36235                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3240162154                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3240162154                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15487591                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15487591                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3255649745                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3255649745                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3255649745                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3255649745                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89937.051489                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89937.051489                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 74459.572115                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 74459.572115                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89848.206016                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89848.206016                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89848.206016                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89848.206016                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               528.790918                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1017920864                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1920605.403774                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.790918                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.062165                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.847421                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12145539                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12145539                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12145539                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12145539                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12145539                       # number of overall hits
system.cpu7.icache.overall_hits::total       12145539                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7824254                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7824254                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7824254                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7824254                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7824254                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7824254                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12145589                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12145589                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12145589                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12145589                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12145589                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12145589                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 156485.080000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 156485.080000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 156485.080000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 156485.080000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 156485.080000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 156485.080000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6365903                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6365903                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6365903                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6365903                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6365903                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6365903                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159147.575000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159147.575000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159147.575000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159147.575000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159147.575000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159147.575000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 71548                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               181292040                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 71804                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2524.818116                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.158118                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.841882                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914680                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085320                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8419032                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8419032                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6974963                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6974963                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19537                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19537                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16276                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16276                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15393995                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15393995                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15393995                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15393995                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       181065                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       181065                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          812                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          812                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       181877                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        181877                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       181877                       # number of overall misses
system.cpu7.dcache.overall_misses::total       181877                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  20336022947                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  20336022947                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68916216                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68916216                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  20404939163                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  20404939163                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  20404939163                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  20404939163                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8600097                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8600097                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6975775                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6975775                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15575872                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15575872                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15575872                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15575872                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021054                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021054                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000116                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011677                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011677                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011677                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011677                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112313.384403                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112313.384403                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84872.187192                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84872.187192                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112190.871650                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112190.871650                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112190.871650                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112190.871650                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13007                       # number of writebacks
system.cpu7.dcache.writebacks::total            13007                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       109651                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       109651                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          678                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          678                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       110329                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       110329                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       110329                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       110329                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        71414                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        71414                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          134                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        71548                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        71548                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        71548                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        71548                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6979992719                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6979992719                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8823979                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8823979                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6988816698                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6988816698                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6988816698                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6988816698                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 97739.836993                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 97739.836993                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65850.589552                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65850.589552                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 97680.112624                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 97680.112624                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 97680.112624                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 97680.112624                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
