// Seed: 1235193176
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3,
    input reg id_4
);
  type_7(
      id_0 >> (1), id_1[1'b0]
  );
  initial begin
    if ("")
      if (id_3) begin
        id_2 <= 1'b0;
      end else begin
        #1;
      end
    else begin
      id_2 <= id_4;
    end
  end
endmodule
