Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 19 15:55:05 2021
| Host         : pc running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file factor2_timing_summary_routed.rpt -pb factor2_timing_summary_routed.pb -rpx factor2_timing_summary_routed.rpx -warn_on_violation
| Design       : factor2
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2614)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1438)
5. checking no_input_delay (77)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2614)
---------------------------
 There are 420 register/latch pins with no clock driven by root clock pin: PHY_RXC (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dac_inst/clk_6M4_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: dac_inst/dac_fd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac_inst/envelope_t_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/clr_done1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/clr_done2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram2_wr_addr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram2_wr_addr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram2_wr_addr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram2_wr_addr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram2_wr_addr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram2_wr_addr_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram2_wr_addr_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram2_wr_addr_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram2_wr_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram3_wr_addr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram3_wr_addr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram3_wr_addr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram3_wr_addr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram3_wr_addr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram3_wr_addr_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram3_wr_addr_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram3_wr_addr_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dfs/ram3_wr_en_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: mdio/phy_clk_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: rx_pkt/FSM_sequential_rx_state_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: rx_pkt/FSM_sequential_rx_state_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: rx_pkt/FSM_sequential_rx_state_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: rx_pkt/FSM_sequential_rx_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/IPv4_IP_dst_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rx_pkt/PKT_26010_DONE_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rx_pkt/PKT_26100_DONE_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rx_pkt/PKT_APO_DONE_reg/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rx_pkt/PKT_ARP_DONE_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_DP_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_pkt/UDP_dlen_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_pkt/arp_operation_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_pkt/clr_26010_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_pkt/clr_26100_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_pkt/clr_apo_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_pkt/clr_arp_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[12]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[13]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[14]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[15]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[3]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[5]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_data2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_data2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_data2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_data2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_data2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_data2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_data2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_data2_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_dv2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_pkt/rx_udp_dlen_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_pkt/set_26010_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_pkt/set_26100_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_pkt/set_apo_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_pkt/set_arp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1438)
---------------------------------------------------
 There are 1438 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (77)
-------------------------------
 There are 77 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.901        0.000                      0                 9805        0.024        0.000                      0                 9785        2.632        0.000                       0                  5134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk         {0.000 8.334}        16.667          59.999          
  clk_out1_pll  {0.000 4.000}        8.000           124.997         
  clk_out2_pll  {0.000 20.000}       40.001          25.000          
  clk_out3_pll  {0.000 39.001}       78.002          12.820          
  clk_out4_pll  {0.000 50.001}       100.002         10.000          
  clkfbout_pll  {0.000 25.000}       50.001          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                           5.333        0.000                       0                     1  
  clk_out1_pll        1.152        0.000                      0                 9550        0.024        0.000                      0                 9550        2.870        0.000                       0                  5088  
  clk_out2_pll                                                                                                                                                   38.408        0.000                       0                     2  
  clk_out3_pll       76.937        0.000                      0                    1        0.284        0.000                      0                    1       38.501        0.000                       0                     3  
  clk_out4_pll       94.617        0.000                      0                   65        0.148        0.000                      0                   65       49.501        0.000                       0                    37  
  clkfbout_pll                                                                                                                                                    2.632        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_out1_pll      998.901        0.000                      0                   10                                                                        
clk_out4_pll  clk_out1_pll        0.901        0.000                      0                   45        0.267        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll       clk_out1_pll             6.022        0.000                      0                  128        0.351        0.000                      0                  128  
**default**        clk_out1_pll                                6.965        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         16.667      15.418     PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        16.667      35.966     PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         8.333       5.333      PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         8.334       5.333      PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         8.334       5.333      PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         8.334       5.334      PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll fall@12.000ns - clk_out1_pll fall@4.000ns)
  Data Path Delay:        8.447ns  (logic 1.357ns (16.065%)  route 7.090ns (83.935%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 12.629 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.865ns = ( 2.135 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll fall edge)
                                                      4.000     4.000 f  
    H21                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     5.440 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     6.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -0.742 f  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     0.697    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.778 f  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.357     2.135    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y118        FDRE                                         r  fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.384     2.519 r  fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=3, routed)           2.774     5.293    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/D[0]
    SLICE_X29Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.398 r  fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     5.398    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg[0]
    SLICE_X29Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.838 r  fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.838    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.970 r  fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.654     7.624    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
    SLICE_X29Y118        LUT4 (Prop_lut4_I3_O)        0.296     7.920 r  fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_i_1/O
                         net (fo=2, routed)           2.663    10.582    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll fall edge)
                                                     12.000    12.000 f  
    H21                                               0.000    12.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374    13.374 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     7.861 f  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     9.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.309 f  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.645    10.954    clk_125Mhz
    SLICE_X88Y90         LUT1 (Prop_lut1_I0_O)        0.084    11.038 r  PHY_GTXC_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.591    12.629    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X29Y118        FDRE                                         r  fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.531    12.099    
                         clock uncertainty           -0.124    11.975    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)       -0.240    11.735    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll fall@12.000ns - clk_out1_pll fall@4.000ns)
  Data Path Delay:        8.599ns  (logic 1.175ns (13.664%)  route 7.424ns (86.336%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.919ns = ( 12.919 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.794ns = ( 2.206 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll fall edge)
                                                      4.000     4.000 f  
    H21                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     5.440 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     6.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -0.742 f  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     0.697    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.778 f  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.428     2.206    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y117         FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.384     2.590 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/Q
                         net (fo=3, routed)           2.992     5.582    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/D[11]
    SLICE_X4Y114         LUT4 (Prop_lut4_I2_O)        0.105     5.687 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[5].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     5.687    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg[5]
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.095 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           2.020     8.115    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
    SLICE_X7Y112         LUT4 (Prop_lut4_I3_O)        0.278     8.393 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_i_1/O
                         net (fo=2, routed)           2.412    10.806    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_i_1_n_0
    SLICE_X7Y112         FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll fall edge)
                                                     12.000    12.000 f  
    H21                                               0.000    12.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374    13.374 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     7.861 f  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     9.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.309 f  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.645    10.954    clk_125Mhz
    SLICE_X88Y90         LUT1 (Prop_lut1_I0_O)        0.084    11.038 r  PHY_GTXC_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.881    12.919    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X7Y112         FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.531    12.388    
                         clock uncertainty           -0.124    12.264    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)       -0.217    12.047    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.047    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 tx_25700/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[786]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.484ns (7.497%)  route 5.972ns (92.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 6.723 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.335    -1.887    tx_25700/clk_out1
    SLICE_X57Y123        FDRE                                         r  tx_25700/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  tx_25700/FSM_sequential_State_reg[0]/Q
                         net (fo=85, routed)          1.754     0.246    tx_25700/State__0[0]
    SLICE_X46Y127        LUT5 (Prop_lut5_I1_O)        0.105     0.351 r  tx_25700/adc_data_t[1359]_i_1/O
                         net (fo=1392, routed)        4.219     4.569    tx_25700/adc_data_t
    SLICE_X25Y159        FDRE                                         r  tx_25700/adc_data_t_reg[786]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.414     6.723    tx_25700/clk_out1
    SLICE_X25Y159        FDRE                                         r  tx_25700/adc_data_t_reg[786]/C
                         clock pessimism             -0.525     6.198    
                         clock uncertainty           -0.124     6.074    
    SLICE_X25Y159        FDRE (Setup_fdre_C_CE)      -0.168     5.906    tx_25700/adc_data_t_reg[786]
  -------------------------------------------------------------------
                         required time                          5.906    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 tx_25700/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[834]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.484ns (7.497%)  route 5.972ns (92.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 6.723 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.335    -1.887    tx_25700/clk_out1
    SLICE_X57Y123        FDRE                                         r  tx_25700/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  tx_25700/FSM_sequential_State_reg[0]/Q
                         net (fo=85, routed)          1.754     0.246    tx_25700/State__0[0]
    SLICE_X46Y127        LUT5 (Prop_lut5_I1_O)        0.105     0.351 r  tx_25700/adc_data_t[1359]_i_1/O
                         net (fo=1392, routed)        4.219     4.569    tx_25700/adc_data_t
    SLICE_X25Y159        FDRE                                         r  tx_25700/adc_data_t_reg[834]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.414     6.723    tx_25700/clk_out1
    SLICE_X25Y159        FDRE                                         r  tx_25700/adc_data_t_reg[834]/C
                         clock pessimism             -0.525     6.198    
                         clock uncertainty           -0.124     6.074    
    SLICE_X25Y159        FDRE (Setup_fdre_C_CE)      -0.168     5.906    tx_25700/adc_data_t_reg[834]
  -------------------------------------------------------------------
                         required time                          5.906    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 tx_25700/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[1001]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 0.484ns (7.538%)  route 5.937ns (92.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 6.725 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.335    -1.887    tx_25700/clk_out1
    SLICE_X57Y123        FDRE                                         r  tx_25700/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  tx_25700/FSM_sequential_State_reg[0]/Q
                         net (fo=85, routed)          1.754     0.246    tx_25700/State__0[0]
    SLICE_X46Y127        LUT5 (Prop_lut5_I1_O)        0.105     0.351 r  tx_25700/adc_data_t[1359]_i_1/O
                         net (fo=1392, routed)        4.183     4.534    tx_25700/adc_data_t
    SLICE_X20Y156        FDRE                                         r  tx_25700/adc_data_t_reg[1001]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.416     6.725    tx_25700/clk_out1
    SLICE_X20Y156        FDRE                                         r  tx_25700/adc_data_t_reg[1001]/C
                         clock pessimism             -0.525     6.200    
                         clock uncertainty           -0.124     6.076    
    SLICE_X20Y156        FDRE (Setup_fdre_C_CE)      -0.168     5.908    tx_25700/adc_data_t_reg[1001]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 tx_25700/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[953]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 0.484ns (7.538%)  route 5.937ns (92.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 6.725 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.335    -1.887    tx_25700/clk_out1
    SLICE_X57Y123        FDRE                                         r  tx_25700/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  tx_25700/FSM_sequential_State_reg[0]/Q
                         net (fo=85, routed)          1.754     0.246    tx_25700/State__0[0]
    SLICE_X46Y127        LUT5 (Prop_lut5_I1_O)        0.105     0.351 r  tx_25700/adc_data_t[1359]_i_1/O
                         net (fo=1392, routed)        4.183     4.534    tx_25700/adc_data_t
    SLICE_X20Y156        FDRE                                         r  tx_25700/adc_data_t_reg[953]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.416     6.725    tx_25700/clk_out1
    SLICE_X20Y156        FDRE                                         r  tx_25700/adc_data_t_reg[953]/C
                         clock pessimism             -0.525     6.200    
                         clock uncertainty           -0.124     6.076    
    SLICE_X20Y156        FDRE (Setup_fdre_C_CE)      -0.168     5.908    tx_25700/adc_data_t_reg[953]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 tx_25700/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[787]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.484ns (7.558%)  route 5.920ns (92.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 6.723 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.335    -1.887    tx_25700/clk_out1
    SLICE_X57Y123        FDRE                                         r  tx_25700/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  tx_25700/FSM_sequential_State_reg[0]/Q
                         net (fo=85, routed)          1.754     0.246    tx_25700/State__0[0]
    SLICE_X46Y127        LUT5 (Prop_lut5_I1_O)        0.105     0.351 r  tx_25700/adc_data_t[1359]_i_1/O
                         net (fo=1392, routed)        4.166     4.517    tx_25700/adc_data_t
    SLICE_X27Y159        FDRE                                         r  tx_25700/adc_data_t_reg[787]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.414     6.723    tx_25700/clk_out1
    SLICE_X27Y159        FDRE                                         r  tx_25700/adc_data_t_reg[787]/C
                         clock pessimism             -0.525     6.198    
                         clock uncertainty           -0.124     6.074    
    SLICE_X27Y159        FDRE (Setup_fdre_C_CE)      -0.168     5.906    tx_25700/adc_data_t_reg[787]
  -------------------------------------------------------------------
                         required time                          5.906    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 tx_25700/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[818]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.484ns (7.558%)  route 5.920ns (92.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 6.723 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.335    -1.887    tx_25700/clk_out1
    SLICE_X57Y123        FDRE                                         r  tx_25700/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  tx_25700/FSM_sequential_State_reg[0]/Q
                         net (fo=85, routed)          1.754     0.246    tx_25700/State__0[0]
    SLICE_X46Y127        LUT5 (Prop_lut5_I1_O)        0.105     0.351 r  tx_25700/adc_data_t[1359]_i_1/O
                         net (fo=1392, routed)        4.166     4.517    tx_25700/adc_data_t
    SLICE_X27Y159        FDRE                                         r  tx_25700/adc_data_t_reg[818]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.414     6.723    tx_25700/clk_out1
    SLICE_X27Y159        FDRE                                         r  tx_25700/adc_data_t_reg[818]/C
                         clock pessimism             -0.525     6.198    
                         clock uncertainty           -0.124     6.074    
    SLICE_X27Y159        FDRE (Setup_fdre_C_CE)      -0.168     5.906    tx_25700/adc_data_t_reg[818]
  -------------------------------------------------------------------
                         required time                          5.906    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 tx_25700/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[821]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.484ns (7.558%)  route 5.920ns (92.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 6.723 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.335    -1.887    tx_25700/clk_out1
    SLICE_X57Y123        FDRE                                         r  tx_25700/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  tx_25700/FSM_sequential_State_reg[0]/Q
                         net (fo=85, routed)          1.754     0.246    tx_25700/State__0[0]
    SLICE_X46Y127        LUT5 (Prop_lut5_I1_O)        0.105     0.351 r  tx_25700/adc_data_t[1359]_i_1/O
                         net (fo=1392, routed)        4.166     4.517    tx_25700/adc_data_t
    SLICE_X27Y159        FDRE                                         r  tx_25700/adc_data_t_reg[821]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.414     6.723    tx_25700/clk_out1
    SLICE_X27Y159        FDRE                                         r  tx_25700/adc_data_t_reg[821]/C
                         clock pessimism             -0.525     6.198    
                         clock uncertainty           -0.124     6.074    
    SLICE_X27Y159        FDRE (Setup_fdre_C_CE)      -0.168     5.906    tx_25700/adc_data_t_reg[821]
  -------------------------------------------------------------------
                         required time                          5.906    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 tx_25700/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[965]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.484ns (7.638%)  route 5.853ns (92.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 6.724 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.335    -1.887    tx_25700/clk_out1
    SLICE_X57Y123        FDRE                                         r  tx_25700/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  tx_25700/FSM_sequential_State_reg[0]/Q
                         net (fo=85, routed)          1.754     0.246    tx_25700/State__0[0]
    SLICE_X46Y127        LUT5 (Prop_lut5_I1_O)        0.105     0.351 r  tx_25700/adc_data_t[1359]_i_1/O
                         net (fo=1392, routed)        4.100     4.450    tx_25700/adc_data_t
    SLICE_X25Y157        FDRE                                         r  tx_25700/adc_data_t_reg[965]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.415     6.724    tx_25700/clk_out1
    SLICE_X25Y157        FDRE                                         r  tx_25700/adc_data_t_reg[965]/C
                         clock pessimism             -0.525     6.199    
                         clock uncertainty           -0.124     6.075    
    SLICE_X25Y157        FDRE (Setup_fdre_C_CE)      -0.168     5.907    tx_25700/adc_data_t_reg[965]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 adc/adc_data_reg[832]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[832]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.547%)  route 0.113ns (44.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.648    -0.434    adc/clk_out1
    SLICE_X36Y150        FDRE                                         r  adc/adc_data_reg[832]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  adc/adc_data_reg[832]/Q
                         net (fo=1, routed)           0.113    -0.180    tx_25700/D[832]
    SLICE_X37Y149        FDRE                                         r  tx_25700/adc_data_t_reg[832]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.836    -0.287    tx_25700/clk_out1
    SLICE_X37Y149        FDRE                                         r  tx_25700/adc_data_t_reg[832]/C
                         clock pessimism              0.036    -0.251    
    SLICE_X37Y149        FDRE (Hold_fdre_C_D)         0.047    -0.204    tx_25700/adc_data_t_reg[832]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 adc/adc_data_reg[417]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[417]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.520%)  route 0.144ns (50.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.649    -0.433    adc/clk_out1
    SLICE_X29Y150        FDRE                                         r  adc/adc_data_reg[417]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  adc/adc_data_reg[417]/Q
                         net (fo=1, routed)           0.144    -0.148    tx_25700/D[417]
    SLICE_X29Y149        FDRE                                         r  tx_25700/adc_data_t_reg[417]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.837    -0.286    tx_25700/clk_out1
    SLICE_X29Y149        FDRE                                         r  tx_25700/adc_data_t_reg[417]/C
                         clock pessimism              0.036    -0.250    
    SLICE_X29Y149        FDRE (Hold_fdre_C_D)         0.071    -0.179    tx_25700/adc_data_t_reg[417]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 adc/adc_data_reg[816]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[816]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.167%)  route 0.152ns (51.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.648    -0.434    adc/clk_out1
    SLICE_X35Y150        FDRE                                         r  adc/adc_data_reg[816]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  adc/adc_data_reg[816]/Q
                         net (fo=1, routed)           0.152    -0.141    tx_25700/D[816]
    SLICE_X36Y148        FDRE                                         r  tx_25700/adc_data_t_reg[816]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.836    -0.287    tx_25700/clk_out1
    SLICE_X36Y148        FDRE                                         r  tx_25700/adc_data_t_reg[816]/C
                         clock pessimism              0.036    -0.251    
    SLICE_X36Y148        FDRE (Hold_fdre_C_D)         0.066    -0.185    tx_25700/adc_data_t_reg[816]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 adc/adc_data_reg[976]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_25700/adc_data_t_reg[976]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.231%)  route 0.171ns (54.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.648    -0.434    adc/clk_out1
    SLICE_X37Y150        FDRE                                         r  adc/adc_data_reg[976]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  adc/adc_data_reg[976]/Q
                         net (fo=1, routed)           0.171    -0.122    tx_25700/D[976]
    SLICE_X37Y149        FDRE                                         r  tx_25700/adc_data_t_reg[976]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.836    -0.287    tx_25700/clk_out1
    SLICE_X37Y149        FDRE                                         r  tx_25700/adc_data_t_reg[976]/C
                         clock pessimism              0.036    -0.251    
    SLICE_X37Y149        FDRE (Hold_fdre_C_D)         0.075    -0.176    tx_25700/adc_data_t_reg[976]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll fall@4.000ns - clk_out1_pll fall@4.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.538%)  route 0.161ns (52.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns = ( 3.744 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 3.477 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll fall edge)
                                                      4.000     4.000 f  
    H21                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     4.277 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335     2.383 f  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.892    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.918 f  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.559     3.477    fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y121         FDRE                                         r  fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.146     3.623 r  fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/Q
                         net (fo=6, routed)           0.161     3.784    fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[10]
    RAMB36_X0Y24         RAMB36E1                                     r  fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll fall edge)
                                                      4.000     4.000 f  
    H21                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     4.465 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653     2.293 f  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.849    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.878 f  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.866     3.744    fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y24         RAMB36E1                                     r  fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.214     3.530    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     3.713    fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 skp/ram3_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            skp/mem3_inst/RAM_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.681%)  route 0.189ns (57.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.549    -0.533    skp/clk_out1
    SLICE_X44Y125        FDRE                                         r  skp/ram3_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  skp/ram3_wr_addr_reg[3]/Q
                         net (fo=18, routed)          0.189    -0.203    skp/mem3_inst/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.816    -0.307    skp/mem3_inst/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.213    -0.520    
    SLICE_X42Y125        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.280    skp/mem3_inst/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 skp/ram3_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            skp/mem3_inst/RAM_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.681%)  route 0.189ns (57.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.549    -0.533    skp/clk_out1
    SLICE_X44Y125        FDRE                                         r  skp/ram3_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  skp/ram3_wr_addr_reg[3]/Q
                         net (fo=18, routed)          0.189    -0.203    skp/mem3_inst/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.816    -0.307    skp/mem3_inst/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.520    
    SLICE_X42Y125        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.280    skp/mem3_inst/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 skp/ram3_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            skp/mem3_inst/RAM_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.681%)  route 0.189ns (57.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.549    -0.533    skp/clk_out1
    SLICE_X44Y125        FDRE                                         r  skp/ram3_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  skp/ram3_wr_addr_reg[3]/Q
                         net (fo=18, routed)          0.189    -0.203    skp/mem3_inst/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.816    -0.307    skp/mem3_inst/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.213    -0.520    
    SLICE_X42Y125        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.280    skp/mem3_inst/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 skp/ram3_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            skp/mem3_inst/RAM_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.681%)  route 0.189ns (57.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.549    -0.533    skp/clk_out1
    SLICE_X44Y125        FDRE                                         r  skp/ram3_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  skp/ram3_wr_addr_reg[3]/Q
                         net (fo=18, routed)          0.189    -0.203    skp/mem3_inst/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.816    -0.307    skp/mem3_inst/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.520    
    SLICE_X42Y125        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.280    skp/mem3_inst/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 skp/ram3_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            skp/mem3_inst/RAM_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.681%)  route 0.189ns (57.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.549    -0.533    skp/clk_out1
    SLICE_X44Y125        FDRE                                         r  skp/ram3_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  skp/ram3_wr_addr_reg[3]/Q
                         net (fo=18, routed)          0.189    -0.203    skp/mem3_inst/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.816    -0.307    skp/mem3_inst/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y125        RAMD32                                       r  skp/mem3_inst/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.213    -0.520    
    SLICE_X42Y125        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.280    skp/mem3_inst/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y47    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y47    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y38    fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y38    fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y50    fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y50    fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y22    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y22    fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y20    fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y20    fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y111   dfs/mem2_inst/RAM_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y111   dfs/mem2_inst/RAM_reg_64_127_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y111   dfs/mem2_inst/RAM_reg_64_127_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y111   dfs/mem2_inst/RAM_reg_64_127_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y116   dfs/mem3_inst/RAM_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y116   dfs/mem3_inst/RAM_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y116   dfs/mem3_inst/RAM_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y116   dfs/mem3_inst/RAM_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y113   dfs/mem3_inst/RAM_reg_128_191_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y113   dfs/mem3_inst/RAM_reg_128_191_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y109   dfs/mem2_inst/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y109   dfs/mem2_inst/RAM_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y109   dfs/mem2_inst/RAM_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y109   dfs/mem2_inst/RAM_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y107   dfs/mem2_inst/RAM_reg_0_63_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y107   dfs/mem2_inst/RAM_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y107   dfs/mem2_inst/RAM_reg_0_63_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y107   dfs/mem2_inst/RAM_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y110   dfs/mem2_inst/RAM_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y110   dfs/mem2_inst/RAM_reg_192_255_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.001
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         40.001      38.408     BUFGCTRL_X0Y16  pll_inst/inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.001      38.752     PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.001      119.999    PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       76.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.937ns  (required time - arrival time)
  Source:                 dac_inst/clk_6M4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@39.001ns period=78.002ns})
  Destination:            dac_inst/clk_6M4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@39.001ns period=78.002ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            78.002ns  (clk_out3_pll rise@78.002ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.484ns (52.997%)  route 0.429ns (47.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 76.634 - 78.002 ) 
    Source Clock Delay      (SCD):    -1.792ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.356ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.430    -1.792    dac_inst/clk_out3
    SLICE_X86Y127        FDRE                                         r  dac_inst/clk_6M4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.413 f  dac_inst/clk_6M4_reg/Q
                         net (fo=10, routed)          0.429    -0.983    dac_inst/dac_sclk_OBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.105    -0.878 r  dac_inst/clk_6M4_i_1/O
                         net (fo=1, routed)           0.000    -0.878    dac_inst/clk_6M4_i_1_n_0
    SLICE_X86Y127        FDRE                                         r  dac_inst/clk_6M4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     78.002    78.002 r  
    H21                                               0.000    78.002 r  sys_clk (IN)
                         net (fo=0)                   0.000    78.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374    79.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    80.394    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.532    73.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    75.233    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    75.310 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.324    76.634    dac_inst/clk_out3
    SLICE_X86Y127        FDRE                                         r  dac_inst/clk_6M4_reg/C
                         clock pessimism             -0.424    76.210    
                         clock uncertainty           -0.181    76.028    
    SLICE_X86Y127        FDRE (Setup_fdre_C_D)        0.030    76.058    dac_inst/clk_6M4_reg
  -------------------------------------------------------------------
                         required time                         76.058    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                 76.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dac_inst/clk_6M4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@39.001ns period=78.002ns})
  Destination:            dac_inst/clk_6M4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@39.001ns period=78.002ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.565%)  route 0.189ns (50.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.591    -0.491    dac_inst/clk_out3
    SLICE_X86Y127        FDRE                                         r  dac_inst/clk_6M4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.350 f  dac_inst/clk_6M4_reg/Q
                         net (fo=10, routed)          0.189    -0.161    dac_inst/dac_sclk_OBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.116 r  dac_inst/clk_6M4_i_1/O
                         net (fo=1, routed)           0.000    -0.116    dac_inst/clk_6M4_i_1_n_0
    SLICE_X86Y127        FDRE                                         r  dac_inst/clk_6M4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.859    -0.263    dac_inst/clk_out3
    SLICE_X86Y127        FDRE                                         r  dac_inst/clk_6M4_reg/C
                         clock pessimism             -0.228    -0.491    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.091    -0.400    dac_inst/clk_6M4_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll
Waveform(ns):       { 0.000 39.001 }
Period(ns):         78.002
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         78.002      76.409     BUFGCTRL_X0Y20  pll_inst/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         78.002      76.753     PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         78.002      77.002     SLICE_X86Y127   dac_inst/clk_6M4_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       78.002      81.998     PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C             n/a            0.500         39.001      38.501     SLICE_X86Y127   dac_inst/clk_6M4_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         39.001      38.501     SLICE_X86Y127   dac_inst/clk_6M4_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         39.001      38.501     SLICE_X86Y127   dac_inst/clk_6M4_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         39.001      38.501     SLICE_X86Y127   dac_inst/clk_6M4_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_pll
  To Clock:  clk_out4_pll

Setup :            0  Failing Endpoints,  Worst Slack       94.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.617ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.929ns (36.611%)  route 3.340ns (63.389%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 98.627 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.118 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.118    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.218 r  mdio/phy_rst.phy_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    mdio/phy_rst.phy_cnt_reg[16]_i_1_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.475 r  mdio/phy_rst.phy_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.475    mdio/phy_rst.phy_cnt_reg[20]_i_1_n_6
    SLICE_X78Y119        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.316    98.627    mdio/clk_out4
    SLICE_X78Y119        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[21]/C
                         clock pessimism             -0.447    98.179    
                         clock uncertainty           -0.189    97.991    
    SLICE_X78Y119        FDRE (Setup_fdre_C_D)        0.101    98.092    mdio/phy_rst.phy_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         98.092    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                 94.617    

Slack (MET) :             94.671ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.863ns (35.807%)  route 3.340ns (64.193%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 98.627 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.118 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.118    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.218 r  mdio/phy_rst.phy_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    mdio/phy_rst.phy_cnt_reg[16]_i_1_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     3.409 r  mdio/phy_rst.phy_cnt_reg[20]_i_1/CO[2]
                         net (fo=1, routed)           0.000     3.409    mdio/phy_rst.phy_cnt_reg[20]_i_1_n_1
    SLICE_X78Y119        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.316    98.627    mdio/clk_out4
    SLICE_X78Y119        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[22]/C
                         clock pessimism             -0.447    98.179    
                         clock uncertainty           -0.189    97.991    
    SLICE_X78Y119        FDRE (Setup_fdre_C_D)        0.089    98.080    mdio/phy_rst.phy_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.080    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 94.671    

Slack (MET) :             94.696ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.850ns (35.647%)  route 3.340ns (64.353%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 98.627 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.118 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.118    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.218 r  mdio/phy_rst.phy_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    mdio/phy_rst.phy_cnt_reg[16]_i_1_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.396 r  mdio/phy_rst.phy_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.396    mdio/phy_rst.phy_cnt_reg[20]_i_1_n_7
    SLICE_X78Y119        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.316    98.627    mdio/clk_out4
    SLICE_X78Y119        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[20]/C
                         clock pessimism             -0.447    98.179    
                         clock uncertainty           -0.189    97.991    
    SLICE_X78Y119        FDRE (Setup_fdre_C_D)        0.101    98.092    mdio/phy_rst.phy_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         98.092    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 94.696    

Slack (MET) :             94.713ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.834ns (35.448%)  route 3.340ns (64.552%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 98.628 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.118 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.118    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.380 r  mdio/phy_rst.phy_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.380    mdio/phy_rst.phy_cnt_reg[16]_i_1_n_4
    SLICE_X78Y118        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.317    98.628    mdio/clk_out4
    SLICE_X78Y118        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[19]/C
                         clock pessimism             -0.447    98.180    
                         clock uncertainty           -0.189    97.992    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.101    98.093    mdio/phy_rst.phy_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         98.093    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 94.713    

Slack (MET) :             94.718ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.829ns (35.385%)  route 3.340ns (64.615%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 98.628 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.118 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.118    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.375 r  mdio/phy_rst.phy_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.375    mdio/phy_rst.phy_cnt_reg[16]_i_1_n_6
    SLICE_X78Y118        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.317    98.628    mdio/clk_out4
    SLICE_X78Y118        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[17]/C
                         clock pessimism             -0.447    98.180    
                         clock uncertainty           -0.189    97.992    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.101    98.093    mdio/phy_rst.phy_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         98.093    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                 94.718    

Slack (MET) :             94.776ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.771ns (34.652%)  route 3.340ns (65.348%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 98.628 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.118 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.118    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.317 r  mdio/phy_rst.phy_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.317    mdio/phy_rst.phy_cnt_reg[16]_i_1_n_5
    SLICE_X78Y118        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.317    98.628    mdio/clk_out4
    SLICE_X78Y118        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[18]/C
                         clock pessimism             -0.447    98.180    
                         clock uncertainty           -0.189    97.992    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.101    98.093    mdio/phy_rst.phy_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         98.093    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                 94.776    

Slack (MET) :             94.797ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.750ns (34.382%)  route 3.340ns (65.618%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 98.628 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.118 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.118    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.296 r  mdio/phy_rst.phy_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.296    mdio/phy_rst.phy_cnt_reg[16]_i_1_n_7
    SLICE_X78Y118        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.317    98.628    mdio/clk_out4
    SLICE_X78Y118        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[16]/C
                         clock pessimism             -0.447    98.180    
                         clock uncertainty           -0.189    97.992    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.101    98.093    mdio/phy_rst.phy_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         98.093    
                         arrival time                          -3.296    
  -------------------------------------------------------------------
                         slack                                 94.797    

Slack (MET) :             94.814ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.734ns (34.175%)  route 3.340ns (65.825%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 98.629 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.280 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.280    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_4
    SLICE_X78Y117        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.318    98.629    mdio/clk_out4
    SLICE_X78Y117        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[15]/C
                         clock pessimism             -0.447    98.181    
                         clock uncertainty           -0.189    97.993    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.101    98.094    mdio/phy_rst.phy_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         98.094    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 94.814    

Slack (MET) :             94.819ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.729ns (34.110%)  route 3.340ns (65.890%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 98.629 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.275 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.275    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_6
    SLICE_X78Y117        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.318    98.629    mdio/clk_out4
    SLICE_X78Y117        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[13]/C
                         clock pessimism             -0.447    98.181    
                         clock uncertainty           -0.189    97.993    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.101    98.094    mdio/phy_rst.phy_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         98.094    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                 94.819    

Slack (MET) :             94.877ns  (required time - arrival time)
  Source:                 mdio/phy_rst.phy_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_rst.phy_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.002ns  (clk_out4_pll rise@100.002ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.671ns (33.348%)  route 3.340ns (66.652%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 98.629 - 100.002 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.428    -1.794    mdio/clk_out4
    SLICE_X78Y115        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.361 f  mdio/phy_rst.phy_cnt_reg[6]/Q
                         net (fo=2, routed)           0.786    -0.574    mdio/phy_rst.phy_cnt_reg[6]
    SLICE_X79Y116        LUT6 (Prop_lut6_I1_O)        0.105    -0.469 r  mdio/rst_st[1]_i_5/O
                         net (fo=1, routed)           0.659     0.190    mdio/rst_st[1]_i_5_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I1_O)        0.105     0.295 r  mdio/rst_st[1]_i_4/O
                         net (fo=1, routed)           0.227     0.521    mdio/rst_st[1]_i_4_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I3_O)        0.105     0.626 r  mdio/rst_st[1]_i_3/O
                         net (fo=1, routed)           0.506     1.133    mdio/rst_st[1]_i_3_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I1_O)        0.105     1.238 f  mdio/rst_st[1]_i_2/O
                         net (fo=26, routed)          1.162     2.399    mdio/rst_st[1]_i_2_n_0
    SLICE_X78Y114        LUT2 (Prop_lut2_I1_O)        0.105     2.504 r  mdio/phy_rst.phy_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.504    mdio/phy_rst.phy_cnt[0]_i_4_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.818 r  mdio/phy_rst.phy_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    mdio/phy_rst.phy_cnt_reg[0]_i_2_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.918 r  mdio/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.918    mdio/phy_rst.phy_cnt_reg[4]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.018 r  mdio/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.018    mdio/phy_rst.phy_cnt_reg[8]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.217 r  mdio/phy_rst.phy_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.217    mdio/phy_rst.phy_cnt_reg[12]_i_1_n_5
    SLICE_X78Y117        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   101.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.532    95.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.371    97.234    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.311 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.318    98.629    mdio/clk_out4
    SLICE_X78Y117        FDRE                                         r  mdio/phy_rst.phy_cnt_reg[14]/C
                         clock pessimism             -0.447    98.181    
                         clock uncertainty           -0.189    97.993    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.101    98.094    mdio/phy_rst.phy_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         98.094    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                 94.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mdio/rst_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/rst_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.589%)  route 0.077ns (35.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mdio/rst_st_reg[2]/Q
                         net (fo=6, routed)           0.077    -0.276    mdio/rst_st[2]
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.858    -0.265    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[2]/C
                         clock pessimism             -0.229    -0.494    
    SLICE_X79Y117        FDRE (Hold_fdre_C_D)         0.070    -0.424    mdio/rst_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mdio/clock_div.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/clock_div.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.389%)  route 0.120ns (38.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.564    -0.518    mdio/clk_out4
    SLICE_X52Y96         FDRE                                         r  mdio/clock_div.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mdio/clock_div.count_reg[2]/Q
                         net (fo=7, routed)           0.120    -0.258    mdio/clock_div.count_reg[2]
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.049    -0.209 r  mdio/clock_div.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    mdio/p_0_in[4]
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.834    -0.289    mdio/clk_out4
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[4]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107    -0.398    mdio/clock_div.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mdio/clock_div.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/clock_div.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.883%)  route 0.120ns (39.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.564    -0.518    mdio/clk_out4
    SLICE_X52Y96         FDRE                                         r  mdio/clock_div.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mdio/clock_div.count_reg[2]/Q
                         net (fo=7, routed)           0.120    -0.258    mdio/clock_div.count_reg[2]
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.213 r  mdio/clock_div.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    mdio/p_0_in[3]
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.834    -0.289    mdio/clk_out4
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[3]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092    -0.413    mdio/clock_div.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mdio/clock_div.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/phy_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.044%)  route 0.134ns (41.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.564    -0.518    mdio/clk_out4
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mdio/clock_div.count_reg[5]/Q
                         net (fo=4, routed)           0.134    -0.243    mdio/clock_div.count_reg[5]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  mdio/phy_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.198    mdio/phy_clk_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  mdio/phy_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.835    -0.288    mdio/clk_out4
    SLICE_X53Y97         FDRE                                         r  mdio/phy_clk_reg/C
                         clock pessimism             -0.213    -0.501    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.091    -0.410    mdio/phy_clk_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mdio/clock_div.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/clock_div.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.131%)  route 0.140ns (42.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.564    -0.518    mdio/clk_out4
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mdio/clock_div.count_reg[0]/Q
                         net (fo=7, routed)           0.140    -0.238    mdio/clock_div.count_reg_n_0_[0]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.193 r  mdio/clock_div.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    mdio/p_0_in[5]
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.834    -0.289    mdio/clk_out4
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[5]/C
                         clock pessimism             -0.229    -0.518    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092    -0.426    mdio/clock_div.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mdio/rst_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/rst_st_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.452%)  route 0.166ns (47.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mdio/rst_st_reg[0]/Q
                         net (fo=4, routed)           0.166    -0.187    mdio/rst_st[0]
    SLICE_X79Y117        LUT4 (Prop_lut4_I3_O)        0.042    -0.145 r  mdio/rst_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    mdio/rst_st[0]_i_1_n_0
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.858    -0.265    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[0]/C
                         clock pessimism             -0.229    -0.494    
    SLICE_X79Y117        FDRE (Hold_fdre_C_D)         0.105    -0.389    mdio/rst_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mdio/rst_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/rst_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mdio/rst_st_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.185    mdio/rst_st[0]
    SLICE_X79Y117        LUT4 (Prop_lut4_I0_O)        0.043    -0.142 r  mdio/rst_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    mdio/rst_st[1]_i_1_n_0
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.858    -0.265    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[1]/C
                         clock pessimism             -0.229    -0.494    
    SLICE_X79Y117        FDRE (Hold_fdre_C_D)         0.107    -0.387    mdio/rst_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mdio/clock_div.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/clock_div.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.885%)  route 0.122ns (35.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.564    -0.518    mdio/clk_out4
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.390 r  mdio/clock_div.count_reg[4]/Q
                         net (fo=5, routed)           0.122    -0.268    mdio/clock_div.count_reg[4]
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.098    -0.170 r  mdio/clock_div.count[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.170    mdio/p_0_in[6]
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.834    -0.289    mdio/clk_out4
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[6]/C
                         clock pessimism             -0.229    -0.518    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092    -0.426    mdio/clock_div.count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mdio/rst_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/rst_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.558%)  route 0.168ns (47.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mdio/rst_st_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.185    mdio/rst_st[0]
    SLICE_X79Y117        LUT5 (Prop_lut5_I2_O)        0.045    -0.140 r  mdio/rst_n_i_1/O
                         net (fo=1, routed)           0.000    -0.140    mdio/rst_n_i_1_n_0
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.858    -0.265    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
                         clock pessimism             -0.229    -0.494    
    SLICE_X79Y117        FDRE (Hold_fdre_C_D)         0.092    -0.402    mdio/rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mdio/clock_div.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            mdio/clock_div.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.359%)  route 0.188ns (50.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.564    -0.518    mdio/clk_out4
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mdio/clock_div.count_reg[0]/Q
                         net (fo=7, routed)           0.188    -0.189    mdio/clock_div.count_reg_n_0_[0]
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.042    -0.147 r  mdio/clock_div.count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    mdio/p_0_in[1]
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.834    -0.289    mdio/clk_out4
    SLICE_X53Y96         FDRE                                         r  mdio/clock_div.count_reg[1]/C
                         clock pessimism             -0.229    -0.518    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107    -0.411    mdio/clock_div.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_pll
Waveform(ns):       { 0.000 50.001 }
Period(ns):         100.002
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.002     98.410     BUFGCTRL_X0Y18  pll_inst/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         100.002     98.753     PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         100.002     99.002     SLICE_X53Y96    mdio/clock_div.count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.002     99.002     SLICE_X53Y96    mdio/clock_div.count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.002     99.002     SLICE_X52Y96    mdio/clock_div.count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.002     99.002     SLICE_X53Y96    mdio/clock_div.count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.002     99.002     SLICE_X53Y96    mdio/clock_div.count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.002     99.002     SLICE_X53Y96    mdio/clock_div.count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.002     99.002     SLICE_X53Y96    mdio/clock_div.count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.002     99.002     SLICE_X53Y97    mdio/phy_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       100.002     59.998     PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y116   mdio/phy_rst.phy_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y116   mdio/phy_rst.phy_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y119   mdio/phy_rst.phy_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y119   mdio/phy_rst.phy_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y119   mdio/phy_rst.phy_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y115   mdio/phy_rst.phy_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y115   mdio/phy_rst.phy_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y115   mdio/phy_rst.phy_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y115   mdio/phy_rst.phy_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y116   mdio/phy_rst.phy_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X53Y96    mdio/clock_div.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X53Y96    mdio/clock_div.count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X52Y96    mdio/clock_div.count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X53Y96    mdio/clock_div.count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X53Y96    mdio/clock_div.count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X53Y96    mdio/clock_div.count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X53Y96    mdio/clock_div.count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X53Y97    mdio/phy_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y118   mdio/phy_rst.phy_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.001      49.501     SLICE_X78Y118   mdio/phy_rst.phy_cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.001
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         50.001      48.409     BUFGCTRL_X0Y19  pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.001      48.752     PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.001      48.752     PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.001      2.632      PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.001      109.999    PLLE2_ADV_X0Y2  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack      998.901ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.901ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.024ns  (logic 0.433ns (42.291%)  route 0.591ns (57.709%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.591     1.024    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X67Y108        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)       -0.075   999.925    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                998.901    

Slack (MET) :             998.961ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.876ns  (logic 0.398ns (45.414%)  route 0.478ns (54.586%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X66Y112        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.478     0.876    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X70Y112        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X70Y112        FDRE (Setup_fdre_C_D)       -0.163   999.837    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.837    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                998.961    

Slack (MET) :             998.969ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.823ns  (logic 0.348ns (42.289%)  route 0.475ns (57.711%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.475     0.823    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X69Y110        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X69Y110        FDRE (Setup_fdre_C_D)       -0.208   999.792    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.792    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                998.969    

Slack (MET) :             999.034ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.764ns  (logic 0.398ns (52.074%)  route 0.366ns (47.926%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.366     0.764    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X67Y108        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)       -0.202   999.798    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                999.034    

Slack (MET) :             999.103ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.824ns  (logic 0.379ns (45.980%)  route 0.445ns (54.020%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.824    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X67Y108        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)       -0.073   999.927    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                999.103    

Slack (MET) :             999.104ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.910%)  route 0.378ns (52.090%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.378     0.726    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X70Y111        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X70Y111        FDRE (Setup_fdre_C_D)       -0.170   999.830    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.830    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                999.104    

Slack (MET) :             999.126ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.845ns  (logic 0.379ns (44.859%)  route 0.466ns (55.141%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y111        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X67Y111        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.466     0.845    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X70Y111        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X70Y111        FDRE (Setup_fdre_C_D)       -0.029   999.971    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.971    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                999.126    

Slack (MET) :             999.133ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.792ns  (logic 0.433ns (54.658%)  route 0.359ns (45.342%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X66Y112        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.359     0.792    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X68Y111        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X68Y111        FDRE (Setup_fdre_C_D)       -0.075   999.925    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                999.133    

Slack (MET) :             999.203ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.588ns  (logic 0.348ns (59.205%)  route 0.240ns (40.795%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y109        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.240     0.588    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X67Y108        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)       -0.209   999.791    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.791    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                999.203    

Slack (MET) :             999.305ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.620ns  (logic 0.379ns (61.118%)  route 0.241ns (38.882%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE                         0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.241     0.620    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X69Y110        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X69Y110        FDRE (Setup_fdre_C_D)       -0.075   999.925    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                999.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/dds_clk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.184ns  (logic 0.484ns (22.161%)  route 1.700ns (77.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 102.626 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          1.055   100.390    dds/SR[0]
    SLICE_X80Y123        FDRE                                         r  dds/dds_clk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.315   102.626    dds/clk_out1
    SLICE_X80Y123        FDRE                                         r  dds/dds_clk_reg/C
                         clock pessimism             -0.603   102.023    
                         clock uncertainty           -0.309   101.715    
    SLICE_X80Y123        FDRE (Setup_fdre_C_R)       -0.423   101.292    dds/dds_clk_reg
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                        -100.390    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/dds_pdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.166ns  (logic 0.484ns (22.348%)  route 1.682ns (77.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 102.623 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          1.036   100.372    dds/SR[0]
    SLICE_X76Y120        FDRE                                         r  dds/dds_pdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.312   102.623    dds/clk_out1
    SLICE_X76Y120        FDRE                                         r  dds/dds_pdata_reg[0]/C
                         clock pessimism             -0.603   102.020    
                         clock uncertainty           -0.309   101.712    
    SLICE_X76Y120        FDRE (Setup_fdre_C_R)       -0.423   101.289    dds/dds_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.289    
                         arrival time                        -100.372    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/dds_pdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.166ns  (logic 0.484ns (22.348%)  route 1.682ns (77.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 102.623 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          1.036   100.372    dds/SR[0]
    SLICE_X76Y120        FDRE                                         r  dds/dds_pdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.312   102.623    dds/clk_out1
    SLICE_X76Y120        FDRE                                         r  dds/dds_pdata_reg[1]/C
                         clock pessimism             -0.603   102.020    
                         clock uncertainty           -0.309   101.712    
    SLICE_X76Y120        FDRE (Setup_fdre_C_R)       -0.423   101.289    dds/dds_pdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.289    
                         arrival time                        -100.372    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/dds_pdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.166ns  (logic 0.484ns (22.348%)  route 1.682ns (77.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 102.623 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          1.036   100.372    dds/SR[0]
    SLICE_X76Y120        FDRE                                         r  dds/dds_pdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.312   102.623    dds/clk_out1
    SLICE_X76Y120        FDRE                                         r  dds/dds_pdata_reg[6]/C
                         clock pessimism             -0.603   102.020    
                         clock uncertainty           -0.309   101.712    
    SLICE_X76Y120        FDRE (Setup_fdre_C_R)       -0.423   101.289    dds/dds_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.289    
                         arrival time                        -100.372    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/dds_pdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.166ns  (logic 0.484ns (22.348%)  route 1.682ns (77.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 102.623 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          1.036   100.372    dds/SR[0]
    SLICE_X76Y120        FDRE                                         r  dds/dds_pdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.312   102.623    dds/clk_out1
    SLICE_X76Y120        FDRE                                         r  dds/dds_pdata_reg[7]/C
                         clock pessimism             -0.603   102.020    
                         clock uncertainty           -0.309   101.712    
    SLICE_X76Y120        FDRE (Setup_fdre_C_R)       -0.423   101.289    dds/dds_pdata_reg[7]
  -------------------------------------------------------------------
                         required time                        101.289    
                         arrival time                        -100.372    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.120ns  (logic 0.484ns (22.829%)  route 1.636ns (77.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 102.624 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.991   100.327    dds/SR[0]
    SLICE_X78Y122        FDRE                                         r  dds/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.313   102.624    dds/clk_out1
    SLICE_X78Y122        FDRE                                         r  dds/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.603   102.021    
                         clock uncertainty           -0.309   101.713    
    SLICE_X78Y122        FDRE (Setup_fdre_C_R)       -0.423   101.290    dds/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                        101.290    
                         arrival time                        -100.327    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/m_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.180ns  (logic 0.484ns (22.201%)  route 1.696ns (77.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 102.621 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          1.051   100.386    dds/SR[0]
    SLICE_X77Y122        FDRE                                         r  dds/m_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.310   102.621    dds/clk_out1
    SLICE_X77Y122        FDRE                                         r  dds/m_reg[2]/C
                         clock pessimism             -0.603   102.018    
                         clock uncertainty           -0.309   101.710    
    SLICE_X77Y122        FDRE (Setup_fdre_C_R)       -0.352   101.358    dds/m_reg[2]
  -------------------------------------------------------------------
                         required time                        101.358    
                         arrival time                        -100.386    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/m_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.180ns  (logic 0.484ns (22.201%)  route 1.696ns (77.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 102.621 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          1.051   100.386    dds/SR[0]
    SLICE_X77Y122        FDRE                                         r  dds/m_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.310   102.621    dds/clk_out1
    SLICE_X77Y122        FDRE                                         r  dds/m_reg[3]/C
                         clock pessimism             -0.603   102.018    
                         clock uncertainty           -0.309   101.710    
    SLICE_X77Y122        FDRE (Setup_fdre_C_R)       -0.352   101.358    dds/m_reg[3]
  -------------------------------------------------------------------
                         required time                        101.358    
                         arrival time                        -100.386    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/m_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.180ns  (logic 0.484ns (22.201%)  route 1.696ns (77.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 102.621 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          1.051   100.386    dds/SR[0]
    SLICE_X77Y122        FDRE                                         r  dds/m_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.310   102.621    dds/clk_out1
    SLICE_X77Y122        FDRE                                         r  dds/m_reg[4]/C
                         clock pessimism             -0.603   102.018    
                         clock uncertainty           -0.309   101.710    
    SLICE_X77Y122        FDRE (Setup_fdre_C_R)       -0.352   101.358    dds/m_reg[4]
  -------------------------------------------------------------------
                         required time                        101.358    
                         arrival time                        -100.386    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/m_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@104.002ns - clk_out4_pll rise@100.002ns)
  Data Path Delay:        2.180ns  (logic 0.484ns (22.201%)  route 1.696ns (77.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 102.621 - 104.002 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 98.206 - 100.002 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.002   100.002 r  
    H21                                               0.000   100.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440   101.442 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080   102.522    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.262    95.260 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.439    96.699    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    96.780 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          1.426    98.206    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379    98.585 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.645    99.231    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.105    99.336 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          1.051   100.386    dds/SR[0]
    SLICE_X77Y122        FDRE                                         r  dds/m_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                    104.002   104.002 r  
    H21                                               0.000   104.002 r  sys_clk (IN)
                         net (fo=0)                   0.000   104.002    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374   105.376 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   106.395    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532    99.863 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   101.234    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   101.311 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.310   102.621    dds/clk_out1
    SLICE_X77Y122        FDRE                                         r  dds/m_reg[5]/C
                         clock pessimism             -0.603   102.018    
                         clock uncertainty           -0.309   101.710    
    SLICE_X77Y122        FDRE (Setup_fdre_C_R)       -0.352   101.358    dds/m_reg[5]
  -------------------------------------------------------------------
                         required time                        101.358    
                         arrival time                        -100.386    
  -------------------------------------------------------------------
                         slack                                  0.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/k_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.461%)  route 0.822ns (81.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.822     0.469    dds/PHY_RESET_N_OBUF
    SLICE_X78Y124        LUT6 (Prop_lut6_I5_O)        0.045     0.514 r  dds/k[2]_i_1/O
                         net (fo=1, routed)           0.000     0.514    dds/k[2]_i_1_n_0
    SLICE_X78Y124        FDRE                                         r  dds/k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.850    -0.273    dds/clk_out1
    SLICE_X78Y124        FDRE                                         r  dds/k_reg[2]/C
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.309     0.125    
    SLICE_X78Y124        FDRE (Hold_fdre_C_D)         0.121     0.246    dds/k_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/yy_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.810%)  route 0.708ns (79.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.295    -0.057    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.045    -0.012 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.412     0.400    dds/SR[0]
    SLICE_X72Y121        FDRE                                         r  dds/yy_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.849    -0.274    dds/clk_out1
    SLICE_X72Y121        FDRE                                         r  dds/yy_reg[1]/C
                         clock pessimism              0.089    -0.184    
                         clock uncertainty            0.309     0.124    
    SLICE_X72Y121        FDRE (Hold_fdre_C_R)        -0.018     0.106    dds/yy_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/yy_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.810%)  route 0.708ns (79.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.295    -0.057    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.045    -0.012 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.412     0.400    dds/SR[0]
    SLICE_X72Y121        FDRE                                         r  dds/yy_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.849    -0.274    dds/clk_out1
    SLICE_X72Y121        FDRE                                         r  dds/yy_reg[2]/C
                         clock pessimism              0.089    -0.184    
                         clock uncertainty            0.309     0.124    
    SLICE_X72Y121        FDRE (Hold_fdre_C_R)        -0.018     0.106    dds/yy_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/yy_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.810%)  route 0.708ns (79.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.295    -0.057    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.045    -0.012 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.412     0.400    dds/SR[0]
    SLICE_X72Y121        FDRE                                         r  dds/yy_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.849    -0.274    dds/clk_out1
    SLICE_X72Y121        FDRE                                         r  dds/yy_reg[3]/C
                         clock pessimism              0.089    -0.184    
                         clock uncertainty            0.309     0.124    
    SLICE_X72Y121        FDRE (Hold_fdre_C_R)        -0.018     0.106    dds/yy_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/yy_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.810%)  route 0.708ns (79.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.295    -0.057    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.045    -0.012 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.412     0.400    dds/SR[0]
    SLICE_X72Y121        FDRE                                         r  dds/yy_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.849    -0.274    dds/clk_out1
    SLICE_X72Y121        FDRE                                         r  dds/yy_reg[4]/C
                         clock pessimism              0.089    -0.184    
                         clock uncertainty            0.309     0.124    
    SLICE_X72Y121        FDRE (Hold_fdre_C_R)        -0.018     0.106    dds/yy_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/yy_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.961%)  route 0.746ns (80.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.295    -0.057    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.045    -0.012 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.450     0.438    dds/SR[0]
    SLICE_X74Y123        FDRE                                         r  dds/yy_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.849    -0.274    dds/clk_out1
    SLICE_X74Y123        FDRE                                         r  dds/yy_reg[10]/C
                         clock pessimism              0.089    -0.184    
                         clock uncertainty            0.309     0.124    
    SLICE_X74Y123        FDRE (Hold_fdre_C_R)         0.009     0.133    dds/yy_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/yy_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.961%)  route 0.746ns (80.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.295    -0.057    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.045    -0.012 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.450     0.438    dds/SR[0]
    SLICE_X74Y123        FDRE                                         r  dds/yy_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.849    -0.274    dds/clk_out1
    SLICE_X74Y123        FDRE                                         r  dds/yy_reg[11]/C
                         clock pessimism              0.089    -0.184    
                         clock uncertainty            0.309     0.124    
    SLICE_X74Y123        FDRE (Hold_fdre_C_R)         0.009     0.133    dds/yy_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/yy_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.961%)  route 0.746ns (80.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.295    -0.057    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.045    -0.012 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.450     0.438    dds/SR[0]
    SLICE_X74Y123        FDRE                                         r  dds/yy_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.849    -0.274    dds/clk_out1
    SLICE_X74Y123        FDRE                                         r  dds/yy_reg[12]/C
                         clock pessimism              0.089    -0.184    
                         clock uncertainty            0.309     0.124    
    SLICE_X74Y123        FDRE (Hold_fdre_C_R)         0.009     0.133    dds/yy_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/yy_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.961%)  route 0.746ns (80.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.295    -0.057    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.045    -0.012 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.450     0.438    dds/SR[0]
    SLICE_X74Y123        FDRE                                         r  dds/yy_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.849    -0.274    dds/clk_out1
    SLICE_X74Y123        FDRE                                         r  dds/yy_reg[9]/C
                         clock pessimism              0.089    -0.184    
                         clock uncertainty            0.309     0.124    
    SLICE_X74Y123        FDRE (Hold_fdre_C_R)         0.009     0.133    dds/yy_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mdio/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.001ns period=100.002ns})
  Destination:            dds/dds_reset_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.599%)  route 0.763ns (80.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout4_buf/O
                         net (fo=35, routed)          0.588    -0.494    mdio/clk_out4
    SLICE_X79Y117        FDRE                                         r  mdio/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  mdio/rst_n_reg/Q
                         net (fo=7, routed)           0.295    -0.057    mdio/PHY_RESET_N_OBUF
    SLICE_X79Y121        LUT1 (Prop_lut1_I0_O)        0.045    -0.012 r  mdio/FSM_sequential_state[3]_i_1/O
                         net (fo=41, routed)          0.468     0.455    dds/SR[0]
    SLICE_X78Y123        FDRE                                         r  dds/dds_reset_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.850    -0.272    dds/clk_out1
    SLICE_X78Y123        FDRE                                         r  dds/dds_reset_reg/C
                         clock pessimism              0.089    -0.182    
                         clock uncertainty            0.309     0.126    
    SLICE_X78Y123        FDRE (Hold_fdre_C_R)         0.009     0.135    dds/dds_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.320    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[16]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.433ns (28.455%)  route 1.089ns (71.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 6.560 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.356    -1.866    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.433 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          1.089    -0.344    tx_26100/crc_inst/AS[0]
    SLICE_X28Y115        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.251     6.560    tx_26100/crc_inst/clk_out1
    SLICE_X28Y115        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[16]/C
                         clock pessimism             -0.465     6.095    
                         clock uncertainty           -0.124     5.970    
    SLICE_X28Y115        FDPE (Recov_fdpe_C_PRE)     -0.292     5.678    tx_26100/crc_inst/crc_t_reg[16]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[22]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.433ns (28.455%)  route 1.089ns (71.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 6.560 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.356    -1.866    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.433 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          1.089    -0.344    tx_26100/crc_inst/AS[0]
    SLICE_X28Y115        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.251     6.560    tx_26100/crc_inst/clk_out1
    SLICE_X28Y115        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[22]/C
                         clock pessimism             -0.465     6.095    
                         clock uncertainty           -0.124     5.970    
    SLICE_X28Y115        FDPE (Recov_fdpe_C_PRE)     -0.292     5.678    tx_26100/crc_inst/crc_t_reg[22]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[24]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.433ns (28.455%)  route 1.089ns (71.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 6.560 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.356    -1.866    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.433 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          1.089    -0.344    tx_26100/crc_inst/AS[0]
    SLICE_X28Y115        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.251     6.560    tx_26100/crc_inst/clk_out1
    SLICE_X28Y115        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[24]/C
                         clock pessimism             -0.465     6.095    
                         clock uncertainty           -0.124     5.970    
    SLICE_X28Y115        FDPE (Recov_fdpe_C_PRE)     -0.292     5.678    tx_26100/crc_inst/crc_t_reg[24]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[30]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.433ns (28.455%)  route 1.089ns (71.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 6.560 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.356    -1.866    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.433 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          1.089    -0.344    tx_26100/crc_inst/AS[0]
    SLICE_X28Y115        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.251     6.560    tx_26100/crc_inst/clk_out1
    SLICE_X28Y115        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[30]/C
                         clock pessimism             -0.465     6.095    
                         clock uncertainty           -0.124     5.970    
    SLICE_X28Y115        FDPE (Recov_fdpe_C_PRE)     -0.292     5.678    tx_26100/crc_inst/crc_t_reg[30]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[9]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.433ns (28.455%)  route 1.089ns (71.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 6.560 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.356    -1.866    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.433 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          1.089    -0.344    tx_26100/crc_inst/AS[0]
    SLICE_X28Y115        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.251     6.560    tx_26100/crc_inst/clk_out1
    SLICE_X28Y115        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[9]/C
                         clock pessimism             -0.465     6.095    
                         clock uncertainty           -0.124     5.970    
    SLICE_X28Y115        FDPE (Recov_fdpe_C_PRE)     -0.292     5.678    tx_26100/crc_inst/crc_t_reg[9]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 tx_arp/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_arp/fcs/crc_t_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.379ns (25.178%)  route 1.126ns (74.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 6.550 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.353    -1.869    tx_arp/clk_out1
    SLICE_X47Y114        FDRE                                         r  tx_arp/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.490 f  tx_arp/fcs_rst_reg/Q
                         net (fo=33, routed)          1.126    -0.363    tx_arp/fcs/AS[0]
    SLICE_X50Y114        FDPE                                         f  tx_arp/fcs/crc_t_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.241     6.550    tx_arp/fcs/clk_out1
    SLICE_X50Y114        FDPE                                         r  tx_arp/fcs/crc_t_reg[13]/C
                         clock pessimism             -0.465     6.085    
                         clock uncertainty           -0.124     5.960    
    SLICE_X50Y114        FDPE (Recov_fdpe_C_PRE)     -0.292     5.668    tx_arp/fcs/crc_t_reg[13]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 tx_arp/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_arp/fcs/crc_t_reg[18]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.379ns (25.178%)  route 1.126ns (74.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 6.550 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.353    -1.869    tx_arp/clk_out1
    SLICE_X47Y114        FDRE                                         r  tx_arp/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.490 f  tx_arp/fcs_rst_reg/Q
                         net (fo=33, routed)          1.126    -0.363    tx_arp/fcs/AS[0]
    SLICE_X50Y114        FDPE                                         f  tx_arp/fcs/crc_t_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.241     6.550    tx_arp/fcs/clk_out1
    SLICE_X50Y114        FDPE                                         r  tx_arp/fcs/crc_t_reg[18]/C
                         clock pessimism             -0.465     6.085    
                         clock uncertainty           -0.124     5.960    
    SLICE_X50Y114        FDPE (Recov_fdpe_C_PRE)     -0.292     5.668    tx_arp/fcs/crc_t_reg[18]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 tx_arp/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_arp/fcs/crc_t_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.379ns (25.178%)  route 1.126ns (74.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 6.550 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.353    -1.869    tx_arp/clk_out1
    SLICE_X47Y114        FDRE                                         r  tx_arp/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.490 f  tx_arp/fcs_rst_reg/Q
                         net (fo=33, routed)          1.126    -0.363    tx_arp/fcs/AS[0]
    SLICE_X50Y114        FDPE                                         f  tx_arp/fcs/crc_t_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.241     6.550    tx_arp/fcs/clk_out1
    SLICE_X50Y114        FDPE                                         r  tx_arp/fcs/crc_t_reg[5]/C
                         clock pessimism             -0.465     6.085    
                         clock uncertainty           -0.124     5.960    
    SLICE_X50Y114        FDPE (Recov_fdpe_C_PRE)     -0.292     5.668    tx_arp/fcs/crc_t_reg[5]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[11]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.433ns (29.075%)  route 1.056ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 6.560 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.356    -1.866    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.433 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          1.056    -0.376    tx_26100/crc_inst/AS[0]
    SLICE_X28Y116        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.251     6.560    tx_26100/crc_inst/clk_out1
    SLICE_X28Y116        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[11]/C
                         clock pessimism             -0.465     6.095    
                         clock uncertainty           -0.124     5.970    
    SLICE_X28Y116        FDPE (Recov_fdpe_C_PRE)     -0.292     5.678    tx_26100/crc_inst/crc_t_reg[11]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.433ns (29.075%)  route 1.056ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 6.560 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.520    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    -4.742 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.303    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.222 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.356    -1.866    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433    -1.433 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          1.056    -0.376    tx_26100/crc_inst/AS[0]
    SLICE_X28Y116        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    H21                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         1.374     9.374 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.393    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.532     3.861 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.232    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.309 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        1.251     6.560    tx_26100/crc_inst/clk_out1
    SLICE_X28Y116        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[1]/C
                         clock pessimism             -0.465     6.095    
                         clock uncertainty           -0.124     5.970    
    SLICE_X28Y116        FDPE (Recov_fdpe_C_PRE)     -0.292     5.678    tx_26100/crc_inst/crc_t_reg[1]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  6.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 tx_arp/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_arp/fcs/crc_t_reg[14]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.075%)  route 0.130ns (47.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.556    -0.526    tx_arp/clk_out1
    SLICE_X47Y114        FDRE                                         r  tx_arp/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  tx_arp/fcs_rst_reg/Q
                         net (fo=33, routed)          0.130    -0.255    tx_arp/fcs/AS[0]
    SLICE_X48Y114        FDPE                                         f  tx_arp/fcs/crc_t_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.826    -0.297    tx_arp/fcs/clk_out1
    SLICE_X48Y114        FDPE                                         r  tx_arp/fcs/crc_t_reg[14]/C
                         clock pessimism             -0.214    -0.511    
    SLICE_X48Y114        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.606    tx_arp/fcs/crc_t_reg[14]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 tx_arp/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_arp/fcs/crc_t_reg[16]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.075%)  route 0.130ns (47.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.556    -0.526    tx_arp/clk_out1
    SLICE_X47Y114        FDRE                                         r  tx_arp/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  tx_arp/fcs_rst_reg/Q
                         net (fo=33, routed)          0.130    -0.255    tx_arp/fcs/AS[0]
    SLICE_X48Y114        FDPE                                         f  tx_arp/fcs/crc_t_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.826    -0.297    tx_arp/fcs/clk_out1
    SLICE_X48Y114        FDPE                                         r  tx_arp/fcs/crc_t_reg[16]/C
                         clock pessimism             -0.214    -0.511    
    SLICE_X48Y114        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.606    tx_arp/fcs/crc_t_reg[16]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 tx_arp/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_arp/fcs/crc_t_reg[22]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.075%)  route 0.130ns (47.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.556    -0.526    tx_arp/clk_out1
    SLICE_X47Y114        FDRE                                         r  tx_arp/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  tx_arp/fcs_rst_reg/Q
                         net (fo=33, routed)          0.130    -0.255    tx_arp/fcs/AS[0]
    SLICE_X48Y114        FDPE                                         f  tx_arp/fcs/crc_t_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.826    -0.297    tx_arp/fcs/clk_out1
    SLICE_X48Y114        FDPE                                         r  tx_arp/fcs/crc_t_reg[22]/C
                         clock pessimism             -0.214    -0.511    
    SLICE_X48Y114        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.606    tx_arp/fcs/crc_t_reg[22]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 tx_arp/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_arp/fcs/crc_t_reg[24]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.075%)  route 0.130ns (47.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.556    -0.526    tx_arp/clk_out1
    SLICE_X47Y114        FDRE                                         r  tx_arp/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  tx_arp/fcs_rst_reg/Q
                         net (fo=33, routed)          0.130    -0.255    tx_arp/fcs/AS[0]
    SLICE_X48Y114        FDPE                                         f  tx_arp/fcs/crc_t_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.826    -0.297    tx_arp/fcs/clk_out1
    SLICE_X48Y114        FDPE                                         r  tx_arp/fcs/crc_t_reg[24]/C
                         clock pessimism             -0.214    -0.511    
    SLICE_X48Y114        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.606    tx_arp/fcs/crc_t_reg[24]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 tx_arp/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_arp/fcs/crc_t_reg[30]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.075%)  route 0.130ns (47.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.556    -0.526    tx_arp/clk_out1
    SLICE_X47Y114        FDRE                                         r  tx_arp/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  tx_arp/fcs_rst_reg/Q
                         net (fo=33, routed)          0.130    -0.255    tx_arp/fcs/AS[0]
    SLICE_X48Y114        FDPE                                         f  tx_arp/fcs/crc_t_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.826    -0.297    tx_arp/fcs/clk_out1
    SLICE_X48Y114        FDPE                                         r  tx_arp/fcs/crc_t_reg[30]/C
                         clock pessimism             -0.214    -0.511    
    SLICE_X48Y114        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.606    tx_arp/fcs/crc_t_reg[30]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 tx_arp/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_arp/fcs/crc_t_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.075%)  route 0.130ns (47.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.556    -0.526    tx_arp/clk_out1
    SLICE_X47Y114        FDRE                                         r  tx_arp/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  tx_arp/fcs_rst_reg/Q
                         net (fo=33, routed)          0.130    -0.255    tx_arp/fcs/AS[0]
    SLICE_X48Y114        FDPE                                         f  tx_arp/fcs/crc_t_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.826    -0.297    tx_arp/fcs/clk_out1
    SLICE_X48Y114        FDPE                                         r  tx_arp/fcs/crc_t_reg[6]/C
                         clock pessimism             -0.214    -0.511    
    SLICE_X48Y114        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.606    tx_arp/fcs/crc_t_reg[6]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.494%)  route 0.174ns (51.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.560    -0.522    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.358 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          0.174    -0.184    tx_26100/crc_inst/AS[0]
    SLICE_X30Y115        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.830    -0.293    tx_26100/crc_inst/clk_out1
    SLICE_X30Y115        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[12]/C
                         clock pessimism             -0.193    -0.486    
    SLICE_X30Y115        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.557    tx_26100/crc_inst/crc_t_reg[12]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[14]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.494%)  route 0.174ns (51.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.560    -0.522    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.358 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          0.174    -0.184    tx_26100/crc_inst/AS[0]
    SLICE_X30Y115        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.830    -0.293    tx_26100/crc_inst/clk_out1
    SLICE_X30Y115        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[14]/C
                         clock pessimism             -0.193    -0.486    
    SLICE_X30Y115        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.557    tx_26100/crc_inst/crc_t_reg[14]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.494%)  route 0.174ns (51.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.560    -0.522    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.358 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          0.174    -0.184    tx_26100/crc_inst/AS[0]
    SLICE_X30Y115        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.830    -0.293    tx_26100/crc_inst/clk_out1
    SLICE_X30Y115        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[17]/C
                         clock pessimism             -0.193    -0.486    
    SLICE_X30Y115        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.557    tx_26100/crc_inst/crc_t_reg[17]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 tx_26100/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_26100/crc_inst/crc_t_reg[28]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.494%)  route 0.174ns (51.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.335    -1.618 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.108    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.082 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.560    -0.522    tx_26100/clk_out1
    SLICE_X34Y115        FDRE                                         r  tx_26100/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.358 f  tx_26100/fcs_rst_reg/Q
                         net (fo=33, routed)          0.174    -0.184    tx_26100/crc_inst/AS[0]
    SLICE_X30Y115        FDPE                                         f  tx_26100/crc_inst/crc_t_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    H21                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    H21                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.946    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.653    -1.707 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.151    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  pll_inst/inst/clkout1_buf/O
                         net (fo=5079, routed)        0.830    -0.293    tx_26100/crc_inst/clk_out1
    SLICE_X30Y115        FDPE                                         r  tx_26100/crc_inst/crc_t_reg[28]/C
                         clock pessimism             -0.193    -0.486    
    SLICE_X30Y115        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.557    tx_26100/crc_inst/crc_t_reg[28]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_pll
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        6.965ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.825ns  (logic 0.348ns (42.177%)  route 0.477ns (57.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.477     0.825    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X65Y109        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y109        FDRE (Setup_fdre_C_D)       -0.210     7.790    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.369%)  route 0.387ns (52.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y110                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X68Y110        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.387     0.735    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X67Y110        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y110        FDRE (Setup_fdre_C_D)       -0.210     7.790    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.771ns  (logic 0.379ns (49.162%)  route 0.392ns (50.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y110                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X68Y110        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.392     0.771    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X67Y110        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y110        FDRE (Setup_fdre_C_D)       -0.075     7.925    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.600ns  (logic 0.348ns (58.038%)  route 0.252ns (41.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.252     0.600    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X63Y108        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y108        FDRE (Setup_fdre_C_D)       -0.209     7.791    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.637ns  (logic 0.398ns (62.440%)  route 0.239ns (37.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X66Y111        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.239     0.637    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X66Y112        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X66Y112        FDRE (Setup_fdre_C_D)       -0.160     7.840    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.580ns  (logic 0.348ns (60.003%)  route 0.232ns (39.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.232     0.580    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y107        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y107        FDRE (Setup_fdre_C_D)       -0.210     7.790    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.617ns  (logic 0.379ns (61.422%)  route 0.238ns (38.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.238     0.617    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X64Y107        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y107        FDRE (Setup_fdre_C_D)       -0.075     7.925    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.613ns  (logic 0.379ns (61.794%)  route 0.234ns (38.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.234     0.613    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X65Y107        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y107        FDRE (Setup_fdre_C_D)       -0.075     7.925    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.609ns  (logic 0.379ns (62.232%)  route 0.230ns (37.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.230     0.609    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X65Y109        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y109        FDRE (Setup_fdre_C_D)       -0.075     7.925    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.493ns  (logic 0.379ns (76.844%)  route 0.114ns (23.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109                                     0.000     0.000 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.114     0.493    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X65Y109        FDRE                                         r  dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y109        FDRE (Setup_fdre_C_D)       -0.073     7.927    dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  7.434    





