
3MAP-ECU-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011910  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  08011bc0  08011bc0  00021bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011d90  08011d90  00021d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011d98  08011d98  00021d98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08011d9c  08011d9c  00021d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  24000000  08011da0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000043c4  2400007c  08011e1c  0003007c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24004440  08011e1c  00034440  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0003007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00022f98  00000000  00000000  000300aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003c3c  00000000  00000000  00053042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ad8  00000000  00000000  00056c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001970  00000000  00000000  00058758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00035090  00000000  00000000  0005a0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00022405  00000000  00000000  0008f158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001602e3  00000000  00000000  000b155d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00211840  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007434  00000000  00000000  00211890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	2400007c 	.word	0x2400007c
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08011ba8 	.word	0x08011ba8

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000080 	.word	0x24000080
 80002ec:	08011ba8 	.word	0x08011ba8

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	4a07      	ldr	r2, [pc, #28]	; (8000620 <vApplicationGetIdleTaskMemory+0x2c>)
 8000604:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	4a06      	ldr	r2, [pc, #24]	; (8000624 <vApplicationGetIdleTaskMemory+0x30>)
 800060a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2280      	movs	r2, #128	; 0x80
 8000610:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000612:	bf00      	nop
 8000614:	3714      	adds	r7, #20
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	24000098 	.word	0x24000098
 8000624:	240000ec 	.word	0x240000ec

08000628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062e:	f001 ff19 	bl	8002464 <HAL_Init>

  /* USER CODE BEGIN Init */

  /* Initialise Pins ****************************/
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);		// EN X and Y
 8000632:	2200      	movs	r2, #0
 8000634:	2120      	movs	r1, #32
 8000636:	48be      	ldr	r0, [pc, #760]	; (8000930 <main+0x308>)
 8000638:	f006 ff24 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);		// CS X and Y
 800063c:	2201      	movs	r2, #1
 800063e:	2108      	movs	r1, #8
 8000640:	48bb      	ldr	r0, [pc, #748]	; (8000930 <main+0x308>)
 8000642:	f006 ff1f 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); 	// DIR X
 8000646:	2200      	movs	r2, #0
 8000648:	2110      	movs	r1, #16
 800064a:	48ba      	ldr	r0, [pc, #744]	; (8000934 <main+0x30c>)
 800064c:	f006 ff1a 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); 	// STEP X
 8000650:	2200      	movs	r2, #0
 8000652:	2110      	movs	r1, #16
 8000654:	48b6      	ldr	r0, [pc, #728]	; (8000930 <main+0x308>)
 8000656:	f006 ff15 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET); 	// DIR Y
 800065a:	2200      	movs	r2, #0
 800065c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000660:	48b3      	ldr	r0, [pc, #716]	; (8000930 <main+0x308>)
 8000662:	f006 ff0f 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); 	// STEP Y
 8000666:	2200      	movs	r2, #0
 8000668:	f44f 7180 	mov.w	r1, #256	; 0x100
 800066c:	48b0      	ldr	r0, [pc, #704]	; (8000930 <main+0x308>)
 800066e:	f006 ff09 	bl	8007484 <HAL_GPIO_WritePin>


  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET); 	// EN Z
 8000672:	2200      	movs	r2, #0
 8000674:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000678:	48ad      	ldr	r0, [pc, #692]	; (8000930 <main+0x308>)
 800067a:	f006 ff03 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); 		// CS Z
 800067e:	2201      	movs	r2, #1
 8000680:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000684:	48aa      	ldr	r0, [pc, #680]	; (8000930 <main+0x308>)
 8000686:	f006 fefd 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET); 	// DIR Z
 800068a:	2200      	movs	r2, #0
 800068c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000690:	48a7      	ldr	r0, [pc, #668]	; (8000930 <main+0x308>)
 8000692:	f006 fef7 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET); 	// STEP Z
 8000696:	2200      	movs	r2, #0
 8000698:	2140      	movs	r1, #64	; 0x40
 800069a:	48a7      	ldr	r0, [pc, #668]	; (8000938 <main+0x310>)
 800069c:	f006 fef2 	bl	8007484 <HAL_GPIO_WritePin>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a0:	f000 f994 	bl	80009cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a4:	f000 fcb8 	bl	8001018 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80006a8:	f000 fc42 	bl	8000f30 <MX_USART3_UART_Init>
  MX_DMA_Init();
 80006ac:	f000 fc94 	bl	8000fd8 <MX_DMA_Init>
  MX_USB_OTG_HS_USB_Init();
 80006b0:	f000 fc8a 	bl	8000fc8 <MX_USB_OTG_HS_USB_Init>
  MX_SPI2_Init();
 80006b4:	f000 fad4 	bl	8000c60 <MX_SPI2_Init>
  MX_SPI1_Init();
 80006b8:	f000 fa7a 	bl	8000bb0 <MX_SPI1_Init>
  MX_ADC1_Init();
 80006bc:	f000 fa00 	bl	8000ac0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80006c0:	f000 fb1e 	bl	8000d00 <MX_TIM2_Init>
  MX_TIM5_Init();
 80006c4:	f000 fbe4 	bl	8000e90 <MX_TIM5_Init>
  MX_TIM3_Init();
 80006c8:	f000 fb92 	bl	8000df0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  while(HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK);
 80006cc:	bf00      	nop
 80006ce:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80006d2:	2100      	movs	r1, #0
 80006d4:	4899      	ldr	r0, [pc, #612]	; (800093c <main+0x314>)
 80006d6:	f003 fc0f 	bl	8003ef8 <HAL_ADCEx_Calibration_Start>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d1f6      	bne.n	80006ce <main+0xa6>

  /* Create Queues *********************************/

  UARTtxQueue = xQueueCreate(10, 2);
 80006e0:	2200      	movs	r2, #0
 80006e2:	2102      	movs	r1, #2
 80006e4:	200a      	movs	r0, #10
 80006e6:	f00e ff97 	bl	800f618 <xQueueGenericCreate>
 80006ea:	4603      	mov	r3, r0
 80006ec:	4a94      	ldr	r2, [pc, #592]	; (8000940 <main+0x318>)
 80006ee:	6013      	str	r3, [r2, #0]
  DPPrxQueue = xQueueCreate(50, 2); // Send and receive 2 bytes to/from the MCA
 80006f0:	2200      	movs	r2, #0
 80006f2:	2102      	movs	r1, #2
 80006f4:	2032      	movs	r0, #50	; 0x32
 80006f6:	f00e ff8f 	bl	800f618 <xQueueGenericCreate>
 80006fa:	4603      	mov	r3, r0
 80006fc:	4a91      	ldr	r2, [pc, #580]	; (8000944 <main+0x31c>)
 80006fe:	6013      	str	r3, [r2, #0]
  MtrCtrlXrxQueue = xQueueCreate(10, 8);
 8000700:	2200      	movs	r2, #0
 8000702:	2108      	movs	r1, #8
 8000704:	200a      	movs	r0, #10
 8000706:	f00e ff87 	bl	800f618 <xQueueGenericCreate>
 800070a:	4603      	mov	r3, r0
 800070c:	4a8e      	ldr	r2, [pc, #568]	; (8000948 <main+0x320>)
 800070e:	6013      	str	r3, [r2, #0]
  MtrCtrlYrxQueue = xQueueCreate(10, 8);
 8000710:	2200      	movs	r2, #0
 8000712:	2108      	movs	r1, #8
 8000714:	200a      	movs	r0, #10
 8000716:	f00e ff7f 	bl	800f618 <xQueueGenericCreate>
 800071a:	4603      	mov	r3, r0
 800071c:	4a8b      	ldr	r2, [pc, #556]	; (800094c <main+0x324>)
 800071e:	6013      	str	r3, [r2, #0]
  HelCtrlrxQueue = xQueueCreate(1, 2); // Just an atomic variable, not really a "queue" per se. Could probably just use a semaphore and a global variable as I did in the ISRs
 8000720:	2200      	movs	r2, #0
 8000722:	2102      	movs	r1, #2
 8000724:	2001      	movs	r0, #1
 8000726:	f00e ff77 	bl	800f618 <xQueueGenericCreate>
 800072a:	4603      	mov	r3, r0
 800072c:	4a88      	ldr	r2, [pc, #544]	; (8000950 <main+0x328>)
 800072e:	6013      	str	r3, [r2, #0]
  //AutoFocusrxQueue = xQueueCreate(1, 4);

  /* Create Semaphores *****************************/

  MotorPulseSem = xSemaphoreCreateBinary();
 8000730:	2203      	movs	r2, #3
 8000732:	2100      	movs	r1, #0
 8000734:	2001      	movs	r0, #1
 8000736:	f00e ff6f 	bl	800f618 <xQueueGenericCreate>
 800073a:	4603      	mov	r3, r0
 800073c:	4a85      	ldr	r2, [pc, #532]	; (8000954 <main+0x32c>)
 800073e:	6013      	str	r3, [r2, #0]
  AutoFocusSem = xSemaphoreCreateBinary();
 8000740:	2203      	movs	r2, #3
 8000742:	2100      	movs	r1, #0
 8000744:	2001      	movs	r0, #1
 8000746:	f00e ff67 	bl	800f618 <xQueueGenericCreate>
 800074a:	4603      	mov	r3, r0
 800074c:	4a82      	ldr	r2, [pc, #520]	; (8000958 <main+0x330>)
 800074e:	6013      	str	r3, [r2, #0]
  UARTComSem = xSemaphoreCreateBinary();
 8000750:	2203      	movs	r2, #3
 8000752:	2100      	movs	r1, #0
 8000754:	2001      	movs	r0, #1
 8000756:	f00e ff5f 	bl	800f618 <xQueueGenericCreate>
 800075a:	4603      	mov	r3, r0
 800075c:	4a7f      	ldr	r2, [pc, #508]	; (800095c <main+0x334>)
 800075e:	6013      	str	r3, [r2, #0]
  AutoFocusPulseSem = xSemaphoreCreateBinary();
 8000760:	2203      	movs	r2, #3
 8000762:	2100      	movs	r1, #0
 8000764:	2001      	movs	r0, #1
 8000766:	f00e ff57 	bl	800f618 <xQueueGenericCreate>
 800076a:	4603      	mov	r3, r0
 800076c:	4a7c      	ldr	r2, [pc, #496]	; (8000960 <main+0x338>)
 800076e:	6013      	str	r3, [r2, #0]

  /* Create Tasks **********************************/

  xTaskCreate(AutoFocus, 	"Auto_Focus", 			256, NULL, 	4, &AutoFocusHandle);
 8000770:	4b7c      	ldr	r3, [pc, #496]	; (8000964 <main+0x33c>)
 8000772:	9301      	str	r3, [sp, #4]
 8000774:	2304      	movs	r3, #4
 8000776:	9300      	str	r3, [sp, #0]
 8000778:	2300      	movs	r3, #0
 800077a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800077e:	497a      	ldr	r1, [pc, #488]	; (8000968 <main+0x340>)
 8000780:	487a      	ldr	r0, [pc, #488]	; (800096c <main+0x344>)
 8000782:	f00f fd3a 	bl	80101fa <xTaskCreate>
  xTaskCreate(MotorCtrlX, 	"Motor_Controller_X", 	128, NULL, 	3, &MotorCtrlXHandle);
 8000786:	4b7a      	ldr	r3, [pc, #488]	; (8000970 <main+0x348>)
 8000788:	9301      	str	r3, [sp, #4]
 800078a:	2303      	movs	r3, #3
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	2300      	movs	r3, #0
 8000790:	2280      	movs	r2, #128	; 0x80
 8000792:	4978      	ldr	r1, [pc, #480]	; (8000974 <main+0x34c>)
 8000794:	4878      	ldr	r0, [pc, #480]	; (8000978 <main+0x350>)
 8000796:	f00f fd30 	bl	80101fa <xTaskCreate>
  xTaskCreate(MotorCtrlY, 	"Motor_Controller_Y", 	128, NULL, 	3, &MotorCtrlYHandle);
 800079a:	4b78      	ldr	r3, [pc, #480]	; (800097c <main+0x354>)
 800079c:	9301      	str	r3, [sp, #4]
 800079e:	2303      	movs	r3, #3
 80007a0:	9300      	str	r3, [sp, #0]
 80007a2:	2300      	movs	r3, #0
 80007a4:	2280      	movs	r2, #128	; 0x80
 80007a6:	4976      	ldr	r1, [pc, #472]	; (8000980 <main+0x358>)
 80007a8:	4876      	ldr	r0, [pc, #472]	; (8000984 <main+0x35c>)
 80007aa:	f00f fd26 	bl	80101fa <xTaskCreate>
  xTaskCreate(HeliumCtrl, 	"Helium_Controller", 	128, NULL, 	1, &HeliumCtrlHandle);
 80007ae:	4b76      	ldr	r3, [pc, #472]	; (8000988 <main+0x360>)
 80007b0:	9301      	str	r3, [sp, #4]
 80007b2:	2301      	movs	r3, #1
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	2300      	movs	r3, #0
 80007b8:	2280      	movs	r2, #128	; 0x80
 80007ba:	4974      	ldr	r1, [pc, #464]	; (800098c <main+0x364>)
 80007bc:	4874      	ldr	r0, [pc, #464]	; (8000990 <main+0x368>)
 80007be:	f00f fd1c 	bl	80101fa <xTaskCreate>
  xTaskCreate(UARTCom, 		"UART_Communication", 	128, NULL, 	2, &UARTComHandle);
 80007c2:	4b74      	ldr	r3, [pc, #464]	; (8000994 <main+0x36c>)
 80007c4:	9301      	str	r3, [sp, #4]
 80007c6:	2302      	movs	r3, #2
 80007c8:	9300      	str	r3, [sp, #0]
 80007ca:	2300      	movs	r3, #0
 80007cc:	2280      	movs	r2, #128	; 0x80
 80007ce:	4972      	ldr	r1, [pc, #456]	; (8000998 <main+0x370>)
 80007d0:	4872      	ldr	r0, [pc, #456]	; (800099c <main+0x374>)
 80007d2:	f00f fd12 	bl	80101fa <xTaskCreate>

  /* Initialise Peripherals with HAL **********************************/

  HAL_TIM_Base_Start_IT(&htim5);
 80007d6:	4872      	ldr	r0, [pc, #456]	; (80009a0 <main+0x378>)
 80007d8:	f00a ff7a 	bl	800b6d0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80007dc:	4871      	ldr	r0, [pc, #452]	; (80009a4 <main+0x37c>)
 80007de:	f00a ff77 	bl	800b6d0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80007e2:	2100      	movs	r1, #0
 80007e4:	4870      	ldr	r0, [pc, #448]	; (80009a8 <main+0x380>)
 80007e6:	f00b f84d 	bl	800b884 <HAL_TIM_PWM_Start>
  HAL_SPI_Receive_DMA(&hspi2, DPPrxBuffer, 2);
 80007ea:	2202      	movs	r2, #2
 80007ec:	496f      	ldr	r1, [pc, #444]	; (80009ac <main+0x384>)
 80007ee:	4870      	ldr	r0, [pc, #448]	; (80009b0 <main+0x388>)
 80007f0:	f00a fa4e 	bl	800ac90 <HAL_SPI_Receive_DMA>

 /* Platform initialisation ***********************************/

  // Being that we send the same information to all the motor drivers, we set the CS for all three low prior to sending a message
  vTaskDelay(pdMS_TO_TICKS(1));
 80007f4:	2001      	movs	r0, #1
 80007f6:	f00f fe37 	bl	8010468 <vTaskDelay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2108      	movs	r1, #8
 80007fe:	484c      	ldr	r0, [pc, #304]	; (8000930 <main+0x308>)
 8000800:	f006 fe40 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000804:	2200      	movs	r2, #0
 8000806:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800080a:	4849      	ldr	r0, [pc, #292]	; (8000930 <main+0x308>)
 800080c:	f006 fe3a 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, (uint8_t *)&GCONF, 5, 100);
 8000810:	2364      	movs	r3, #100	; 0x64
 8000812:	2205      	movs	r2, #5
 8000814:	4967      	ldr	r1, [pc, #412]	; (80009b4 <main+0x38c>)
 8000816:	4868      	ldr	r0, [pc, #416]	; (80009b8 <main+0x390>)
 8000818:	f00a f848 	bl	800a8ac <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800081c:	2201      	movs	r2, #1
 800081e:	2108      	movs	r1, #8
 8000820:	4843      	ldr	r0, [pc, #268]	; (8000930 <main+0x308>)
 8000822:	f006 fe2f 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000826:	2201      	movs	r2, #1
 8000828:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800082c:	4840      	ldr	r0, [pc, #256]	; (8000930 <main+0x308>)
 800082e:	f006 fe29 	bl	8007484 <HAL_GPIO_WritePin>

  vTaskDelay(pdMS_TO_TICKS(1));
 8000832:	2001      	movs	r0, #1
 8000834:	f00f fe18 	bl	8010468 <vTaskDelay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	2108      	movs	r1, #8
 800083c:	483c      	ldr	r0, [pc, #240]	; (8000930 <main+0x308>)
 800083e:	f006 fe21 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000848:	4839      	ldr	r0, [pc, #228]	; (8000930 <main+0x308>)
 800084a:	f006 fe1b 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, (uint8_t *)&IHOLD_IRUN, 5, 100);
 800084e:	2364      	movs	r3, #100	; 0x64
 8000850:	2205      	movs	r2, #5
 8000852:	495a      	ldr	r1, [pc, #360]	; (80009bc <main+0x394>)
 8000854:	4858      	ldr	r0, [pc, #352]	; (80009b8 <main+0x390>)
 8000856:	f00a f829 	bl	800a8ac <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800085a:	2201      	movs	r2, #1
 800085c:	2108      	movs	r1, #8
 800085e:	4834      	ldr	r0, [pc, #208]	; (8000930 <main+0x308>)
 8000860:	f006 fe10 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000864:	2201      	movs	r2, #1
 8000866:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086a:	4831      	ldr	r0, [pc, #196]	; (8000930 <main+0x308>)
 800086c:	f006 fe0a 	bl	8007484 <HAL_GPIO_WritePin>

  vTaskDelay(pdMS_TO_TICKS(1));
 8000870:	2001      	movs	r0, #1
 8000872:	f00f fdf9 	bl	8010468 <vTaskDelay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000876:	2200      	movs	r2, #0
 8000878:	2108      	movs	r1, #8
 800087a:	482d      	ldr	r0, [pc, #180]	; (8000930 <main+0x308>)
 800087c:	f006 fe02 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000880:	2200      	movs	r2, #0
 8000882:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000886:	482a      	ldr	r0, [pc, #168]	; (8000930 <main+0x308>)
 8000888:	f006 fdfc 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, (uint8_t *)&TPOWERDOWN, 5, 100);
 800088c:	2364      	movs	r3, #100	; 0x64
 800088e:	2205      	movs	r2, #5
 8000890:	494b      	ldr	r1, [pc, #300]	; (80009c0 <main+0x398>)
 8000892:	4849      	ldr	r0, [pc, #292]	; (80009b8 <main+0x390>)
 8000894:	f00a f80a 	bl	800a8ac <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000898:	2201      	movs	r2, #1
 800089a:	2108      	movs	r1, #8
 800089c:	4824      	ldr	r0, [pc, #144]	; (8000930 <main+0x308>)
 800089e:	f006 fdf1 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80008a2:	2201      	movs	r2, #1
 80008a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008a8:	4821      	ldr	r0, [pc, #132]	; (8000930 <main+0x308>)
 80008aa:	f006 fdeb 	bl	8007484 <HAL_GPIO_WritePin>

  vTaskDelay(pdMS_TO_TICKS(1));
 80008ae:	2001      	movs	r0, #1
 80008b0:	f00f fdda 	bl	8010468 <vTaskDelay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2108      	movs	r1, #8
 80008b8:	481d      	ldr	r0, [pc, #116]	; (8000930 <main+0x308>)
 80008ba:	f006 fde3 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008c4:	481a      	ldr	r0, [pc, #104]	; (8000930 <main+0x308>)
 80008c6:	f006 fddd 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, (uint8_t *)&CHOPCONF, 5, 100);
 80008ca:	2364      	movs	r3, #100	; 0x64
 80008cc:	2205      	movs	r2, #5
 80008ce:	493d      	ldr	r1, [pc, #244]	; (80009c4 <main+0x39c>)
 80008d0:	4839      	ldr	r0, [pc, #228]	; (80009b8 <main+0x390>)
 80008d2:	f009 ffeb 	bl	800a8ac <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80008d6:	2201      	movs	r2, #1
 80008d8:	2108      	movs	r1, #8
 80008da:	4815      	ldr	r0, [pc, #84]	; (8000930 <main+0x308>)
 80008dc:	f006 fdd2 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80008e0:	2201      	movs	r2, #1
 80008e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008e6:	4812      	ldr	r0, [pc, #72]	; (8000930 <main+0x308>)
 80008e8:	f006 fdcc 	bl	8007484 <HAL_GPIO_WritePin>

  vTaskDelay(pdMS_TO_TICKS(1));
 80008ec:	2001      	movs	r0, #1
 80008ee:	f00f fdbb 	bl	8010468 <vTaskDelay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	2108      	movs	r1, #8
 80008f6:	480e      	ldr	r0, [pc, #56]	; (8000930 <main+0x308>)
 80008f8:	f006 fdc4 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80008fc:	2200      	movs	r2, #0
 80008fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000902:	480b      	ldr	r0, [pc, #44]	; (8000930 <main+0x308>)
 8000904:	f006 fdbe 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, (uint8_t *)&COOLCONF, 5, 100);
 8000908:	2364      	movs	r3, #100	; 0x64
 800090a:	2205      	movs	r2, #5
 800090c:	492e      	ldr	r1, [pc, #184]	; (80009c8 <main+0x3a0>)
 800090e:	482a      	ldr	r0, [pc, #168]	; (80009b8 <main+0x390>)
 8000910:	f009 ffcc 	bl	800a8ac <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000914:	2201      	movs	r2, #1
 8000916:	2108      	movs	r1, #8
 8000918:	4805      	ldr	r0, [pc, #20]	; (8000930 <main+0x308>)
 800091a:	f006 fdb3 	bl	8007484 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800091e:	2201      	movs	r2, #1
 8000920:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000924:	4802      	ldr	r0, [pc, #8]	; (8000930 <main+0x308>)
 8000926:	f006 fdad 	bl	8007484 <HAL_GPIO_WritePin>



  vTaskStartScheduler();
 800092a:	f00f fdd1 	bl	80104d0 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800092e:	e7fe      	b.n	800092e <main+0x306>
 8000930:	58020400 	.word	0x58020400
 8000934:	58020000 	.word	0x58020000
 8000938:	58020800 	.word	0x58020800
 800093c:	240002ec 	.word	0x240002ec
 8000940:	24000668 	.word	0x24000668
 8000944:	2400066c 	.word	0x2400066c
 8000948:	24000670 	.word	0x24000670
 800094c:	24000674 	.word	0x24000674
 8000950:	24000678 	.word	0x24000678
 8000954:	2400067c 	.word	0x2400067c
 8000958:	24000680 	.word	0x24000680
 800095c:	24000684 	.word	0x24000684
 8000960:	24000688 	.word	0x24000688
 8000964:	24000664 	.word	0x24000664
 8000968:	08011bc0 	.word	0x08011bc0
 800096c:	0800142d 	.word	0x0800142d
 8000970:	24000654 	.word	0x24000654
 8000974:	08011bcc 	.word	0x08011bcc
 8000978:	08001571 	.word	0x08001571
 800097c:	24000658 	.word	0x24000658
 8000980:	08011be0 	.word	0x08011be0
 8000984:	080017c1 	.word	0x080017c1
 8000988:	2400065c 	.word	0x2400065c
 800098c:	08011bf4 	.word	0x08011bf4
 8000990:	08001a29 	.word	0x08001a29
 8000994:	24000660 	.word	0x24000660
 8000998:	08011c08 	.word	0x08011c08
 800099c:	080012b1 	.word	0x080012b1
 80009a0:	24000570 	.word	0x24000570
 80009a4:	24000524 	.word	0x24000524
 80009a8:	240004d8 	.word	0x240004d8
 80009ac:	2400064c 	.word	0x2400064c
 80009b0:	240003d8 	.word	0x240003d8
 80009b4:	08011c24 	.word	0x08011c24
 80009b8:	24000350 	.word	0x24000350
 80009bc:	08011c2c 	.word	0x08011c2c
 80009c0:	08011c34 	.word	0x08011c34
 80009c4:	08011c3c 	.word	0x08011c3c
 80009c8:	08011c44 	.word	0x08011c44

080009cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b09c      	sub	sp, #112	; 0x70
 80009d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009d6:	224c      	movs	r2, #76	; 0x4c
 80009d8:	2100      	movs	r1, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f011 f80a 	bl	80119f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e0:	1d3b      	adds	r3, r7, #4
 80009e2:	2220      	movs	r2, #32
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f011 f804 	bl	80119f4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80009ec:	2004      	movs	r0, #4
 80009ee:	f006 fd7d 	bl	80074ec <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80009f2:	2300      	movs	r3, #0
 80009f4:	603b      	str	r3, [r7, #0]
 80009f6:	4b30      	ldr	r3, [pc, #192]	; (8000ab8 <SystemClock_Config+0xec>)
 80009f8:	699b      	ldr	r3, [r3, #24]
 80009fa:	4a2f      	ldr	r2, [pc, #188]	; (8000ab8 <SystemClock_Config+0xec>)
 80009fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a00:	6193      	str	r3, [r2, #24]
 8000a02:	4b2d      	ldr	r3, [pc, #180]	; (8000ab8 <SystemClock_Config+0xec>)
 8000a04:	699b      	ldr	r3, [r3, #24]
 8000a06:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a0e:	bf00      	nop
 8000a10:	4b29      	ldr	r3, [pc, #164]	; (8000ab8 <SystemClock_Config+0xec>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a1c:	d1f8      	bne.n	8000a10 <SystemClock_Config+0x44>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000a1e:	4b27      	ldr	r3, [pc, #156]	; (8000abc <SystemClock_Config+0xf0>)
 8000a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a22:	f023 0303 	bic.w	r3, r3, #3
 8000a26:	4a25      	ldr	r2, [pc, #148]	; (8000abc <SystemClock_Config+0xf0>)
 8000a28:	f043 0302 	orr.w	r3, r3, #2
 8000a2c:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000a2e:	2321      	movs	r3, #33	; 0x21
 8000a30:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a32:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a36:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a40:	2302      	movs	r3, #2
 8000a42:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a44:	2301      	movs	r3, #1
 8000a46:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 70;
 8000a48:	2346      	movs	r3, #70	; 0x46
 8000a4a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a50:	2304      	movs	r3, #4
 8000a52:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a54:	2302      	movs	r3, #2
 8000a56:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a58:	230c      	movs	r3, #12
 8000a5a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f006 fd99 	bl	80075a0 <HAL_RCC_OscConfig>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000a74:	f001 f8ec 	bl	8001c50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a78:	233f      	movs	r3, #63	; 0x3f
 8000a7a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a84:	2300      	movs	r3, #0
 8000a86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a88:	2340      	movs	r3, #64	; 0x40
 8000a8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a8c:	2340      	movs	r3, #64	; 0x40
 8000a8e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a94:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a96:	2340      	movs	r3, #64	; 0x40
 8000a98:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	2107      	movs	r1, #7
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f007 f982 	bl	8007da8 <HAL_RCC_ClockConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000aaa:	f001 f8d1 	bl	8001c50 <Error_Handler>
  }
}
 8000aae:	bf00      	nop
 8000ab0:	3770      	adds	r7, #112	; 0x70
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	58024800 	.word	0x58024800
 8000abc:	58024400 	.word	0x58024400

08000ac0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08a      	sub	sp, #40	; 0x28
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ac6:	f107 031c 	add.w	r3, r7, #28
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ad2:	463b      	mov	r3, r7
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
 8000ade:	611a      	str	r2, [r3, #16]
 8000ae0:	615a      	str	r2, [r3, #20]
 8000ae2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ae4:	4b2f      	ldr	r3, [pc, #188]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000ae6:	4a30      	ldr	r2, [pc, #192]	; (8000ba8 <MX_ADC1_Init+0xe8>)
 8000ae8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000aea:	4b2e      	ldr	r3, [pc, #184]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000af0:	4b2c      	ldr	r3, [pc, #176]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000af2:	2208      	movs	r2, #8
 8000af4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000af6:	4b2b      	ldr	r3, [pc, #172]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000afc:	4b29      	ldr	r3, [pc, #164]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000afe:	2204      	movs	r2, #4
 8000b00:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b02:	4b28      	ldr	r3, [pc, #160]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b08:	4b26      	ldr	r3, [pc, #152]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000b0e:	4b25      	ldr	r3, [pc, #148]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b14:	4b23      	ldr	r3, [pc, #140]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b1a:	4b22      	ldr	r3, [pc, #136]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b20:	4b20      	ldr	r3, [pc, #128]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000b26:	4b1f      	ldr	r3, [pc, #124]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b2c:	4b1d      	ldr	r3, [pc, #116]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000b32:	4b1c      	ldr	r3, [pc, #112]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000b38:	4b1a      	ldr	r3, [pc, #104]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b40:	4818      	ldr	r0, [pc, #96]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b42:	f001 ff31 	bl	80029a8 <HAL_ADC_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000b4c:	f001 f880 	bl	8001c50 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b50:	2300      	movs	r3, #0
 8000b52:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b54:	f107 031c 	add.w	r3, r7, #28
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4812      	ldr	r0, [pc, #72]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b5c:	f003 fa62 	bl	8004024 <HAL_ADCEx_MultiModeConfigChannel>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000b66:	f001 f873 	bl	8001c50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000b6a:	4b10      	ldr	r3, [pc, #64]	; (8000bac <MX_ADC1_Init+0xec>)
 8000b6c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b6e:	2306      	movs	r3, #6
 8000b70:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b72:	2300      	movs	r3, #0
 8000b74:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b76:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000b7a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b7c:	2304      	movs	r3, #4
 8000b7e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b88:	463b      	mov	r3, r7
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4805      	ldr	r0, [pc, #20]	; (8000ba4 <MX_ADC1_Init+0xe4>)
 8000b8e:	f002 fc0f 	bl	80033b0 <HAL_ADC_ConfigChannel>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000b98:	f001 f85a 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b9c:	bf00      	nop
 8000b9e:	3728      	adds	r7, #40	; 0x28
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	240002ec 	.word	0x240002ec
 8000ba8:	40022000 	.word	0x40022000
 8000bac:	08600004 	.word	0x08600004

08000bb0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000bb4:	4b28      	ldr	r3, [pc, #160]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000bb6:	4a29      	ldr	r2, [pc, #164]	; (8000c5c <MX_SPI1_Init+0xac>)
 8000bb8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bba:	4b27      	ldr	r3, [pc, #156]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000bbc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000bc0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bc2:	4b25      	ldr	r3, [pc, #148]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bc8:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000bca:	2207      	movs	r2, #7
 8000bcc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000bce:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000bd0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000bd4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000bd6:	4b20      	ldr	r3, [pc, #128]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000bd8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000bdc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bde:	4b1e      	ldr	r3, [pc, #120]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000be0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000be4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000be6:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000be8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000bec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bee:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bf4:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bfa:	4b17      	ldr	r3, [pc, #92]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000c00:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c06:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c0c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000c0e:	4b12      	ldr	r3, [pc, #72]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000c14:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c1a:	4b0f      	ldr	r3, [pc, #60]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c20:	4b0d      	ldr	r3, [pc, #52]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000c26:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000c2c:	4b0a      	ldr	r3, [pc, #40]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000c32:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000c38:	4b07      	ldr	r3, [pc, #28]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000c3e:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c44:	4804      	ldr	r0, [pc, #16]	; (8000c58 <MX_SPI1_Init+0xa8>)
 8000c46:	f009 fd2b 	bl	800a6a0 <HAL_SPI_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_SPI1_Init+0xa4>
  {
    Error_Handler();
 8000c50:	f000 fffe 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	24000350 	.word	0x24000350
 8000c5c:	40013000 	.word	0x40013000

08000c60 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c64:	4b24      	ldr	r3, [pc, #144]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c66:	4a25      	ldr	r2, [pc, #148]	; (8000cfc <MX_SPI2_Init+0x9c>)
 8000c68:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000c6a:	4b23      	ldr	r3, [pc, #140]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c70:	4b21      	ldr	r3, [pc, #132]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c76:	4b20      	ldr	r3, [pc, #128]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c78:	2207      	movs	r2, #7
 8000c7a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c7c:	4b1e      	ldr	r3, [pc, #120]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c82:	4b1d      	ldr	r3, [pc, #116]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c88:	4b1b      	ldr	r3, [pc, #108]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c8a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000c8e:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c90:	4b19      	ldr	r3, [pc, #100]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c96:	4b18      	ldr	r3, [pc, #96]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c9c:	4b16      	ldr	r3, [pc, #88]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000ca2:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ca8:	4b13      	ldr	r3, [pc, #76]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000cae:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000cb4:	4b10      	ldr	r3, [pc, #64]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000cba:	4b0f      	ldr	r3, [pc, #60]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000cd2:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000cd8:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000cde:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ce4:	4804      	ldr	r0, [pc, #16]	; (8000cf8 <MX_SPI2_Init+0x98>)
 8000ce6:	f009 fcdb 	bl	800a6a0 <HAL_SPI_Init>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_SPI2_Init+0x94>
  {
    Error_Handler();
 8000cf0:	f000 ffae 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000cf4:	bf00      	nop
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	240003d8 	.word	0x240003d8
 8000cfc:	40003800 	.word	0x40003800

08000d00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08e      	sub	sp, #56	; 0x38
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	605a      	str	r2, [r3, #4]
 8000d10:	609a      	str	r2, [r3, #8]
 8000d12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	605a      	str	r2, [r3, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d20:	463b      	mov	r3, r7
 8000d22:	2200      	movs	r2, #0
 8000d24:	601a      	str	r2, [r3, #0]
 8000d26:	605a      	str	r2, [r3, #4]
 8000d28:	609a      	str	r2, [r3, #8]
 8000d2a:	60da      	str	r2, [r3, #12]
 8000d2c:	611a      	str	r2, [r3, #16]
 8000d2e:	615a      	str	r2, [r3, #20]
 8000d30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d32:	4b2d      	ldr	r3, [pc, #180]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000d34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000d3a:	4b2b      	ldr	r3, [pc, #172]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d40:	4b29      	ldr	r3, [pc, #164]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 280000-1;
 8000d46:	4b28      	ldr	r3, [pc, #160]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000d48:	4a28      	ldr	r2, [pc, #160]	; (8000dec <MX_TIM2_Init+0xec>)
 8000d4a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d4c:	4b26      	ldr	r3, [pc, #152]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d52:	4b25      	ldr	r3, [pc, #148]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d58:	4823      	ldr	r0, [pc, #140]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000d5a:	f00a fc62 	bl	800b622 <HAL_TIM_Base_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000d64:	f000 ff74 	bl	8001c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d72:	4619      	mov	r1, r3
 8000d74:	481c      	ldr	r0, [pc, #112]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000d76:	f00b f8c7 	bl	800bf08 <HAL_TIM_ConfigClockSource>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000d80:	f000 ff66 	bl	8001c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d84:	4818      	ldr	r0, [pc, #96]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000d86:	f00a fd1b 	bl	800b7c0 <HAL_TIM_PWM_Init>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000d90:	f000 ff5e 	bl	8001c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d94:	2300      	movs	r3, #0
 8000d96:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d9c:	f107 031c 	add.w	r3, r7, #28
 8000da0:	4619      	mov	r1, r3
 8000da2:	4811      	ldr	r0, [pc, #68]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000da4:	f00b fe04 	bl	800c9b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000dae:	f000 ff4f 	bl	8001c50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000db2:	2360      	movs	r3, #96	; 0x60
 8000db4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000db6:	2300      	movs	r3, #0
 8000db8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dc2:	463b      	mov	r3, r7
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4807      	ldr	r0, [pc, #28]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000dca:	f00a ff89 	bl	800bce0 <HAL_TIM_PWM_ConfigChannel>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000dd4:	f000 ff3c 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000dd8:	4803      	ldr	r0, [pc, #12]	; (8000de8 <MX_TIM2_Init+0xe8>)
 8000dda:	f001 f93d 	bl	8002058 <HAL_TIM_MspPostInit>

}
 8000dde:	bf00      	nop
 8000de0:	3738      	adds	r7, #56	; 0x38
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	240004d8 	.word	0x240004d8
 8000dec:	000445bf 	.word	0x000445bf

08000df0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000df6:	f107 0310 	add.w	r3, r7, #16
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e0e:	4b1e      	ldr	r3, [pc, #120]	; (8000e88 <MX_TIM3_Init+0x98>)
 8000e10:	4a1e      	ldr	r2, [pc, #120]	; (8000e8c <MX_TIM3_Init+0x9c>)
 8000e12:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 280-1;
 8000e14:	4b1c      	ldr	r3, [pc, #112]	; (8000e88 <MX_TIM3_Init+0x98>)
 8000e16:	f240 1217 	movw	r2, #279	; 0x117
 8000e1a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <MX_TIM3_Init+0x98>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1500-1;
 8000e22:	4b19      	ldr	r3, [pc, #100]	; (8000e88 <MX_TIM3_Init+0x98>)
 8000e24:	f240 52db 	movw	r2, #1499	; 0x5db
 8000e28:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e2a:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <MX_TIM3_Init+0x98>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <MX_TIM3_Init+0x98>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e36:	4814      	ldr	r0, [pc, #80]	; (8000e88 <MX_TIM3_Init+0x98>)
 8000e38:	f00a fbf3 	bl	800b622 <HAL_TIM_Base_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8000e42:	f000 ff05 	bl	8001c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e4c:	f107 0310 	add.w	r3, r7, #16
 8000e50:	4619      	mov	r1, r3
 8000e52:	480d      	ldr	r0, [pc, #52]	; (8000e88 <MX_TIM3_Init+0x98>)
 8000e54:	f00b f858 	bl	800bf08 <HAL_TIM_ConfigClockSource>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8000e5e:	f000 fef7 	bl	8001c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e62:	2300      	movs	r3, #0
 8000e64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e6a:	1d3b      	adds	r3, r7, #4
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4806      	ldr	r0, [pc, #24]	; (8000e88 <MX_TIM3_Init+0x98>)
 8000e70:	f00b fd9e 	bl	800c9b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8000e7a:	f000 fee9 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	3720      	adds	r7, #32
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	24000524 	.word	0x24000524
 8000e8c:	40000400 	.word	0x40000400

08000e90 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b088      	sub	sp, #32
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e96:	f107 0310 	add.w	r3, r7, #16
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000eae:	4b1e      	ldr	r3, [pc, #120]	; (8000f28 <MX_TIM5_Init+0x98>)
 8000eb0:	4a1e      	ldr	r2, [pc, #120]	; (8000f2c <MX_TIM5_Init+0x9c>)
 8000eb2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 280-1;
 8000eb4:	4b1c      	ldr	r3, [pc, #112]	; (8000f28 <MX_TIM5_Init+0x98>)
 8000eb6:	f240 1217 	movw	r2, #279	; 0x117
 8000eba:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ebc:	4b1a      	ldr	r3, [pc, #104]	; (8000f28 <MX_TIM5_Init+0x98>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1500-1;
 8000ec2:	4b19      	ldr	r3, [pc, #100]	; (8000f28 <MX_TIM5_Init+0x98>)
 8000ec4:	f240 52db 	movw	r2, #1499	; 0x5db
 8000ec8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eca:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <MX_TIM5_Init+0x98>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ed0:	4b15      	ldr	r3, [pc, #84]	; (8000f28 <MX_TIM5_Init+0x98>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000ed6:	4814      	ldr	r0, [pc, #80]	; (8000f28 <MX_TIM5_Init+0x98>)
 8000ed8:	f00a fba3 	bl	800b622 <HAL_TIM_Base_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8000ee2:	f000 feb5 	bl	8001c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ee6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000eec:	f107 0310 	add.w	r3, r7, #16
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	480d      	ldr	r0, [pc, #52]	; (8000f28 <MX_TIM5_Init+0x98>)
 8000ef4:	f00b f808 	bl	800bf08 <HAL_TIM_ConfigClockSource>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8000efe:	f000 fea7 	bl	8001c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000f0a:	1d3b      	adds	r3, r7, #4
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4806      	ldr	r0, [pc, #24]	; (8000f28 <MX_TIM5_Init+0x98>)
 8000f10:	f00b fd4e 	bl	800c9b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8000f1a:	f000 fe99 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000f1e:	bf00      	nop
 8000f20:	3720      	adds	r7, #32
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	24000570 	.word	0x24000570
 8000f2c:	40000c00 	.word	0x40000c00

08000f30 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f34:	4b22      	ldr	r3, [pc, #136]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f36:	4a23      	ldr	r2, [pc, #140]	; (8000fc4 <MX_USART3_UART_Init+0x94>)
 8000f38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f3a:	4b21      	ldr	r3, [pc, #132]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f42:	4b1f      	ldr	r3, [pc, #124]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f48:	4b1d      	ldr	r3, [pc, #116]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f4e:	4b1c      	ldr	r3, [pc, #112]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f54:	4b1a      	ldr	r3, [pc, #104]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f56:	220c      	movs	r2, #12
 8000f58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f5a:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f60:	4b17      	ldr	r3, [pc, #92]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f66:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f6c:	4b14      	ldr	r3, [pc, #80]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f72:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f78:	4811      	ldr	r0, [pc, #68]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f7a:	f00b fdc5 	bl	800cb08 <HAL_UART_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000f84:	f000 fe64 	bl	8001c50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f88:	2100      	movs	r1, #0
 8000f8a:	480d      	ldr	r0, [pc, #52]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f8c:	f00e f95d 	bl	800f24a <HAL_UARTEx_SetTxFifoThreshold>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000f96:	f000 fe5b 	bl	8001c50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4808      	ldr	r0, [pc, #32]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000f9e:	f00e f992 	bl	800f2c6 <HAL_UARTEx_SetRxFifoThreshold>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000fa8:	f000 fe52 	bl	8001c50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000fac:	4804      	ldr	r0, [pc, #16]	; (8000fc0 <MX_USART3_UART_Init+0x90>)
 8000fae:	f00e f913 	bl	800f1d8 <HAL_UARTEx_DisableFifoMode>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000fb8:	f000 fe4a 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	240005bc 	.word	0x240005bc
 8000fc4:	40004800 	.word	0x40004800

08000fc8 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
	...

08000fd8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fde:	4b0d      	ldr	r3, [pc, #52]	; (8001014 <MX_DMA_Init+0x3c>)
 8000fe0:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000fe4:	4a0b      	ldr	r2, [pc, #44]	; (8001014 <MX_DMA_Init+0x3c>)
 8000fe6:	f043 0301 	orr.w	r3, r3, #1
 8000fea:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000fee:	4b09      	ldr	r3, [pc, #36]	; (8001014 <MX_DMA_Init+0x3c>)
 8000ff0:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2105      	movs	r1, #5
 8001000:	200b      	movs	r0, #11
 8001002:	f003 f963 	bl	80042cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001006:	200b      	movs	r0, #11
 8001008:	f003 f97a 	bl	8004300 <HAL_NVIC_EnableIRQ>

}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	58024400 	.word	0x58024400

08001018 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08e      	sub	sp, #56	; 0x38
 800101c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
 800102c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800102e:	4b99      	ldr	r3, [pc, #612]	; (8001294 <MX_GPIO_Init+0x27c>)
 8001030:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001034:	4a97      	ldr	r2, [pc, #604]	; (8001294 <MX_GPIO_Init+0x27c>)
 8001036:	f043 0304 	orr.w	r3, r3, #4
 800103a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800103e:	4b95      	ldr	r3, [pc, #596]	; (8001294 <MX_GPIO_Init+0x27c>)
 8001040:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001044:	f003 0304 	and.w	r3, r3, #4
 8001048:	623b      	str	r3, [r7, #32]
 800104a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800104c:	4b91      	ldr	r3, [pc, #580]	; (8001294 <MX_GPIO_Init+0x27c>)
 800104e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001052:	4a90      	ldr	r2, [pc, #576]	; (8001294 <MX_GPIO_Init+0x27c>)
 8001054:	f043 0320 	orr.w	r3, r3, #32
 8001058:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800105c:	4b8d      	ldr	r3, [pc, #564]	; (8001294 <MX_GPIO_Init+0x27c>)
 800105e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001062:	f003 0320 	and.w	r3, r3, #32
 8001066:	61fb      	str	r3, [r7, #28]
 8001068:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800106a:	4b8a      	ldr	r3, [pc, #552]	; (8001294 <MX_GPIO_Init+0x27c>)
 800106c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001070:	4a88      	ldr	r2, [pc, #544]	; (8001294 <MX_GPIO_Init+0x27c>)
 8001072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001076:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800107a:	4b86      	ldr	r3, [pc, #536]	; (8001294 <MX_GPIO_Init+0x27c>)
 800107c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001084:	61bb      	str	r3, [r7, #24]
 8001086:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001088:	4b82      	ldr	r3, [pc, #520]	; (8001294 <MX_GPIO_Init+0x27c>)
 800108a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800108e:	4a81      	ldr	r2, [pc, #516]	; (8001294 <MX_GPIO_Init+0x27c>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001098:	4b7e      	ldr	r3, [pc, #504]	; (8001294 <MX_GPIO_Init+0x27c>)
 800109a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	617b      	str	r3, [r7, #20]
 80010a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a6:	4b7b      	ldr	r3, [pc, #492]	; (8001294 <MX_GPIO_Init+0x27c>)
 80010a8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010ac:	4a79      	ldr	r2, [pc, #484]	; (8001294 <MX_GPIO_Init+0x27c>)
 80010ae:	f043 0302 	orr.w	r3, r3, #2
 80010b2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80010b6:	4b77      	ldr	r3, [pc, #476]	; (8001294 <MX_GPIO_Init+0x27c>)
 80010b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	613b      	str	r3, [r7, #16]
 80010c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010c4:	4b73      	ldr	r3, [pc, #460]	; (8001294 <MX_GPIO_Init+0x27c>)
 80010c6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010ca:	4a72      	ldr	r2, [pc, #456]	; (8001294 <MX_GPIO_Init+0x27c>)
 80010cc:	f043 0308 	orr.w	r3, r3, #8
 80010d0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80010d4:	4b6f      	ldr	r3, [pc, #444]	; (8001294 <MX_GPIO_Init+0x27c>)
 80010d6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010da:	f003 0308 	and.w	r3, r3, #8
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010e2:	4b6c      	ldr	r3, [pc, #432]	; (8001294 <MX_GPIO_Init+0x27c>)
 80010e4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010e8:	4a6a      	ldr	r2, [pc, #424]	; (8001294 <MX_GPIO_Init+0x27c>)
 80010ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010ee:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80010f2:	4b68      	ldr	r3, [pc, #416]	; (8001294 <MX_GPIO_Init+0x27c>)
 80010f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001100:	4b64      	ldr	r3, [pc, #400]	; (8001294 <MX_GPIO_Init+0x27c>)
 8001102:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001106:	4a63      	ldr	r2, [pc, #396]	; (8001294 <MX_GPIO_Init+0x27c>)
 8001108:	f043 0310 	orr.w	r3, r3, #16
 800110c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001110:	4b60      	ldr	r3, [pc, #384]	; (8001294 <MX_GPIO_Init+0x27c>)
 8001112:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001116:	f003 0310 	and.w	r3, r3, #16
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800111e:	2200      	movs	r2, #0
 8001120:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001124:	485c      	ldr	r0, [pc, #368]	; (8001298 <MX_GPIO_Init+0x280>)
 8001126:	f006 f9ad 	bl	8007484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800112a:	2200      	movs	r2, #0
 800112c:	2110      	movs	r1, #16
 800112e:	485b      	ldr	r0, [pc, #364]	; (800129c <MX_GPIO_Init+0x284>)
 8001130:	f006 f9a8 	bl	8007484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_12|GPIO_PIN_13|LD3_Pin
 8001134:	2200      	movs	r2, #0
 8001136:	f24f 3139 	movw	r1, #62265	; 0xf339
 800113a:	4859      	ldr	r0, [pc, #356]	; (80012a0 <MX_GPIO_Init+0x288>)
 800113c:	f006 f9a2 	bl	8007484 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001140:	2200      	movs	r2, #0
 8001142:	2140      	movs	r1, #64	; 0x40
 8001144:	4857      	ldr	r0, [pc, #348]	; (80012a4 <MX_GPIO_Init+0x28c>)
 8001146:	f006 f99d 	bl	8007484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	2102      	movs	r1, #2
 800114e:	4856      	ldr	r0, [pc, #344]	; (80012a8 <MX_GPIO_Init+0x290>)
 8001150:	f006 f998 	bl	8007484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001154:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001158:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115a:	2300      	movs	r3, #0
 800115c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001162:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001166:	4619      	mov	r1, r3
 8001168:	484e      	ldr	r0, [pc, #312]	; (80012a4 <MX_GPIO_Init+0x28c>)
 800116a:	f005 ffc3 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 800116e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001172:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
 8001176:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001180:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001184:	4619      	mov	r1, r3
 8001186:	4844      	ldr	r0, [pc, #272]	; (8001298 <MX_GPIO_Init+0x280>)
 8001188:	f005 ffb4 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800118c:	2310      	movs	r3, #16
 800118e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2301      	movs	r3, #1
 8001192:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001198:	2300      	movs	r3, #0
 800119a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011a0:	4619      	mov	r1, r3
 80011a2:	483e      	ldr	r0, [pc, #248]	; (800129c <MX_GPIO_Init+0x284>)
 80011a4:	f005 ffa6 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB12 PB13 LD3_Pin
                           PB15 PB3 PB4 PB5
                           PB8 PB9 */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_12|GPIO_PIN_13|LD3_Pin
 80011a8:	f24f 3339 	movw	r3, #62265	; 0xf339
 80011ac:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ae:	2301      	movs	r3, #1
 80011b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011be:	4619      	mov	r1, r3
 80011c0:	4837      	ldr	r0, [pc, #220]	; (80012a0 <MX_GPIO_Init+0x288>)
 80011c2:	f005 ff97 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 80011c6:	2380      	movs	r3, #128	; 0x80
 80011c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80011ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80011d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011d8:	4619      	mov	r1, r3
 80011da:	4834      	ldr	r0, [pc, #208]	; (80012ac <MX_GPIO_Init+0x294>)
 80011dc:	f005 ff8a 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011e0:	2340      	movs	r3, #64	; 0x40
 80011e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ec:	2300      	movs	r3, #0
 80011ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011f4:	4619      	mov	r1, r3
 80011f6:	482b      	ldr	r0, [pc, #172]	; (80012a4 <MX_GPIO_Init+0x28c>)
 80011f8:	f005 ff7c 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 80011fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001202:	2300      	movs	r3, #0
 8001204:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800120a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120e:	4619      	mov	r1, r3
 8001210:	4822      	ldr	r0, [pc, #136]	; (800129c <MX_GPIO_Init+0x284>)
 8001212:	f005 ff6f 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8001216:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800121a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121c:	2302      	movs	r3, #2
 800121e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8001228:	230a      	movs	r3, #10
 800122a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001230:	4619      	mov	r1, r3
 8001232:	481a      	ldr	r0, [pc, #104]	; (800129c <MX_GPIO_Init+0x284>)
 8001234:	f005 ff5e 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8001238:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800124e:	4619      	mov	r1, r3
 8001250:	4812      	ldr	r0, [pc, #72]	; (800129c <MX_GPIO_Init+0x284>)
 8001252:	f005 ff4f 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001256:	f44f 7300 	mov.w	r3, #512	; 0x200
 800125a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125c:	2300      	movs	r3, #0
 800125e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001264:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001268:	4619      	mov	r1, r3
 800126a:	4810      	ldr	r0, [pc, #64]	; (80012ac <MX_GPIO_Init+0x294>)
 800126c:	f005 ff42 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001270:	2302      	movs	r3, #2
 8001272:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001274:	2301      	movs	r3, #1
 8001276:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127c:	2300      	movs	r3, #0
 800127e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001280:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001284:	4619      	mov	r1, r3
 8001286:	4808      	ldr	r0, [pc, #32]	; (80012a8 <MX_GPIO_Init+0x290>)
 8001288:	f005 ff34 	bl	80070f4 <HAL_GPIO_Init>

}
 800128c:	bf00      	nop
 800128e:	3738      	adds	r7, #56	; 0x38
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	58024400 	.word	0x58024400
 8001298:	58021400 	.word	0x58021400
 800129c:	58020000 	.word	0x58020000
 80012a0:	58020400 	.word	0x58020400
 80012a4:	58020800 	.word	0x58020800
 80012a8:	58021000 	.word	0x58021000
 80012ac:	58021800 	.word	0x58021800

080012b0 <UARTCom>:
/* USER CODE BEGIN 4 */


// Tasks

void UARTCom(void *argument){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08c      	sub	sp, #48	; 0x30
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]

	char UARTtxBuffer[2] = {0};
 80012b8:	2300      	movs	r3, #0
 80012ba:	85bb      	strh	r3, [r7, #44]	; 0x2c
	char UARTrxBuffer[9] = {0};
 80012bc:	2300      	movs	r3, #0
 80012be:	623b      	str	r3, [r7, #32]
 80012c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	711a      	strb	r2, [r3, #4]

	char MtrCtrlXrx_temp[8] = {0};
 80012ca:	2300      	movs	r3, #0
 80012cc:	61bb      	str	r3, [r7, #24]
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
	char MtrCtrlYrx_temp[8] = {0};
 80012d2:	2300      	movs	r3, #0
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]

	char HelCtrlrx_temp[2] = {0};
 80012da:	2300      	movs	r3, #0
 80012dc:	81bb      	strh	r3, [r7, #12]

	char AutoFocusrx_temp[4] = {0};
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
	while(1){


		// Send data from the tx UART queue over uart
		// Receive from UARTtxQueue, buffer into UARTtxBuffer, and send over UART
		if (xQueueReceive(UARTtxQueue, &UARTtxBuffer, 100) == pdTRUE){
 80012e2:	4b49      	ldr	r3, [pc, #292]	; (8001408 <UARTCom+0x158>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80012ea:	2264      	movs	r2, #100	; 0x64
 80012ec:	4618      	mov	r0, r3
 80012ee:	f00e fc13 	bl	800fb18 <xQueueReceive>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d106      	bne.n	8001306 <UARTCom+0x56>
			HAL_UART_Transmit(&huart3, (uint8_t *)UARTtxBuffer, sizeof(UARTtxBuffer), 100);
 80012f8:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80012fc:	2364      	movs	r3, #100	; 0x64
 80012fe:	2202      	movs	r2, #2
 8001300:	4842      	ldr	r0, [pc, #264]	; (800140c <UARTCom+0x15c>)
 8001302:	f00b fc51 	bl	800cba8 <HAL_UART_Transmit>
		}



		HAL_UART_Receive_IT(&huart3, (uint8_t *)UARTrxBuffer, 9);
 8001306:	f107 0320 	add.w	r3, r7, #32
 800130a:	2209      	movs	r2, #9
 800130c:	4619      	mov	r1, r3
 800130e:	483f      	ldr	r0, [pc, #252]	; (800140c <UARTCom+0x15c>)
 8001310:	f00b fce0 	bl	800ccd4 <HAL_UART_Receive_IT>
		if(xSemaphoreTake(UARTComSem, 100) == pdTRUE){
 8001314:	4b3e      	ldr	r3, [pc, #248]	; (8001410 <UARTCom+0x160>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2164      	movs	r1, #100	; 0x64
 800131a:	4618      	mov	r0, r3
 800131c:	f00e fcdc 	bl	800fcd8 <xQueueSemaphoreTake>
 8001320:	4603      	mov	r3, r0
 8001322:	2b01      	cmp	r3, #1
 8001324:	d16d      	bne.n	8001402 <UARTCom+0x152>


			// Process data received over UART
			switch(UARTrxBuffer[0]){
 8001326:	f897 3020 	ldrb.w	r3, [r7, #32]
 800132a:	3b31      	subs	r3, #49	; 0x31
 800132c:	2b03      	cmp	r3, #3
 800132e:	d8d8      	bhi.n	80012e2 <UARTCom+0x32>
 8001330:	a201      	add	r2, pc, #4	; (adr r2, 8001338 <UARTCom+0x88>)
 8001332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001336:	bf00      	nop
 8001338:	08001349 	.word	0x08001349
 800133c:	08001379 	.word	0x08001379
 8001340:	080013a9 	.word	0x080013a9
 8001344:	080013e5 	.word	0x080013e5
//				MtrStop = true;
//				break;

			case '1':
//
				if (UARTrxBuffer[1] == '0'){
 8001348:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800134c:	2b30      	cmp	r3, #48	; 0x30
 800134e:	d102      	bne.n	8001356 <UARTCom+0xa6>
					MtrStop = true;
 8001350:	4b30      	ldr	r3, [pc, #192]	; (8001414 <UARTCom+0x164>)
 8001352:	2201      	movs	r2, #1
 8001354:	701a      	strb	r2, [r3, #0]
				}

				memcpy(MtrCtrlXrx_temp, UARTrxBuffer + 1, 8);
 8001356:	f107 0220 	add.w	r2, r7, #32
 800135a:	3201      	adds	r2, #1
 800135c:	f107 0318 	add.w	r3, r7, #24
 8001360:	6810      	ldr	r0, [r2, #0]
 8001362:	6851      	ldr	r1, [r2, #4]
 8001364:	c303      	stmia	r3!, {r0, r1}
				xQueueSend(MtrCtrlXrxQueue, &MtrCtrlXrx_temp, 100);
 8001366:	4b2c      	ldr	r3, [pc, #176]	; (8001418 <UARTCom+0x168>)
 8001368:	6818      	ldr	r0, [r3, #0]
 800136a:	f107 0118 	add.w	r1, r7, #24
 800136e:	2300      	movs	r3, #0
 8001370:	2264      	movs	r2, #100	; 0x64
 8001372:	f00e f9ab 	bl	800f6cc <xQueueGenericSend>
				//memset(&MtrCtrlXrx_temp[0], '0', 8);
				break;
 8001376:	e045      	b.n	8001404 <UARTCom+0x154>



			case '2':

				if (UARTrxBuffer[1] == '0'){
 8001378:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800137c:	2b30      	cmp	r3, #48	; 0x30
 800137e:	d102      	bne.n	8001386 <UARTCom+0xd6>
					MtrStop = true;
 8001380:	4b24      	ldr	r3, [pc, #144]	; (8001414 <UARTCom+0x164>)
 8001382:	2201      	movs	r2, #1
 8001384:	701a      	strb	r2, [r3, #0]
				}

				memcpy(MtrCtrlYrx_temp, UARTrxBuffer + 1, 8);
 8001386:	f107 0220 	add.w	r2, r7, #32
 800138a:	3201      	adds	r2, #1
 800138c:	f107 0310 	add.w	r3, r7, #16
 8001390:	6810      	ldr	r0, [r2, #0]
 8001392:	6851      	ldr	r1, [r2, #4]
 8001394:	c303      	stmia	r3!, {r0, r1}
				xQueueSend(MtrCtrlYrxQueue, &MtrCtrlYrx_temp, 100);
 8001396:	4b21      	ldr	r3, [pc, #132]	; (800141c <UARTCom+0x16c>)
 8001398:	6818      	ldr	r0, [r3, #0]
 800139a:	f107 0110 	add.w	r1, r7, #16
 800139e:	2300      	movs	r3, #0
 80013a0:	2264      	movs	r2, #100	; 0x64
 80013a2:	f00e f993 	bl	800f6cc <xQueueGenericSend>
				//memset(&MtrCtrlYrx_temp[0], '0', 8);
				break;
 80013a6:	e02d      	b.n	8001404 <UARTCom+0x154>



			case '3':
				memcpy(AutoFocusrx_temp, UARTrxBuffer + 1, 4);
 80013a8:	f107 0320 	add.w	r3, r7, #32
 80013ac:	3301      	adds	r3, #1
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	60bb      	str	r3, [r7, #8]
				dist = atoi(AutoFocusrx_temp);
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	4618      	mov	r0, r3
 80013b8:	f010 fae0 	bl	801197c <atoi>
 80013bc:	4603      	mov	r3, r0
 80013be:	b29a      	uxth	r2, r3
 80013c0:	4b17      	ldr	r3, [pc, #92]	; (8001420 <UARTCom+0x170>)
 80013c2:	801a      	strh	r2, [r3, #0]

				if (atoi(AutoFocusrx_temp) == 0){
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	4618      	mov	r0, r3
 80013ca:	f010 fad7 	bl	801197c <atoi>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d103      	bne.n	80013dc <UARTCom+0x12c>
					AutoFocusEn = false;
 80013d4:	4b13      	ldr	r3, [pc, #76]	; (8001424 <UARTCom+0x174>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	701a      	strb	r2, [r3, #0]
				} else {
					AutoFocusEn = true;
				}

				//memset(&AutoFocusrx_temp[0], '0', 4);
				break;
 80013da:	e013      	b.n	8001404 <UARTCom+0x154>
					AutoFocusEn = true;
 80013dc:	4b11      	ldr	r3, [pc, #68]	; (8001424 <UARTCom+0x174>)
 80013de:	2201      	movs	r2, #1
 80013e0:	701a      	strb	r2, [r3, #0]
				break;
 80013e2:	e00f      	b.n	8001404 <UARTCom+0x154>



			case '4':
				memcpy(HelCtrlrx_temp, UARTrxBuffer + 1, 2);
 80013e4:	f107 0320 	add.w	r3, r7, #32
 80013e8:	3301      	adds	r3, #1
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	81bb      	strh	r3, [r7, #12]
				xQueueSend(HelCtrlrxQueue, &HelCtrlrx_temp, 100);
 80013f0:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <UARTCom+0x178>)
 80013f2:	6818      	ldr	r0, [r3, #0]
 80013f4:	f107 010c 	add.w	r1, r7, #12
 80013f8:	2300      	movs	r3, #0
 80013fa:	2264      	movs	r2, #100	; 0x64
 80013fc:	f00e f966 	bl	800f6cc <xQueueGenericSend>
				//memset(&HelCtrlrx_temp[0], '0', 2);
				break;
 8001400:	e000      	b.n	8001404 <UARTCom+0x154>
//			if (UARTrxBuffer[0] != '0'){
//				HAL_UART_Transmit(&huart3, (uint8_t *)UARTrxBuffer, 9, 100);
//				memset(&UARTrxBuffer[0], '0', 9);
//			}

		} //else {
 8001402:	bf00      	nop
		if (xQueueReceive(UARTtxQueue, &UARTtxBuffer, 100) == pdTRUE){
 8001404:	e76d      	b.n	80012e2 <UARTCom+0x32>
 8001406:	bf00      	nop
 8001408:	24000668 	.word	0x24000668
 800140c:	240005bc 	.word	0x240005bc
 8001410:	24000684 	.word	0x24000684
 8001414:	24000651 	.word	0x24000651
 8001418:	24000670 	.word	0x24000670
 800141c:	24000674 	.word	0x24000674
 8001420:	24000000 	.word	0x24000000
 8001424:	24000650 	.word	0x24000650
 8001428:	24000678 	.word	0x24000678

0800142c <AutoFocus>:

	}

}

void AutoFocus(void *argument){
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]



	const uint8_t num_steps = 10; // Number of steps taken between each ADC sample - roughly corresponds to 5 ms. Determines how frequently ADC is sampled
 8001434:	230a      	movs	r3, #10
 8001436:	73bb      	strb	r3, [r7, #14]

	uint8_t i = 0;
 8001438:	2300      	movs	r3, #0
 800143a:	73fb      	strb	r3, [r7, #15]
	TIM3 -> ARR = 0;
 800143c:	4b42      	ldr	r3, [pc, #264]	; (8001548 <AutoFocus+0x11c>)
 800143e:	2200      	movs	r2, #0
 8001440:	62da      	str	r2, [r3, #44]	; 0x2c

	while(1){

		if (AutoFocusEn){
 8001442:	4b42      	ldr	r3, [pc, #264]	; (800154c <AutoFocus+0x120>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d078      	beq.n	800153c <AutoFocus+0x110>

			// ADC sampling
			HAL_ADC_Start_IT(&hadc1);
 800144a:	4841      	ldr	r0, [pc, #260]	; (8001550 <AutoFocus+0x124>)
 800144c:	f001 fc06 	bl	8002c5c <HAL_ADC_Start_IT>
			if (xSemaphoreTake(AutoFocusSem, 1) == pdTRUE){
 8001450:	4b40      	ldr	r3, [pc, #256]	; (8001554 <AutoFocus+0x128>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2101      	movs	r1, #1
 8001456:	4618      	mov	r0, r3
 8001458:	f00e fc3e 	bl	800fcd8 <xQueueSemaphoreTake>
 800145c:	4603      	mov	r3, r0
 800145e:	2b01      	cmp	r3, #1
 8001460:	d1ef      	bne.n	8001442 <AutoFocus+0x16>


				// Setting direction of rotation
				if (ADCBuffer < dist - 300){
 8001462:	4b3d      	ldr	r3, [pc, #244]	; (8001558 <AutoFocus+0x12c>)
 8001464:	881b      	ldrh	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	4b3c      	ldr	r3, [pc, #240]	; (800155c <AutoFocus+0x130>)
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001470:	429a      	cmp	r2, r3
 8001472:	da06      	bge.n	8001482 <AutoFocus+0x56>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET); // This needs to be checked
 8001474:	2201      	movs	r2, #1
 8001476:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800147a:	4839      	ldr	r0, [pc, #228]	; (8001560 <AutoFocus+0x134>)
 800147c:	f006 f802 	bl	8007484 <HAL_GPIO_WritePin>
 8001480:	e00e      	b.n	80014a0 <AutoFocus+0x74>
				} else if (ADCBuffer > dist + 300){
 8001482:	4b35      	ldr	r3, [pc, #212]	; (8001558 <AutoFocus+0x12c>)
 8001484:	881b      	ldrh	r3, [r3, #0]
 8001486:	461a      	mov	r2, r3
 8001488:	4b34      	ldr	r3, [pc, #208]	; (800155c <AutoFocus+0x130>)
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8001490:	429a      	cmp	r2, r3
 8001492:	dd05      	ble.n	80014a0 <AutoFocus+0x74>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800149a:	4831      	ldr	r0, [pc, #196]	; (8001560 <AutoFocus+0x134>)
 800149c:	f005 fff2 	bl	8007484 <HAL_GPIO_WritePin>
				}


				// Setting the motor speed through the timer frequency
				TIM3 -> ARR = -abs(ADCBuffer - dist) + (dist + 500);
 80014a0:	4b2e      	ldr	r3, [pc, #184]	; (800155c <AutoFocus+0x130>)
 80014a2:	881b      	ldrh	r3, [r3, #0]
 80014a4:	f503 72fa 	add.w	r2, r3, #500	; 0x1f4
 80014a8:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <AutoFocus+0x12c>)
 80014aa:	881b      	ldrh	r3, [r3, #0]
 80014ac:	4619      	mov	r1, r3
 80014ae:	4b2b      	ldr	r3, [pc, #172]	; (800155c <AutoFocus+0x130>)
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	1acb      	subs	r3, r1, r3
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	bfb8      	it	lt
 80014b8:	425b      	neglt	r3, r3
 80014ba:	1ad2      	subs	r2, r2, r3
 80014bc:	4b22      	ldr	r3, [pc, #136]	; (8001548 <AutoFocus+0x11c>)
 80014be:	62da      	str	r2, [r3, #44]	; 0x2c

				// The actual movement
				// Nothing is done if the distance is approximately correct
				// Additionally, due to what appears to be a glitch in the internal gain settings, when the value of ADCBuffer is around 2048
				// it sometimes skips to 1535 (2^11 - 2^9) so we must also account for this to ensure the autofocus doesn't skip around unpredictably
				if ( (ADCBuffer > (dist - 300) && ADCBuffer < (dist + 300)) || (ADCBuffer == 1535) || MtrStop == true ){
 80014c0:	4b26      	ldr	r3, [pc, #152]	; (800155c <AutoFocus+0x130>)
 80014c2:	881b      	ldrh	r3, [r3, #0]
 80014c4:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 80014c8:	4a23      	ldr	r2, [pc, #140]	; (8001558 <AutoFocus+0x12c>)
 80014ca:	8812      	ldrh	r2, [r2, #0]
 80014cc:	4293      	cmp	r3, r2
 80014ce:	dc07      	bgt.n	80014e0 <AutoFocus+0xb4>
 80014d0:	4b22      	ldr	r3, [pc, #136]	; (800155c <AutoFocus+0x130>)
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	f203 132b 	addw	r3, r3, #299	; 0x12b
 80014d8:	4a1f      	ldr	r2, [pc, #124]	; (8001558 <AutoFocus+0x12c>)
 80014da:	8812      	ldrh	r2, [r2, #0]
 80014dc:	4293      	cmp	r3, r2
 80014de:	da09      	bge.n	80014f4 <AutoFocus+0xc8>
 80014e0:	4b1d      	ldr	r3, [pc, #116]	; (8001558 <AutoFocus+0x12c>)
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d003      	beq.n	80014f4 <AutoFocus+0xc8>
 80014ec:	4b1d      	ldr	r3, [pc, #116]	; (8001564 <AutoFocus+0x138>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <AutoFocus+0xd0>
					vTaskDelay(pdMS_TO_TICKS(5));
 80014f4:	2005      	movs	r0, #5
 80014f6:	f00e ffb7 	bl	8010468 <vTaskDelay>
 80014fa:	e01b      	b.n	8001534 <AutoFocus+0x108>
				} else {
					for (i = 0; i<= num_steps; i++){
 80014fc:	2300      	movs	r3, #0
 80014fe:	73fb      	strb	r3, [r7, #15]
 8001500:	e00f      	b.n	8001522 <AutoFocus+0xf6>
						if (xSemaphoreTake(AutoFocusPulseSem, 1) == pdTRUE){
 8001502:	4b19      	ldr	r3, [pc, #100]	; (8001568 <AutoFocus+0x13c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2101      	movs	r1, #1
 8001508:	4618      	mov	r0, r3
 800150a:	f00e fbe5 	bl	800fcd8 <xQueueSemaphoreTake>
 800150e:	4603      	mov	r3, r0
 8001510:	2b01      	cmp	r3, #1
 8001512:	d103      	bne.n	800151c <AutoFocus+0xf0>
							HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8001514:	2140      	movs	r1, #64	; 0x40
 8001516:	4815      	ldr	r0, [pc, #84]	; (800156c <AutoFocus+0x140>)
 8001518:	f005 ffcd 	bl	80074b6 <HAL_GPIO_TogglePin>
					for (i = 0; i<= num_steps; i++){
 800151c:	7bfb      	ldrb	r3, [r7, #15]
 800151e:	3301      	adds	r3, #1
 8001520:	73fb      	strb	r3, [r7, #15]
 8001522:	7bfa      	ldrb	r2, [r7, #15]
 8001524:	7bbb      	ldrb	r3, [r7, #14]
 8001526:	429a      	cmp	r2, r3
 8001528:	d9eb      	bls.n	8001502 <AutoFocus+0xd6>
						}
					}
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	2140      	movs	r1, #64	; 0x40
 800152e:	480f      	ldr	r0, [pc, #60]	; (800156c <AutoFocus+0x140>)
 8001530:	f005 ffa8 	bl	8007484 <HAL_GPIO_WritePin>

				}
				HAL_ADC_Stop_IT(&hadc1);
 8001534:	4806      	ldr	r0, [pc, #24]	; (8001550 <AutoFocus+0x124>)
 8001536:	f001 fcc3 	bl	8002ec0 <HAL_ADC_Stop_IT>
 800153a:	e782      	b.n	8001442 <AutoFocus+0x16>

			}

		} else { vTaskDelay(pdMS_TO_TICKS(500)); } // end if(AutoFocusEn)
 800153c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001540:	f00e ff92 	bl	8010468 <vTaskDelay>
		if (AutoFocusEn){
 8001544:	e77d      	b.n	8001442 <AutoFocus+0x16>
 8001546:	bf00      	nop
 8001548:	40000400 	.word	0x40000400
 800154c:	24000650 	.word	0x24000650
 8001550:	240002ec 	.word	0x240002ec
 8001554:	24000680 	.word	0x24000680
 8001558:	2400064e 	.word	0x2400064e
 800155c:	24000000 	.word	0x24000000
 8001560:	58020400 	.word	0x58020400
 8001564:	24000651 	.word	0x24000651
 8001568:	24000688 	.word	0x24000688
 800156c:	58020800 	.word	0x58020800

08001570 <MotorCtrlX>:
	} // end while
}

void MotorCtrlX (void *argument){
 8001570:	b580      	push	{r7, lr}
 8001572:	b088      	sub	sp, #32
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]

	int i;
	char MtrCtrlXrxQueueBuffer[8] = {0};
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
 800157c:	2300      	movs	r3, #0
 800157e:	61bb      	str	r3, [r7, #24]



	while(1){

		if (xQueueReceive(MtrCtrlXrxQueue, &MtrCtrlXrxQueueBuffer, 100) == pdTRUE){
 8001580:	4b84      	ldr	r3, [pc, #528]	; (8001794 <MotorCtrlX+0x224>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f107 0114 	add.w	r1, r7, #20
 8001588:	2264      	movs	r2, #100	; 0x64
 800158a:	4618      	mov	r0, r3
 800158c:	f00e fac4 	bl	800fb18 <xQueueReceive>
 8001590:	4603      	mov	r3, r0
 8001592:	2b01      	cmp	r3, #1
 8001594:	f040 80f9 	bne.w	800178a <MotorCtrlX+0x21a>


			switch(MtrCtrlXrxQueueBuffer[0]) {
 8001598:	7d3b      	ldrb	r3, [r7, #20]
 800159a:	3b31      	subs	r3, #49	; 0x31
 800159c:	2b03      	cmp	r3, #3
 800159e:	f200 80ed 	bhi.w	800177c <MotorCtrlX+0x20c>
 80015a2:	a201      	add	r2, pc, #4	; (adr r2, 80015a8 <MotorCtrlX+0x38>)
 80015a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a8:	080015b9 	.word	0x080015b9
 80015ac:	0800164b 	.word	0x0800164b
 80015b0:	0800171f 	.word	0x0800171f
 80015b4:	08001751 	.word	0x08001751
				 * When the switch is triggered, change direction and move 200 steps off the switch.
				 * Register position
				 */

				case '1': // INIT
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); 			// The direction pin set to backwards
 80015b8:	2200      	movs	r2, #0
 80015ba:	2110      	movs	r1, #16
 80015bc:	4876      	ldr	r0, [pc, #472]	; (8001798 <MotorCtrlX+0x228>)
 80015be:	f005 ff61 	bl	8007484 <HAL_GPIO_WritePin>

					while(HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_9) == 1 && !MtrStop){	// Keep moving while the switch has not been pushed and a stop flag has not been issued
 80015c2:	e009      	b.n	80015d8 <MotorCtrlX+0x68>
						xSemaphoreTake(MotorPulseSem, 100);
 80015c4:	4b75      	ldr	r3, [pc, #468]	; (800179c <MotorCtrlX+0x22c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2164      	movs	r1, #100	; 0x64
 80015ca:	4618      	mov	r0, r3
 80015cc:	f00e fb84 	bl	800fcd8 <xQueueSemaphoreTake>
						HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 80015d0:	2110      	movs	r1, #16
 80015d2:	4873      	ldr	r0, [pc, #460]	; (80017a0 <MotorCtrlX+0x230>)
 80015d4:	f005 ff6f 	bl	80074b6 <HAL_GPIO_TogglePin>
					while(HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_9) == 1 && !MtrStop){	// Keep moving while the switch has not been pushed and a stop flag has not been issued
 80015d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015dc:	4871      	ldr	r0, [pc, #452]	; (80017a4 <MotorCtrlX+0x234>)
 80015de:	f005 ff39 	bl	8007454 <HAL_GPIO_ReadPin>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d106      	bne.n	80015f6 <MotorCtrlX+0x86>
 80015e8:	4b6f      	ldr	r3, [pc, #444]	; (80017a8 <MotorCtrlX+0x238>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	f083 0301 	eor.w	r3, r3, #1
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1e6      	bne.n	80015c4 <MotorCtrlX+0x54>
					}

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);			// Once hit, set the pin low and wait 100 ms
 80015f6:	2200      	movs	r2, #0
 80015f8:	2110      	movs	r1, #16
 80015fa:	4869      	ldr	r0, [pc, #420]	; (80017a0 <MotorCtrlX+0x230>)
 80015fc:	f005 ff42 	bl	8007484 <HAL_GPIO_WritePin>
					vTaskDelay(pdMS_TO_TICKS(500));
 8001600:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001604:	f00e ff30 	bl	8010468 <vTaskDelay>

					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// Change to forwards motion and move 200 steps
 8001608:	2201      	movs	r2, #1
 800160a:	2110      	movs	r1, #16
 800160c:	4862      	ldr	r0, [pc, #392]	; (8001798 <MotorCtrlX+0x228>)
 800160e:	f005 ff39 	bl	8007484 <HAL_GPIO_WritePin>
					for (i=0; i < 200; i++){
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
 8001616:	e00c      	b.n	8001632 <MotorCtrlX+0xc2>
						xSemaphoreTake(MotorPulseSem, 100);
 8001618:	4b60      	ldr	r3, [pc, #384]	; (800179c <MotorCtrlX+0x22c>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2164      	movs	r1, #100	; 0x64
 800161e:	4618      	mov	r0, r3
 8001620:	f00e fb5a 	bl	800fcd8 <xQueueSemaphoreTake>
						HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8001624:	2110      	movs	r1, #16
 8001626:	485e      	ldr	r0, [pc, #376]	; (80017a0 <MotorCtrlX+0x230>)
 8001628:	f005 ff45 	bl	80074b6 <HAL_GPIO_TogglePin>
					for (i=0; i < 200; i++){
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	3301      	adds	r3, #1
 8001630:	61fb      	str	r3, [r7, #28]
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	2bc7      	cmp	r3, #199	; 0xc7
 8001636:	ddef      	ble.n	8001618 <MotorCtrlX+0xa8>
					}
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	2110      	movs	r1, #16
 800163c:	4858      	ldr	r0, [pc, #352]	; (80017a0 <MotorCtrlX+0x230>)
 800163e:	f005 ff21 	bl	8007484 <HAL_GPIO_WritePin>

					posX = 200;														// Set the X position to 200
 8001642:	4b5a      	ldr	r3, [pc, #360]	; (80017ac <MotorCtrlX+0x23c>)
 8001644:	22c8      	movs	r2, #200	; 0xc8
 8001646:	801a      	strh	r2, [r3, #0]
					break;
 8001648:	e098      	b.n	800177c <MotorCtrlX+0x20c>
				 * 	Take 'steps' number of steps, only do so if the switch is untouched, the max position is not reached,
				 * 	or a stop command has not been received
				 */

				case '2': // MOVE
					memcpy(steps, MtrCtrlXrxQueueBuffer + 1, 7);			// Copy the useful information out of the queue buffer
 800164a:	f107 0214 	add.w	r2, r7, #20
 800164e:	3201      	adds	r2, #1
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	6810      	ldr	r0, [r2, #0]
 8001656:	6018      	str	r0, [r3, #0]
 8001658:	8891      	ldrh	r1, [r2, #4]
 800165a:	7992      	ldrb	r2, [r2, #6]
 800165c:	8099      	strh	r1, [r3, #4]
 800165e:	719a      	strb	r2, [r3, #6]

					for (i=0; i < atoi(steps); i++){						// Move 'steps' number of steps
 8001660:	2300      	movs	r3, #0
 8001662:	61fb      	str	r3, [r7, #28]
 8001664:	e045      	b.n	80016f2 <MotorCtrlX+0x182>

						if (!MtrStop){										// Every time, check that a stop command has not been received
 8001666:	4b50      	ldr	r3, [pc, #320]	; (80017a8 <MotorCtrlX+0x238>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	f083 0301 	eor.w	r3, r3, #1
 800166e:	b2db      	uxtb	r3, r3
 8001670:	2b00      	cmp	r3, #0
 8001672:	d032      	beq.n	80016da <MotorCtrlX+0x16a>

							xSemaphoreTake(MotorPulseSem, 100);				// Wait for the motor pulse
 8001674:	4b49      	ldr	r3, [pc, #292]	; (800179c <MotorCtrlX+0x22c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2164      	movs	r1, #100	; 0x64
 800167a:	4618      	mov	r0, r3
 800167c:	f00e fb2c 	bl	800fcd8 <xQueueSemaphoreTake>
							HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);			// Pulse the step pin
 8001680:	2110      	movs	r1, #16
 8001682:	4847      	ldr	r0, [pc, #284]	; (80017a0 <MotorCtrlX+0x230>)
 8001684:	f005 ff17 	bl	80074b6 <HAL_GPIO_TogglePin>
							posX += dir;									// Increment/decrement the x position
 8001688:	4b49      	ldr	r3, [pc, #292]	; (80017b0 <MotorCtrlX+0x240>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	b29a      	uxth	r2, r3
 800168e:	4b47      	ldr	r3, [pc, #284]	; (80017ac <MotorCtrlX+0x23c>)
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	4413      	add	r3, r2
 8001694:	b29a      	uxth	r2, r3
 8001696:	4b45      	ldr	r3, [pc, #276]	; (80017ac <MotorCtrlX+0x23c>)
 8001698:	801a      	strh	r2, [r3, #0]

							if (i%10 == 0){ // Add this modulo operation to lessen the load on the processor
 800169a:	69f9      	ldr	r1, [r7, #28]
 800169c:	4b45      	ldr	r3, [pc, #276]	; (80017b4 <MotorCtrlX+0x244>)
 800169e:	fb83 2301 	smull	r2, r3, r3, r1
 80016a2:	109a      	asrs	r2, r3, #2
 80016a4:	17cb      	asrs	r3, r1, #31
 80016a6:	1ad2      	subs	r2, r2, r3
 80016a8:	4613      	mov	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	4413      	add	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	1aca      	subs	r2, r1, r3
 80016b2:	2a00      	cmp	r2, #0
 80016b4:	d11a      	bne.n	80016ec <MotorCtrlX+0x17c>
								if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_9) == 0 || (posX >= max_pos)){MtrStop = true;}	// Check that the max position has not been reached and the switch has not been pressed
 80016b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016ba:	483a      	ldr	r0, [pc, #232]	; (80017a4 <MotorCtrlX+0x234>)
 80016bc:	f005 feca 	bl	8007454 <HAL_GPIO_ReadPin>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d005      	beq.n	80016d2 <MotorCtrlX+0x162>
 80016c6:	4b39      	ldr	r3, [pc, #228]	; (80017ac <MotorCtrlX+0x23c>)
 80016c8:	881a      	ldrh	r2, [r3, #0]
 80016ca:	4b3b      	ldr	r3, [pc, #236]	; (80017b8 <MotorCtrlX+0x248>)
 80016cc:	881b      	ldrh	r3, [r3, #0]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d30c      	bcc.n	80016ec <MotorCtrlX+0x17c>
 80016d2:	4b35      	ldr	r3, [pc, #212]	; (80017a8 <MotorCtrlX+0x238>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	701a      	strb	r2, [r3, #0]
 80016d8:	e008      	b.n	80016ec <MotorCtrlX+0x17c>
							}

						} else {											// If the stop flag is triggered, set it to false and break out of the loop
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80016da:	2200      	movs	r2, #0
 80016dc:	2110      	movs	r1, #16
 80016de:	4830      	ldr	r0, [pc, #192]	; (80017a0 <MotorCtrlX+0x230>)
 80016e0:	f005 fed0 	bl	8007484 <HAL_GPIO_WritePin>
							MtrStop = false;
 80016e4:	4b30      	ldr	r3, [pc, #192]	; (80017a8 <MotorCtrlX+0x238>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	701a      	strb	r2, [r3, #0]
							break;
 80016ea:	e00b      	b.n	8001704 <MotorCtrlX+0x194>
					for (i=0; i < atoi(steps); i++){						// Move 'steps' number of steps
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	3301      	adds	r3, #1
 80016f0:	61fb      	str	r3, [r7, #28]
 80016f2:	f107 030c 	add.w	r3, r7, #12
 80016f6:	4618      	mov	r0, r3
 80016f8:	f010 f940 	bl	801197c <atoi>
 80016fc:	4602      	mov	r2, r0
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	4293      	cmp	r3, r2
 8001702:	dbb0      	blt.n	8001666 <MotorCtrlX+0xf6>
							//xQueueSend(MtrCtrlXrxQueue, , 100); SEND THE POSITION OR SOMETHING
						}
					}
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001704:	2200      	movs	r2, #0
 8001706:	2110      	movs	r1, #16
 8001708:	4825      	ldr	r0, [pc, #148]	; (80017a0 <MotorCtrlX+0x230>)
 800170a:	f005 febb 	bl	8007484 <HAL_GPIO_WritePin>
					memset(&steps[0], 0, sizeof(steps));
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	2207      	movs	r2, #7
 8001714:	2100      	movs	r1, #0
 8001716:	4618      	mov	r0, r3
 8001718:	f010 f96c 	bl	80119f4 <memset>
					break;
 800171c:	e02e      	b.n	800177c <MotorCtrlX+0x20c>
				 * This one is pretty simple. The direction is selected by applying the appropriate state to the direction pin
				 * and the sign to the 'dir' variable
				 */

				case '3': // SELECT DIRECTION
					if (MtrCtrlXrxQueueBuffer[1] == '0'){
 800171e:	7d7b      	ldrb	r3, [r7, #21]
 8001720:	2b30      	cmp	r3, #48	; 0x30
 8001722:	d109      	bne.n	8001738 <MotorCtrlX+0x1c8>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001724:	2200      	movs	r2, #0
 8001726:	2110      	movs	r1, #16
 8001728:	481b      	ldr	r0, [pc, #108]	; (8001798 <MotorCtrlX+0x228>)
 800172a:	f005 feab 	bl	8007484 <HAL_GPIO_WritePin>
						dir = -1;
 800172e:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <MotorCtrlX+0x240>)
 8001730:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001734:	601a      	str	r2, [r3, #0]
					} else if (MtrCtrlXrxQueueBuffer[1] == '1') {
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
						dir = 1;
					}
					break;
 8001736:	e020      	b.n	800177a <MotorCtrlX+0x20a>
					} else if (MtrCtrlXrxQueueBuffer[1] == '1') {
 8001738:	7d7b      	ldrb	r3, [r7, #21]
 800173a:	2b31      	cmp	r3, #49	; 0x31
 800173c:	d11d      	bne.n	800177a <MotorCtrlX+0x20a>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800173e:	2201      	movs	r2, #1
 8001740:	2110      	movs	r1, #16
 8001742:	4815      	ldr	r0, [pc, #84]	; (8001798 <MotorCtrlX+0x228>)
 8001744:	f005 fe9e 	bl	8007484 <HAL_GPIO_WritePin>
						dir = 1;
 8001748:	4b19      	ldr	r3, [pc, #100]	; (80017b0 <MotorCtrlX+0x240>)
 800174a:	2201      	movs	r2, #1
 800174c:	601a      	str	r2, [r3, #0]
					break;
 800174e:	e014      	b.n	800177a <MotorCtrlX+0x20a>
				 * Again, nice and simple. Copy the useful information from the queue buffer and
				 * assign it to the ARR register which governs the speed of the timer
				 */

				case '4': // CHANGE SPEED
					memcpy(speed, MtrCtrlXrxQueueBuffer + 1, 4);
 8001750:	f107 0314 	add.w	r3, r7, #20
 8001754:	3301      	adds	r3, #1
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60bb      	str	r3, [r7, #8]
					TIM5 -> ARR = atoi(speed);
 800175a:	f107 0308 	add.w	r3, r7, #8
 800175e:	4618      	mov	r0, r3
 8001760:	f010 f90c 	bl	801197c <atoi>
 8001764:	4602      	mov	r2, r0
 8001766:	4b15      	ldr	r3, [pc, #84]	; (80017bc <MotorCtrlX+0x24c>)
 8001768:	62da      	str	r2, [r3, #44]	; 0x2c
					memset(&speed, 0, sizeof(speed));
 800176a:	f107 0308 	add.w	r3, r7, #8
 800176e:	2204      	movs	r2, #4
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f010 f93e 	bl	80119f4 <memset>
					break;
 8001778:	e000      	b.n	800177c <MotorCtrlX+0x20c>
					break;
 800177a:	bf00      	nop


			}

			memset(&MtrCtrlXrxQueueBuffer[0], 0, sizeof(MtrCtrlXrxQueueBuffer)); // Clear the queue buffer
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2208      	movs	r2, #8
 8001782:	2100      	movs	r1, #0
 8001784:	4618      	mov	r0, r3
 8001786:	f010 f935 	bl	80119f4 <memset>
		}
		vTaskDelay(pdMS_TO_TICKS(500)); // Wait half a second between commands
 800178a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800178e:	f00e fe6b 	bl	8010468 <vTaskDelay>
		if (xQueueReceive(MtrCtrlXrxQueue, &MtrCtrlXrxQueueBuffer, 100) == pdTRUE){
 8001792:	e6f5      	b.n	8001580 <MotorCtrlX+0x10>
 8001794:	24000670 	.word	0x24000670
 8001798:	58020000 	.word	0x58020000
 800179c:	2400067c 	.word	0x2400067c
 80017a0:	58020400 	.word	0x58020400
 80017a4:	58021800 	.word	0x58021800
 80017a8:	24000651 	.word	0x24000651
 80017ac:	2400068c 	.word	0x2400068c
 80017b0:	24000690 	.word	0x24000690
 80017b4:	66666667 	.word	0x66666667
 80017b8:	24000002 	.word	0x24000002
 80017bc:	40000c00 	.word	0x40000c00

080017c0 <MotorCtrlY>:

	}
}

void MotorCtrlY (void *argument){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b088      	sub	sp, #32
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
	int i;
	char MtrCtrlYrxQueueBuffer[8] = {0};
 80017c8:	2300      	movs	r3, #0
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	2300      	movs	r3, #0
 80017ce:	61bb      	str	r3, [r7, #24]



	while(1){

		if (xQueueReceive(MtrCtrlYrxQueue, &MtrCtrlYrxQueueBuffer, 100) == pdTRUE){
 80017d0:	4b8a      	ldr	r3, [pc, #552]	; (80019fc <MotorCtrlY+0x23c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f107 0114 	add.w	r1, r7, #20
 80017d8:	2264      	movs	r2, #100	; 0x64
 80017da:	4618      	mov	r0, r3
 80017dc:	f00e f99c 	bl	800fb18 <xQueueReceive>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	f040 8104 	bne.w	80019f0 <MotorCtrlY+0x230>


			switch(MtrCtrlYrxQueueBuffer[0]) {
 80017e8:	7d3b      	ldrb	r3, [r7, #20]
 80017ea:	3b31      	subs	r3, #49	; 0x31
 80017ec:	2b03      	cmp	r3, #3
 80017ee:	f200 80f8 	bhi.w	80019e2 <MotorCtrlY+0x222>
 80017f2:	a201      	add	r2, pc, #4	; (adr r2, 80017f8 <MotorCtrlY+0x38>)
 80017f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017f8:	08001809 	.word	0x08001809
 80017fc:	080018a7 	.word	0x080018a7
 8001800:	08001981 	.word	0x08001981
 8001804:	080019b7 	.word	0x080019b7
				 * When the switch is triggered, change direction and move 200 steps off the switch.
				 * Register position
				 */

				case '1': // INIT
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET); 			// The direction pin set to backwards
 8001808:	2200      	movs	r2, #0
 800180a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800180e:	487c      	ldr	r0, [pc, #496]	; (8001a00 <MotorCtrlY+0x240>)
 8001810:	f005 fe38 	bl	8007484 <HAL_GPIO_WritePin>

					while(HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_9) == 1 && !MtrStop){	// Keep moving while the switch has not been pushed and a stop flag has not been issued
 8001814:	e00a      	b.n	800182c <MotorCtrlY+0x6c>
						xSemaphoreTake(MotorPulseSem, 100);
 8001816:	4b7b      	ldr	r3, [pc, #492]	; (8001a04 <MotorCtrlY+0x244>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2164      	movs	r1, #100	; 0x64
 800181c:	4618      	mov	r0, r3
 800181e:	f00e fa5b 	bl	800fcd8 <xQueueSemaphoreTake>
						HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8001822:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001826:	4876      	ldr	r0, [pc, #472]	; (8001a00 <MotorCtrlY+0x240>)
 8001828:	f005 fe45 	bl	80074b6 <HAL_GPIO_TogglePin>
					while(HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_9) == 1 && !MtrStop){	// Keep moving while the switch has not been pushed and a stop flag has not been issued
 800182c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001830:	4875      	ldr	r0, [pc, #468]	; (8001a08 <MotorCtrlY+0x248>)
 8001832:	f005 fe0f 	bl	8007454 <HAL_GPIO_ReadPin>
 8001836:	4603      	mov	r3, r0
 8001838:	2b01      	cmp	r3, #1
 800183a:	d106      	bne.n	800184a <MotorCtrlY+0x8a>
 800183c:	4b73      	ldr	r3, [pc, #460]	; (8001a0c <MotorCtrlY+0x24c>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	f083 0301 	eor.w	r3, r3, #1
 8001844:	b2db      	uxtb	r3, r3
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1e5      	bne.n	8001816 <MotorCtrlY+0x56>
					}

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);			// Once hit, set the pin low and wait 100 ms
 800184a:	2200      	movs	r2, #0
 800184c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001850:	486b      	ldr	r0, [pc, #428]	; (8001a00 <MotorCtrlY+0x240>)
 8001852:	f005 fe17 	bl	8007484 <HAL_GPIO_WritePin>
					vTaskDelay(pdMS_TO_TICKS(500));
 8001856:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800185a:	f00e fe05 	bl	8010468 <vTaskDelay>

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);				// Change to forwards motion and move 200 steps
 800185e:	2201      	movs	r2, #1
 8001860:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001864:	4866      	ldr	r0, [pc, #408]	; (8001a00 <MotorCtrlY+0x240>)
 8001866:	f005 fe0d 	bl	8007484 <HAL_GPIO_WritePin>
					for (i=0; i < 200; i++){
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
 800186e:	e00d      	b.n	800188c <MotorCtrlY+0xcc>
						xSemaphoreTake(MotorPulseSem, 100);
 8001870:	4b64      	ldr	r3, [pc, #400]	; (8001a04 <MotorCtrlY+0x244>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2164      	movs	r1, #100	; 0x64
 8001876:	4618      	mov	r0, r3
 8001878:	f00e fa2e 	bl	800fcd8 <xQueueSemaphoreTake>
						HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 800187c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001880:	485f      	ldr	r0, [pc, #380]	; (8001a00 <MotorCtrlY+0x240>)
 8001882:	f005 fe18 	bl	80074b6 <HAL_GPIO_TogglePin>
					for (i=0; i < 200; i++){
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	3301      	adds	r3, #1
 800188a:	61fb      	str	r3, [r7, #28]
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	2bc7      	cmp	r3, #199	; 0xc7
 8001890:	ddee      	ble.n	8001870 <MotorCtrlY+0xb0>
					}
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001898:	4859      	ldr	r0, [pc, #356]	; (8001a00 <MotorCtrlY+0x240>)
 800189a:	f005 fdf3 	bl	8007484 <HAL_GPIO_WritePin>

					posY = 200;														// Set the X position to 200
 800189e:	4b5c      	ldr	r3, [pc, #368]	; (8001a10 <MotorCtrlY+0x250>)
 80018a0:	22c8      	movs	r2, #200	; 0xc8
 80018a2:	801a      	strh	r2, [r3, #0]
					break;
 80018a4:	e09d      	b.n	80019e2 <MotorCtrlY+0x222>
				 * 	Take 'steps' number of steps, only do so if the switch is untouched, the max position is not reached,
				 * 	or a stop command has not been received
				 */

				case '2': // MOVE
					memcpy(steps, MtrCtrlYrxQueueBuffer + 1, 7);			// Copy the useful information out of the queue buffer
 80018a6:	f107 0214 	add.w	r2, r7, #20
 80018aa:	3201      	adds	r2, #1
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	6810      	ldr	r0, [r2, #0]
 80018b2:	6018      	str	r0, [r3, #0]
 80018b4:	8891      	ldrh	r1, [r2, #4]
 80018b6:	7992      	ldrb	r2, [r2, #6]
 80018b8:	8099      	strh	r1, [r3, #4]
 80018ba:	719a      	strb	r2, [r3, #6]

					for (i=0; i < atoi(steps); i++){						// Move 'steps' number of steps
 80018bc:	2300      	movs	r3, #0
 80018be:	61fb      	str	r3, [r7, #28]
 80018c0:	e047      	b.n	8001952 <MotorCtrlY+0x192>

						if (!MtrStop){										// Every time, check that a stop command has not been received
 80018c2:	4b52      	ldr	r3, [pc, #328]	; (8001a0c <MotorCtrlY+0x24c>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	f083 0301 	eor.w	r3, r3, #1
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d033      	beq.n	8001938 <MotorCtrlY+0x178>

							xSemaphoreTake(MotorPulseSem, 100);				// Wait for the motor pulse
 80018d0:	4b4c      	ldr	r3, [pc, #304]	; (8001a04 <MotorCtrlY+0x244>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2164      	movs	r1, #100	; 0x64
 80018d6:	4618      	mov	r0, r3
 80018d8:	f00e f9fe 	bl	800fcd8 <xQueueSemaphoreTake>
							HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);			// Pulse the step pin
 80018dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018e0:	4847      	ldr	r0, [pc, #284]	; (8001a00 <MotorCtrlY+0x240>)
 80018e2:	f005 fde8 	bl	80074b6 <HAL_GPIO_TogglePin>
							posY += dir;									// Increment/decrement the x position
 80018e6:	4b4b      	ldr	r3, [pc, #300]	; (8001a14 <MotorCtrlY+0x254>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	b29a      	uxth	r2, r3
 80018ec:	4b48      	ldr	r3, [pc, #288]	; (8001a10 <MotorCtrlY+0x250>)
 80018ee:	881b      	ldrh	r3, [r3, #0]
 80018f0:	4413      	add	r3, r2
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	4b46      	ldr	r3, [pc, #280]	; (8001a10 <MotorCtrlY+0x250>)
 80018f6:	801a      	strh	r2, [r3, #0]

							if (i%10 == 0){ // Add this modulo operation to lessen the load on the processor
 80018f8:	69f9      	ldr	r1, [r7, #28]
 80018fa:	4b47      	ldr	r3, [pc, #284]	; (8001a18 <MotorCtrlY+0x258>)
 80018fc:	fb83 2301 	smull	r2, r3, r3, r1
 8001900:	109a      	asrs	r2, r3, #2
 8001902:	17cb      	asrs	r3, r1, #31
 8001904:	1ad2      	subs	r2, r2, r3
 8001906:	4613      	mov	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4413      	add	r3, r2
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	1aca      	subs	r2, r1, r3
 8001910:	2a00      	cmp	r2, #0
 8001912:	d11b      	bne.n	800194c <MotorCtrlY+0x18c>
								if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_9) == 0 || (posY >= max_pos)){MtrStop = true;}	// Check that the max position has not been reached and the switch has not been pressed
 8001914:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001918:	483b      	ldr	r0, [pc, #236]	; (8001a08 <MotorCtrlY+0x248>)
 800191a:	f005 fd9b 	bl	8007454 <HAL_GPIO_ReadPin>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d005      	beq.n	8001930 <MotorCtrlY+0x170>
 8001924:	4b3a      	ldr	r3, [pc, #232]	; (8001a10 <MotorCtrlY+0x250>)
 8001926:	881a      	ldrh	r2, [r3, #0]
 8001928:	4b3c      	ldr	r3, [pc, #240]	; (8001a1c <MotorCtrlY+0x25c>)
 800192a:	881b      	ldrh	r3, [r3, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d30d      	bcc.n	800194c <MotorCtrlY+0x18c>
 8001930:	4b36      	ldr	r3, [pc, #216]	; (8001a0c <MotorCtrlY+0x24c>)
 8001932:	2201      	movs	r2, #1
 8001934:	701a      	strb	r2, [r3, #0]
 8001936:	e009      	b.n	800194c <MotorCtrlY+0x18c>
							}

						} else {													// If the stop flag is triggered, set it to false and break out of the loop
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001938:	2200      	movs	r2, #0
 800193a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800193e:	4830      	ldr	r0, [pc, #192]	; (8001a00 <MotorCtrlY+0x240>)
 8001940:	f005 fda0 	bl	8007484 <HAL_GPIO_WritePin>
							MtrStop = false;
 8001944:	4b31      	ldr	r3, [pc, #196]	; (8001a0c <MotorCtrlY+0x24c>)
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
							break;
 800194a:	e00b      	b.n	8001964 <MotorCtrlY+0x1a4>
					for (i=0; i < atoi(steps); i++){						// Move 'steps' number of steps
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	3301      	adds	r3, #1
 8001950:	61fb      	str	r3, [r7, #28]
 8001952:	f107 030c 	add.w	r3, r7, #12
 8001956:	4618      	mov	r0, r3
 8001958:	f010 f810 	bl	801197c <atoi>
 800195c:	4602      	mov	r2, r0
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	4293      	cmp	r3, r2
 8001962:	dbae      	blt.n	80018c2 <MotorCtrlY+0x102>
							//xQueueSend(MtrCtrlXrxQueue, , 100); SEND THE POSITION OR SOMETHING
						}
					}
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001964:	2200      	movs	r2, #0
 8001966:	f44f 7180 	mov.w	r1, #256	; 0x100
 800196a:	4825      	ldr	r0, [pc, #148]	; (8001a00 <MotorCtrlY+0x240>)
 800196c:	f005 fd8a 	bl	8007484 <HAL_GPIO_WritePin>
					memset(&steps[0], 0, sizeof(steps));
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	2207      	movs	r2, #7
 8001976:	2100      	movs	r1, #0
 8001978:	4618      	mov	r0, r3
 800197a:	f010 f83b 	bl	80119f4 <memset>
					break;
 800197e:	e030      	b.n	80019e2 <MotorCtrlY+0x222>
				 * This one is pretty simple. The direction is selected by applying the appropriate state to the direction pin
				 * and the sign to the 'dir' variable
				 */

				case '3': // SELECT DIRECTION
					if (MtrCtrlYrxQueueBuffer[1] == '0'){
 8001980:	7d7b      	ldrb	r3, [r7, #21]
 8001982:	2b30      	cmp	r3, #48	; 0x30
 8001984:	d10a      	bne.n	800199c <MotorCtrlY+0x1dc>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8001986:	2200      	movs	r2, #0
 8001988:	f44f 7100 	mov.w	r1, #512	; 0x200
 800198c:	481c      	ldr	r0, [pc, #112]	; (8001a00 <MotorCtrlY+0x240>)
 800198e:	f005 fd79 	bl	8007484 <HAL_GPIO_WritePin>
						dir = -1;
 8001992:	4b20      	ldr	r3, [pc, #128]	; (8001a14 <MotorCtrlY+0x254>)
 8001994:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001998:	601a      	str	r2, [r3, #0]
					} else if (MtrCtrlYrxQueueBuffer[1] == '1') {
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
						dir = 1;
					}
					break;
 800199a:	e021      	b.n	80019e0 <MotorCtrlY+0x220>
					} else if (MtrCtrlYrxQueueBuffer[1] == '1') {
 800199c:	7d7b      	ldrb	r3, [r7, #21]
 800199e:	2b31      	cmp	r3, #49	; 0x31
 80019a0:	d11e      	bne.n	80019e0 <MotorCtrlY+0x220>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 80019a2:	2201      	movs	r2, #1
 80019a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019a8:	4815      	ldr	r0, [pc, #84]	; (8001a00 <MotorCtrlY+0x240>)
 80019aa:	f005 fd6b 	bl	8007484 <HAL_GPIO_WritePin>
						dir = 1;
 80019ae:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <MotorCtrlY+0x254>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	601a      	str	r2, [r3, #0]
					break;
 80019b4:	e014      	b.n	80019e0 <MotorCtrlY+0x220>
				 * Again, nice and simple. Copy the useful information from the queue buffer and
				 * assign it to the ARR register which governs the speed of the timer
				 */

				case '4': // CHANGE SPEED
					memcpy(speed, MtrCtrlYrxQueueBuffer + 1, 4);
 80019b6:	f107 0314 	add.w	r3, r7, #20
 80019ba:	3301      	adds	r3, #1
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	60bb      	str	r3, [r7, #8]
					TIM5 -> ARR = atoi(speed);
 80019c0:	f107 0308 	add.w	r3, r7, #8
 80019c4:	4618      	mov	r0, r3
 80019c6:	f00f ffd9 	bl	801197c <atoi>
 80019ca:	4602      	mov	r2, r0
 80019cc:	4b14      	ldr	r3, [pc, #80]	; (8001a20 <MotorCtrlY+0x260>)
 80019ce:	62da      	str	r2, [r3, #44]	; 0x2c
					memset(&speed, 0, sizeof(speed));
 80019d0:	f107 0308 	add.w	r3, r7, #8
 80019d4:	2204      	movs	r2, #4
 80019d6:	2100      	movs	r1, #0
 80019d8:	4618      	mov	r0, r3
 80019da:	f010 f80b 	bl	80119f4 <memset>
					break;
 80019de:	e000      	b.n	80019e2 <MotorCtrlY+0x222>
					break;
 80019e0:	bf00      	nop


			}

			memset(&MtrCtrlYrxQueueBuffer[0], 0, sizeof(MtrCtrlYrxQueueBuffer)); // Clear the queue buffer
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	2208      	movs	r2, #8
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f010 f802 	bl	80119f4 <memset>
		}
		vTaskDelay(pdMS_TO_TICKS(500)); // Wait half a second between commands
 80019f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019f4:	f00e fd38 	bl	8010468 <vTaskDelay>
		if (xQueueReceive(MtrCtrlYrxQueue, &MtrCtrlYrxQueueBuffer, 100) == pdTRUE){
 80019f8:	e6ea      	b.n	80017d0 <MotorCtrlY+0x10>
 80019fa:	bf00      	nop
 80019fc:	24000674 	.word	0x24000674
 8001a00:	58020400 	.word	0x58020400
 8001a04:	2400067c 	.word	0x2400067c
 8001a08:	58021800 	.word	0x58021800
 8001a0c:	24000651 	.word	0x24000651
 8001a10:	24000694 	.word	0x24000694
 8001a14:	24000698 	.word	0x24000698
 8001a18:	66666667 	.word	0x66666667
 8001a1c:	24000002 	.word	0x24000002
 8001a20:	40000c00 	.word	0x40000c00
 8001a24:	00000000 	.word	0x00000000

08001a28 <HeliumCtrl>:

	}

}

void HeliumCtrl(void *argument){
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	ed2d 8b02 	vpush	{d8}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]

	char CCRrxBuffer[2] = {0};
 8001a34:	2300      	movs	r3, #0
 8001a36:	81bb      	strh	r3, [r7, #12]
	TIM2 -> CCR1 = 0;
 8001a38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	635a      	str	r2, [r3, #52]	; 0x34

	while(1){

		if (xQueueReceive(HelCtrlrxQueue, &CCRrxBuffer, 100) == pdTRUE){
 8001a40:	4b1b      	ldr	r3, [pc, #108]	; (8001ab0 <HeliumCtrl+0x88>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f107 010c 	add.w	r1, r7, #12
 8001a48:	2264      	movs	r2, #100	; 0x64
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f00e f864 	bl	800fb18 <xQueueReceive>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d122      	bne.n	8001a9c <HeliumCtrl+0x74>
			TIM2 -> CCR1 = round( (TIM2 -> ARR) * (atoi(CCRrxBuffer)/100.0) );
 8001a56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a5c:	ee07 3a90 	vmov	s15, r3
 8001a60:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f00f ff87 	bl	801197c <atoi>
 8001a6e:	ee07 0a90 	vmov	s15, r0
 8001a72:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001a76:	ed9f 5b0c 	vldr	d5, [pc, #48]	; 8001aa8 <HeliumCtrl+0x80>
 8001a7a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a7e:	ee28 7b07 	vmul.f64	d7, d8, d7
 8001a82:	eeb0 0b47 	vmov.f64	d0, d7
 8001a86:	f010 f849 	bl	8011b1c <round>
 8001a8a:	eeb0 7b40 	vmov.f64	d7, d0
 8001a8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a92:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001a96:	ee17 2a90 	vmov	r2, s15
 8001a9a:	635a      	str	r2, [r3, #52]	; 0x34
		}


		vTaskDelay(pdMS_TO_TICKS(1000));
 8001a9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001aa0:	f00e fce2 	bl	8010468 <vTaskDelay>
		if (xQueueReceive(HelCtrlrxQueue, &CCRrxBuffer, 100) == pdTRUE){
 8001aa4:	e7cc      	b.n	8001a40 <HeliumCtrl+0x18>
 8001aa6:	bf00      	nop
 8001aa8:	00000000 	.word	0x00000000
 8001aac:	40590000 	.word	0x40590000
 8001ab0:	24000678 	.word	0x24000678

08001ab4 <HAL_UART_RxCpltCallback>:


// Interrupt Service Routines

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]

	if (huart->Instance == USART3){
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0e      	ldr	r2, [pc, #56]	; (8001b00 <HAL_UART_RxCpltCallback+0x4c>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d107      	bne.n	8001ada <HAL_UART_RxCpltCallback+0x26>
		xSemaphoreGiveFromISR( UARTComSem, &xHigherPriorityTaskWoken);
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <HAL_UART_RxCpltCallback+0x50>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f107 020c 	add.w	r2, r7, #12
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f00d ff92 	bl	800f9fe <xQueueGiveFromISR>
	}

	if(xHigherPriorityTaskWoken){
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d00a      	beq.n	8001af6 <HAL_UART_RxCpltCallback+0x42>
	    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d007      	beq.n	8001af6 <HAL_UART_RxCpltCallback+0x42>
 8001ae6:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <HAL_UART_RxCpltCallback+0x54>)
 8001ae8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	f3bf 8f4f 	dsb	sy
 8001af2:	f3bf 8f6f 	isb	sy
	}
}
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40004800 	.word	0x40004800
 8001b04:	24000684 	.word	0x24000684
 8001b08:	e000ed04 	.word	0xe000ed04

08001b0c <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60fb      	str	r3, [r7, #12]

	HAL_SPI_Receive_DMA(&hspi2, DPPrxBuffer, sizeof(DPPrxBuffer));
 8001b18:	2202      	movs	r2, #2
 8001b1a:	490f      	ldr	r1, [pc, #60]	; (8001b58 <HAL_SPI_RxCpltCallback+0x4c>)
 8001b1c:	480f      	ldr	r0, [pc, #60]	; (8001b5c <HAL_SPI_RxCpltCallback+0x50>)
 8001b1e:	f009 f8b7 	bl	800ac90 <HAL_SPI_Receive_DMA>
    xQueueSendToBackFromISR(UARTtxQueue, &DPPrxBuffer, &xHigherPriorityTaskWoken);
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <HAL_SPI_RxCpltCallback+0x54>)
 8001b24:	6818      	ldr	r0, [r3, #0]
 8001b26:	f107 020c 	add.w	r2, r7, #12
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	490a      	ldr	r1, [pc, #40]	; (8001b58 <HAL_SPI_RxCpltCallback+0x4c>)
 8001b2e:	f00d fecb 	bl	800f8c8 <xQueueGenericSendFromISR>

    if(xHigherPriorityTaskWoken){
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d00a      	beq.n	8001b4e <HAL_SPI_RxCpltCallback+0x42>
    	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d007      	beq.n	8001b4e <HAL_SPI_RxCpltCallback+0x42>
 8001b3e:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_SPI_RxCpltCallback+0x58>)
 8001b40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	f3bf 8f4f 	dsb	sy
 8001b4a:	f3bf 8f6f 	isb	sy
    }
}
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	2400064c 	.word	0x2400064c
 8001b5c:	240003d8 	.word	0x240003d8
 8001b60:	24000668 	.word	0x24000668
 8001b64:	e000ed04 	.word	0xe000ed04

08001b68 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60fb      	str	r3, [r7, #12]

	ADCBuffer = HAL_ADC_GetValue(&hadc1);
 8001b74:	4810      	ldr	r0, [pc, #64]	; (8001bb8 <HAL_ADC_ConvCpltCallback+0x50>)
 8001b76:	f001 f9df 	bl	8002f38 <HAL_ADC_GetValue>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <HAL_ADC_ConvCpltCallback+0x54>)
 8001b80:	801a      	strh	r2, [r3, #0]
	xSemaphoreGiveFromISR( AutoFocusSem, &xHigherPriorityTaskWoken);
 8001b82:	4b0f      	ldr	r3, [pc, #60]	; (8001bc0 <HAL_ADC_ConvCpltCallback+0x58>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f107 020c 	add.w	r2, r7, #12
 8001b8a:	4611      	mov	r1, r2
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f00d ff36 	bl	800f9fe <xQueueGiveFromISR>

	if(xHigherPriorityTaskWoken){
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d00a      	beq.n	8001bae <HAL_ADC_ConvCpltCallback+0x46>
	    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d007      	beq.n	8001bae <HAL_ADC_ConvCpltCallback+0x46>
 8001b9e:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001ba0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	f3bf 8f4f 	dsb	sy
 8001baa:	f3bf 8f6f 	isb	sy
	}
}
 8001bae:	bf00      	nop
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	240002ec 	.word	0x240002ec
 8001bbc:	2400064e 	.word	0x2400064e
 8001bc0:	24000680 	.word	0x24000680
 8001bc4:	e000ed04 	.word	0xe000ed04

08001bc8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60fb      	str	r3, [r7, #12]
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a17      	ldr	r2, [pc, #92]	; (8001c38 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d101      	bne.n	8001be2 <HAL_TIM_PeriodElapsedCallback+0x1a>
    HAL_IncTick();
 8001bde:	f000 fc7d 	bl	80024dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */


  if(htim == &htim3){ // tim3 is our autofocus motor pulse timer, triggers an interrupt on rollover
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a15      	ldr	r2, [pc, #84]	; (8001c3c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d107      	bne.n	8001bfa <HAL_TIM_PeriodElapsedCallback+0x32>
		xSemaphoreGiveFromISR( AutoFocusPulseSem, &xHigherPriorityTaskWoken);
 8001bea:	4b15      	ldr	r3, [pc, #84]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f107 020c 	add.w	r2, r7, #12
 8001bf2:	4611      	mov	r1, r2
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f00d ff02 	bl	800f9fe <xQueueGiveFromISR>
	}


  if(htim == &htim5){ // tim5 is our motor pulse timer, triggers an interrupt on rollover
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a11      	ldr	r2, [pc, #68]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d107      	bne.n	8001c12 <HAL_TIM_PeriodElapsedCallback+0x4a>
    	xSemaphoreGiveFromISR( MotorPulseSem, &xHigherPriorityTaskWoken);
 8001c02:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f107 020c 	add.w	r2, r7, #12
 8001c0a:	4611      	mov	r1, r2
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f00d fef6 	bl	800f9fe <xQueueGiveFromISR>
    }

  if(xHigherPriorityTaskWoken){
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d00a      	beq.n	8001c2e <HAL_TIM_PeriodElapsedCallback+0x66>
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d007      	beq.n	8001c2e <HAL_TIM_PeriodElapsedCallback+0x66>
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001c20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	f3bf 8f4f 	dsb	sy
 8001c2a:	f3bf 8f6f 	isb	sy
   	}

  /* USER CODE END Callback 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40001000 	.word	0x40001000
 8001c3c:	24000524 	.word	0x24000524
 8001c40:	24000688 	.word	0x24000688
 8001c44:	24000570 	.word	0x24000570
 8001c48:	2400067c 	.word	0x2400067c
 8001c4c:	e000ed04 	.word	0xe000ed04

08001c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c54:	b672      	cpsid	i
}
 8001c56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c58:	e7fe      	b.n	8001c58 <Error_Handler+0x8>
	...

08001c5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c62:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <HAL_MspInit+0x38>)
 8001c64:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001c68:	4a0a      	ldr	r2, [pc, #40]	; (8001c94 <HAL_MspInit+0x38>)
 8001c6a:	f043 0302 	orr.w	r3, r3, #2
 8001c6e:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <HAL_MspInit+0x38>)
 8001c74:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c80:	2200      	movs	r2, #0
 8001c82:	210f      	movs	r1, #15
 8001c84:	f06f 0001 	mvn.w	r0, #1
 8001c88:	f002 fb20 	bl	80042cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	58024400 	.word	0x58024400

08001c98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b0b8      	sub	sp, #224	; 0xe0
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cb0:	f107 0314 	add.w	r3, r7, #20
 8001cb4:	22b8      	movs	r2, #184	; 0xb8
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f00f fe9b 	bl	80119f4 <memset>
  if(hadc->Instance==ADC1)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a2e      	ldr	r2, [pc, #184]	; (8001d7c <HAL_ADC_MspInit+0xe4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d155      	bne.n	8001d74 <HAL_ADC_MspInit+0xdc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001cc8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001ccc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 70;
 8001cd2:	2346      	movs	r3, #70	; 0x46
 8001cd4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001cde:	2302      	movs	r3, #2
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001ce2:	23c0      	movs	r3, #192	; 0xc0
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f006 fc23 	bl	8008544 <HAL_RCCEx_PeriphCLKConfig>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001d04:	f7ff ffa4 	bl	8001c50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001d08:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <HAL_ADC_MspInit+0xe8>)
 8001d0a:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001d0e:	4a1c      	ldr	r2, [pc, #112]	; (8001d80 <HAL_ADC_MspInit+0xe8>)
 8001d10:	f043 0320 	orr.w	r3, r3, #32
 8001d14:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8001d18:	4b19      	ldr	r3, [pc, #100]	; (8001d80 <HAL_ADC_MspInit+0xe8>)
 8001d1a:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001d1e:	f003 0320 	and.w	r3, r3, #32
 8001d22:	613b      	str	r3, [r7, #16]
 8001d24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d26:	4b16      	ldr	r3, [pc, #88]	; (8001d80 <HAL_ADC_MspInit+0xe8>)
 8001d28:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001d2c:	4a14      	ldr	r2, [pc, #80]	; (8001d80 <HAL_ADC_MspInit+0xe8>)
 8001d2e:	f043 0320 	orr.w	r3, r3, #32
 8001d32:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001d36:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <HAL_ADC_MspInit+0xe8>)
 8001d38:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001d3c:	f003 0320 	and.w	r3, r3, #32
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001d44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d48:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d58:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4809      	ldr	r0, [pc, #36]	; (8001d84 <HAL_ADC_MspInit+0xec>)
 8001d60:	f005 f9c8 	bl	80070f4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001d64:	2200      	movs	r2, #0
 8001d66:	2105      	movs	r1, #5
 8001d68:	2012      	movs	r0, #18
 8001d6a:	f002 faaf 	bl	80042cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001d6e:	2012      	movs	r0, #18
 8001d70:	f002 fac6 	bl	8004300 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d74:	bf00      	nop
 8001d76:	37e0      	adds	r7, #224	; 0xe0
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40022000 	.word	0x40022000
 8001d80:	58024400 	.word	0x58024400
 8001d84:	58021400 	.word	0x58021400

08001d88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b0ba      	sub	sp, #232	; 0xe8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001da0:	f107 031c 	add.w	r3, r7, #28
 8001da4:	22b8      	movs	r2, #184	; 0xb8
 8001da6:	2100      	movs	r1, #0
 8001da8:	4618      	mov	r0, r3
 8001daa:	f00f fe23 	bl	80119f4 <memset>
  if(hspi->Instance==SPI1)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a73      	ldr	r2, [pc, #460]	; (8001f80 <HAL_SPI_MspInit+0x1f8>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d142      	bne.n	8001e3e <HAL_SPI_MspInit+0xb6>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001db8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dbc:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dc2:	f107 031c 	add.w	r3, r7, #28
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f006 fbbc 	bl	8008544 <HAL_RCCEx_PeriphCLKConfig>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8001dd2:	f7ff ff3d 	bl	8001c50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dd6:	4b6b      	ldr	r3, [pc, #428]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001dd8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001ddc:	4a69      	ldr	r2, [pc, #420]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001dde:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001de2:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8001de6:	4b67      	ldr	r3, [pc, #412]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001de8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001dec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001df0:	61bb      	str	r3, [r7, #24]
 8001df2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df4:	4b63      	ldr	r3, [pc, #396]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001df6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001dfa:	4a62      	ldr	r2, [pc, #392]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001e04:	4b5f      	ldr	r3, [pc, #380]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001e06:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e12:	23e0      	movs	r3, #224	; 0xe0
 8001e14:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e2a:	2305      	movs	r3, #5
 8001e2c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e30:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001e34:	4619      	mov	r1, r3
 8001e36:	4854      	ldr	r0, [pc, #336]	; (8001f88 <HAL_SPI_MspInit+0x200>)
 8001e38:	f005 f95c 	bl	80070f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001e3c:	e09b      	b.n	8001f76 <HAL_SPI_MspInit+0x1ee>
  else if(hspi->Instance==SPI2)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a52      	ldr	r2, [pc, #328]	; (8001f8c <HAL_SPI_MspInit+0x204>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	f040 8096 	bne.w	8001f76 <HAL_SPI_MspInit+0x1ee>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001e4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e4e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e54:	f107 031c 	add.w	r3, r7, #28
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f006 fb73 	bl	8008544 <HAL_RCCEx_PeriphCLKConfig>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_SPI_MspInit+0xe0>
      Error_Handler();
 8001e64:	f7ff fef4 	bl	8001c50 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e68:	4b46      	ldr	r3, [pc, #280]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001e6a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001e6e:	4a45      	ldr	r2, [pc, #276]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001e70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e74:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001e78:	4b42      	ldr	r3, [pc, #264]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001e7a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001e7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e86:	4b3f      	ldr	r3, [pc, #252]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001e88:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001e8c:	4a3d      	ldr	r2, [pc, #244]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001e8e:	f043 0304 	orr.w	r3, r3, #4
 8001e92:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001e96:	4b3b      	ldr	r3, [pc, #236]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001e98:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea4:	4b37      	ldr	r3, [pc, #220]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001ea6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001eaa:	4a36      	ldr	r2, [pc, #216]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001eac:	f043 0302 	orr.w	r3, r3, #2
 8001eb0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001eb4:	4b33      	ldr	r3, [pc, #204]	; (8001f84 <HAL_SPI_MspInit+0x1fc>)
 8001eb6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001ec2:	2306      	movs	r3, #6
 8001ec4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001eda:	2305      	movs	r3, #5
 8001edc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ee0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	482a      	ldr	r0, [pc, #168]	; (8001f90 <HAL_SPI_MspInit+0x208>)
 8001ee8:	f005 f904 	bl	80070f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001eec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ef0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f06:	2305      	movs	r3, #5
 8001f08:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001f10:	4619      	mov	r1, r3
 8001f12:	4820      	ldr	r0, [pc, #128]	; (8001f94 <HAL_SPI_MspInit+0x20c>)
 8001f14:	f005 f8ee 	bl	80070f4 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream0;
 8001f18:	4b1f      	ldr	r3, [pc, #124]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f1a:	4a20      	ldr	r2, [pc, #128]	; (8001f9c <HAL_SPI_MspInit+0x214>)
 8001f1c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001f1e:	4b1e      	ldr	r3, [pc, #120]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f20:	2227      	movs	r2, #39	; 0x27
 8001f22:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f24:	4b1c      	ldr	r3, [pc, #112]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f2a:	4b1b      	ldr	r3, [pc, #108]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f30:	4b19      	ldr	r3, [pc, #100]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f32:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f36:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f38:	4b17      	ldr	r3, [pc, #92]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f3e:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001f44:	4b14      	ldr	r3, [pc, #80]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f4a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001f4c:	4b12      	ldr	r3, [pc, #72]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f4e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f52:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f54:	4b10      	ldr	r3, [pc, #64]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001f5a:	480f      	ldr	r0, [pc, #60]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f5c:	f002 f9de 	bl	800431c <HAL_DMA_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <HAL_SPI_MspInit+0x1e2>
      Error_Handler();
 8001f66:	f7ff fe73 	bl	8001c50 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a0a      	ldr	r2, [pc, #40]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f6e:	67da      	str	r2, [r3, #124]	; 0x7c
 8001f70:	4a09      	ldr	r2, [pc, #36]	; (8001f98 <HAL_SPI_MspInit+0x210>)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001f76:	bf00      	nop
 8001f78:	37e8      	adds	r7, #232	; 0xe8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	40013000 	.word	0x40013000
 8001f84:	58024400 	.word	0x58024400
 8001f88:	58020000 	.word	0x58020000
 8001f8c:	40003800 	.word	0x40003800
 8001f90:	58020800 	.word	0x58020800
 8001f94:	58020400 	.word	0x58020400
 8001f98:	24000460 	.word	0x24000460
 8001f9c:	40020010 	.word	0x40020010

08001fa0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fb0:	d10f      	bne.n	8001fd2 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fb2:	4b26      	ldr	r3, [pc, #152]	; (800204c <HAL_TIM_Base_MspInit+0xac>)
 8001fb4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001fb8:	4a24      	ldr	r2, [pc, #144]	; (800204c <HAL_TIM_Base_MspInit+0xac>)
 8001fba:	f043 0301 	orr.w	r3, r3, #1
 8001fbe:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001fc2:	4b22      	ldr	r3, [pc, #136]	; (800204c <HAL_TIM_Base_MspInit+0xac>)
 8001fc4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001fc8:	f003 0301 	and.w	r3, r3, #1
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001fd0:	e038      	b.n	8002044 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM3)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a1e      	ldr	r2, [pc, #120]	; (8002050 <HAL_TIM_Base_MspInit+0xb0>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d117      	bne.n	800200c <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fdc:	4b1b      	ldr	r3, [pc, #108]	; (800204c <HAL_TIM_Base_MspInit+0xac>)
 8001fde:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001fe2:	4a1a      	ldr	r2, [pc, #104]	; (800204c <HAL_TIM_Base_MspInit+0xac>)
 8001fe4:	f043 0302 	orr.w	r3, r3, #2
 8001fe8:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001fec:	4b17      	ldr	r3, [pc, #92]	; (800204c <HAL_TIM_Base_MspInit+0xac>)
 8001fee:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2105      	movs	r1, #5
 8001ffe:	201d      	movs	r0, #29
 8002000:	f002 f964 	bl	80042cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002004:	201d      	movs	r0, #29
 8002006:	f002 f97b 	bl	8004300 <HAL_NVIC_EnableIRQ>
}
 800200a:	e01b      	b.n	8002044 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM5)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a10      	ldr	r2, [pc, #64]	; (8002054 <HAL_TIM_Base_MspInit+0xb4>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d116      	bne.n	8002044 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002016:	4b0d      	ldr	r3, [pc, #52]	; (800204c <HAL_TIM_Base_MspInit+0xac>)
 8002018:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800201c:	4a0b      	ldr	r2, [pc, #44]	; (800204c <HAL_TIM_Base_MspInit+0xac>)
 800201e:	f043 0308 	orr.w	r3, r3, #8
 8002022:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8002026:	4b09      	ldr	r3, [pc, #36]	; (800204c <HAL_TIM_Base_MspInit+0xac>)
 8002028:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800202c:	f003 0308 	and.w	r3, r3, #8
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8002034:	2200      	movs	r2, #0
 8002036:	2105      	movs	r1, #5
 8002038:	2032      	movs	r0, #50	; 0x32
 800203a:	f002 f947 	bl	80042cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800203e:	2032      	movs	r0, #50	; 0x32
 8002040:	f002 f95e 	bl	8004300 <HAL_NVIC_EnableIRQ>
}
 8002044:	bf00      	nop
 8002046:	3718      	adds	r7, #24
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	58024400 	.word	0x58024400
 8002050:	40000400 	.word	0x40000400
 8002054:	40000c00 	.word	0x40000c00

08002058 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b088      	sub	sp, #32
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002060:	f107 030c 	add.w	r3, r7, #12
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002078:	d11e      	bne.n	80020b8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207a:	4b11      	ldr	r3, [pc, #68]	; (80020c0 <HAL_TIM_MspPostInit+0x68>)
 800207c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002080:	4a0f      	ldr	r2, [pc, #60]	; (80020c0 <HAL_TIM_MspPostInit+0x68>)
 8002082:	f043 0301 	orr.w	r3, r3, #1
 8002086:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800208a:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <HAL_TIM_MspPostInit+0x68>)
 800208c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	60bb      	str	r3, [r7, #8]
 8002096:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002098:	2301      	movs	r3, #1
 800209a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020a8:	2301      	movs	r3, #1
 80020aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ac:	f107 030c 	add.w	r3, r7, #12
 80020b0:	4619      	mov	r1, r3
 80020b2:	4804      	ldr	r0, [pc, #16]	; (80020c4 <HAL_TIM_MspPostInit+0x6c>)
 80020b4:	f005 f81e 	bl	80070f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80020b8:	bf00      	nop
 80020ba:	3720      	adds	r7, #32
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	58024400 	.word	0x58024400
 80020c4:	58020000 	.word	0x58020000

080020c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b0b8      	sub	sp, #224	; 0xe0
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020e0:	f107 0314 	add.w	r3, r7, #20
 80020e4:	22b8      	movs	r2, #184	; 0xb8
 80020e6:	2100      	movs	r1, #0
 80020e8:	4618      	mov	r0, r3
 80020ea:	f00f fc83 	bl	80119f4 <memset>
  if(huart->Instance==USART3)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a29      	ldr	r2, [pc, #164]	; (8002198 <HAL_UART_MspInit+0xd0>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d14a      	bne.n	800218e <HAL_UART_MspInit+0xc6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80020f8:	2302      	movs	r3, #2
 80020fa:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80020fc:	2300      	movs	r3, #0
 80020fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002102:	f107 0314 	add.w	r3, r7, #20
 8002106:	4618      	mov	r0, r3
 8002108:	f006 fa1c 	bl	8008544 <HAL_RCCEx_PeriphCLKConfig>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002112:	f7ff fd9d 	bl	8001c50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002116:	4b21      	ldr	r3, [pc, #132]	; (800219c <HAL_UART_MspInit+0xd4>)
 8002118:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800211c:	4a1f      	ldr	r2, [pc, #124]	; (800219c <HAL_UART_MspInit+0xd4>)
 800211e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002122:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8002126:	4b1d      	ldr	r3, [pc, #116]	; (800219c <HAL_UART_MspInit+0xd4>)
 8002128:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800212c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002134:	4b19      	ldr	r3, [pc, #100]	; (800219c <HAL_UART_MspInit+0xd4>)
 8002136:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800213a:	4a18      	ldr	r2, [pc, #96]	; (800219c <HAL_UART_MspInit+0xd4>)
 800213c:	f043 0308 	orr.w	r3, r3, #8
 8002140:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8002144:	4b15      	ldr	r3, [pc, #84]	; (800219c <HAL_UART_MspInit+0xd4>)
 8002146:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800214a:	f003 0308 	and.w	r3, r3, #8
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002152:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002156:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215a:	2302      	movs	r3, #2
 800215c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002160:	2300      	movs	r3, #0
 8002162:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002166:	2300      	movs	r3, #0
 8002168:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800216c:	2307      	movs	r3, #7
 800216e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002172:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002176:	4619      	mov	r1, r3
 8002178:	4809      	ldr	r0, [pc, #36]	; (80021a0 <HAL_UART_MspInit+0xd8>)
 800217a:	f004 ffbb 	bl	80070f4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800217e:	2200      	movs	r2, #0
 8002180:	2105      	movs	r1, #5
 8002182:	2027      	movs	r0, #39	; 0x27
 8002184:	f002 f8a2 	bl	80042cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002188:	2027      	movs	r0, #39	; 0x27
 800218a:	f002 f8b9 	bl	8004300 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800218e:	bf00      	nop
 8002190:	37e0      	adds	r7, #224	; 0xe0
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40004800 	.word	0x40004800
 800219c:	58024400 	.word	0x58024400
 80021a0:	58020c00 	.word	0x58020c00

080021a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b090      	sub	sp, #64	; 0x40
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b0f      	cmp	r3, #15
 80021b0:	d827      	bhi.n	8002202 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 80021b2:	2200      	movs	r2, #0
 80021b4:	6879      	ldr	r1, [r7, #4]
 80021b6:	2036      	movs	r0, #54	; 0x36
 80021b8:	f002 f888 	bl	80042cc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80021bc:	2036      	movs	r0, #54	; 0x36
 80021be:	f002 f89f 	bl	8004300 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80021c2:	4a29      	ldr	r2, [pc, #164]	; (8002268 <HAL_InitTick+0xc4>)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80021c8:	4b28      	ldr	r3, [pc, #160]	; (800226c <HAL_InitTick+0xc8>)
 80021ca:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80021ce:	4a27      	ldr	r2, [pc, #156]	; (800226c <HAL_InitTick+0xc8>)
 80021d0:	f043 0310 	orr.w	r3, r3, #16
 80021d4:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80021d8:	4b24      	ldr	r3, [pc, #144]	; (800226c <HAL_InitTick+0xc8>)
 80021da:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80021de:	f003 0310 	and.w	r3, r3, #16
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80021e6:	f107 0210 	add.w	r2, r7, #16
 80021ea:	f107 0314 	add.w	r3, r7, #20
 80021ee:	4611      	mov	r1, r2
 80021f0:	4618      	mov	r0, r3
 80021f2:	f006 f965 	bl	80084c0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80021f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f8:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80021fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d106      	bne.n	800220e <HAL_InitTick+0x6a>
 8002200:	e001      	b.n	8002206 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e02b      	b.n	800225e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002206:	f006 f92f 	bl	8008468 <HAL_RCC_GetPCLK1Freq>
 800220a:	63f8      	str	r0, [r7, #60]	; 0x3c
 800220c:	e004      	b.n	8002218 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800220e:	f006 f92b 	bl	8008468 <HAL_RCC_GetPCLK1Freq>
 8002212:	4603      	mov	r3, r0
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002218:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800221a:	4a15      	ldr	r2, [pc, #84]	; (8002270 <HAL_InitTick+0xcc>)
 800221c:	fba2 2303 	umull	r2, r3, r2, r3
 8002220:	0c9b      	lsrs	r3, r3, #18
 8002222:	3b01      	subs	r3, #1
 8002224:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002226:	4b13      	ldr	r3, [pc, #76]	; (8002274 <HAL_InitTick+0xd0>)
 8002228:	4a13      	ldr	r2, [pc, #76]	; (8002278 <HAL_InitTick+0xd4>)
 800222a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <HAL_InitTick+0xd0>)
 800222e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002232:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002234:	4a0f      	ldr	r2, [pc, #60]	; (8002274 <HAL_InitTick+0xd0>)
 8002236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002238:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <HAL_InitTick+0xd0>)
 800223c:	2200      	movs	r2, #0
 800223e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <HAL_InitTick+0xd0>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002246:	480b      	ldr	r0, [pc, #44]	; (8002274 <HAL_InitTick+0xd0>)
 8002248:	f009 f9eb 	bl	800b622 <HAL_TIM_Base_Init>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d104      	bne.n	800225c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002252:	4808      	ldr	r0, [pc, #32]	; (8002274 <HAL_InitTick+0xd0>)
 8002254:	f009 fa3c 	bl	800b6d0 <HAL_TIM_Base_Start_IT>
 8002258:	4603      	mov	r3, r0
 800225a:	e000      	b.n	800225e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
}
 800225e:	4618      	mov	r0, r3
 8002260:	3740      	adds	r7, #64	; 0x40
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	2400000c 	.word	0x2400000c
 800226c:	58024400 	.word	0x58024400
 8002270:	431bde83 	.word	0x431bde83
 8002274:	2400069c 	.word	0x2400069c
 8002278:	40001000 	.word	0x40001000

0800227c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002280:	e7fe      	b.n	8002280 <NMI_Handler+0x4>

08002282 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002282:	b480      	push	{r7}
 8002284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002286:	e7fe      	b.n	8002286 <HardFault_Handler+0x4>

08002288 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800228c:	e7fe      	b.n	800228c <MemManage_Handler+0x4>

0800228e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800228e:	b480      	push	{r7}
 8002290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002292:	e7fe      	b.n	8002292 <BusFault_Handler+0x4>

08002294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002298:	e7fe      	b.n	8002298 <UsageFault_Handler+0x4>

0800229a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800229a:	b480      	push	{r7}
 800229c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80022ac:	4802      	ldr	r0, [pc, #8]	; (80022b8 <DMA1_Stream0_IRQHandler+0x10>)
 80022ae:	f003 fb93 	bl	80059d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	24000460 	.word	0x24000460

080022bc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80022c0:	4802      	ldr	r0, [pc, #8]	; (80022cc <ADC_IRQHandler+0x10>)
 80022c2:	f000 fe47 	bl	8002f54 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	240002ec 	.word	0x240002ec

080022d0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022d4:	4802      	ldr	r0, [pc, #8]	; (80022e0 <TIM3_IRQHandler+0x10>)
 80022d6:	f009 fbe3 	bl	800baa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	24000524 	.word	0x24000524

080022e4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80022e8:	4802      	ldr	r0, [pc, #8]	; (80022f4 <USART3_IRQHandler+0x10>)
 80022ea:	f00a fd49 	bl	800cd80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	240005bc 	.word	0x240005bc

080022f8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80022fc:	4802      	ldr	r0, [pc, #8]	; (8002308 <TIM5_IRQHandler+0x10>)
 80022fe:	f009 fbcf 	bl	800baa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	24000570 	.word	0x24000570

0800230c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002310:	4802      	ldr	r0, [pc, #8]	; (800231c <TIM6_DAC_IRQHandler+0x10>)
 8002312:	f009 fbc5 	bl	800baa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	2400069c 	.word	0x2400069c

08002320 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002324:	4b32      	ldr	r3, [pc, #200]	; (80023f0 <SystemInit+0xd0>)
 8002326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800232a:	4a31      	ldr	r2, [pc, #196]	; (80023f0 <SystemInit+0xd0>)
 800232c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002330:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002334:	4b2f      	ldr	r3, [pc, #188]	; (80023f4 <SystemInit+0xd4>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 030f 	and.w	r3, r3, #15
 800233c:	2b02      	cmp	r3, #2
 800233e:	d807      	bhi.n	8002350 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002340:	4b2c      	ldr	r3, [pc, #176]	; (80023f4 <SystemInit+0xd4>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f023 030f 	bic.w	r3, r3, #15
 8002348:	4a2a      	ldr	r2, [pc, #168]	; (80023f4 <SystemInit+0xd4>)
 800234a:	f043 0303 	orr.w	r3, r3, #3
 800234e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002350:	4b29      	ldr	r3, [pc, #164]	; (80023f8 <SystemInit+0xd8>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a28      	ldr	r2, [pc, #160]	; (80023f8 <SystemInit+0xd8>)
 8002356:	f043 0301 	orr.w	r3, r3, #1
 800235a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800235c:	4b26      	ldr	r3, [pc, #152]	; (80023f8 <SystemInit+0xd8>)
 800235e:	2200      	movs	r2, #0
 8002360:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002362:	4b25      	ldr	r3, [pc, #148]	; (80023f8 <SystemInit+0xd8>)
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	4924      	ldr	r1, [pc, #144]	; (80023f8 <SystemInit+0xd8>)
 8002368:	4b24      	ldr	r3, [pc, #144]	; (80023fc <SystemInit+0xdc>)
 800236a:	4013      	ands	r3, r2
 800236c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800236e:	4b21      	ldr	r3, [pc, #132]	; (80023f4 <SystemInit+0xd4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 030c 	and.w	r3, r3, #12
 8002376:	2b00      	cmp	r3, #0
 8002378:	d007      	beq.n	800238a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800237a:	4b1e      	ldr	r3, [pc, #120]	; (80023f4 <SystemInit+0xd4>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 030f 	bic.w	r3, r3, #15
 8002382:	4a1c      	ldr	r2, [pc, #112]	; (80023f4 <SystemInit+0xd4>)
 8002384:	f043 0303 	orr.w	r3, r3, #3
 8002388:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800238a:	4b1b      	ldr	r3, [pc, #108]	; (80023f8 <SystemInit+0xd8>)
 800238c:	2200      	movs	r2, #0
 800238e:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8002390:	4b19      	ldr	r3, [pc, #100]	; (80023f8 <SystemInit+0xd8>)
 8002392:	2200      	movs	r2, #0
 8002394:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8002396:	4b18      	ldr	r3, [pc, #96]	; (80023f8 <SystemInit+0xd8>)
 8002398:	2200      	movs	r2, #0
 800239a:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800239c:	4b16      	ldr	r3, [pc, #88]	; (80023f8 <SystemInit+0xd8>)
 800239e:	4a18      	ldr	r2, [pc, #96]	; (8002400 <SystemInit+0xe0>)
 80023a0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80023a2:	4b15      	ldr	r3, [pc, #84]	; (80023f8 <SystemInit+0xd8>)
 80023a4:	4a17      	ldr	r2, [pc, #92]	; (8002404 <SystemInit+0xe4>)
 80023a6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80023a8:	4b13      	ldr	r3, [pc, #76]	; (80023f8 <SystemInit+0xd8>)
 80023aa:	4a17      	ldr	r2, [pc, #92]	; (8002408 <SystemInit+0xe8>)
 80023ac:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80023ae:	4b12      	ldr	r3, [pc, #72]	; (80023f8 <SystemInit+0xd8>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80023b4:	4b10      	ldr	r3, [pc, #64]	; (80023f8 <SystemInit+0xd8>)
 80023b6:	4a14      	ldr	r2, [pc, #80]	; (8002408 <SystemInit+0xe8>)
 80023b8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80023ba:	4b0f      	ldr	r3, [pc, #60]	; (80023f8 <SystemInit+0xd8>)
 80023bc:	2200      	movs	r2, #0
 80023be:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80023c0:	4b0d      	ldr	r3, [pc, #52]	; (80023f8 <SystemInit+0xd8>)
 80023c2:	4a11      	ldr	r2, [pc, #68]	; (8002408 <SystemInit+0xe8>)
 80023c4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80023c6:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <SystemInit+0xd8>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80023cc:	4b0a      	ldr	r3, [pc, #40]	; (80023f8 <SystemInit+0xd8>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a09      	ldr	r2, [pc, #36]	; (80023f8 <SystemInit+0xd8>)
 80023d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80023d8:	4b07      	ldr	r3, [pc, #28]	; (80023f8 <SystemInit+0xd8>)
 80023da:	2200      	movs	r2, #0
 80023dc:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80023de:	4b0b      	ldr	r3, [pc, #44]	; (800240c <SystemInit+0xec>)
 80023e0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80023e4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80023e6:	bf00      	nop
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	e000ed00 	.word	0xe000ed00
 80023f4:	52002000 	.word	0x52002000
 80023f8:	58024400 	.word	0x58024400
 80023fc:	eaf6ed7f 	.word	0xeaf6ed7f
 8002400:	02020200 	.word	0x02020200
 8002404:	01ff0000 	.word	0x01ff0000
 8002408:	01010280 	.word	0x01010280
 800240c:	52004000 	.word	0x52004000

08002410 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002410:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002448 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002414:	f7ff ff84 	bl	8002320 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002418:	480c      	ldr	r0, [pc, #48]	; (800244c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800241a:	490d      	ldr	r1, [pc, #52]	; (8002450 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800241c:	4a0d      	ldr	r2, [pc, #52]	; (8002454 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800241e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002420:	e002      	b.n	8002428 <LoopCopyDataInit>

08002422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002426:	3304      	adds	r3, #4

08002428 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8002428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800242a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800242c:	d3f9      	bcc.n	8002422 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800242e:	4a0a      	ldr	r2, [pc, #40]	; (8002458 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002430:	4c0a      	ldr	r4, [pc, #40]	; (800245c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002434:	e001      	b.n	800243a <LoopFillZerobss>

08002436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002438:	3204      	adds	r2, #4

0800243a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800243a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800243c:	d3fb      	bcc.n	8002436 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800243e:	f00f faa7 	bl	8011990 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002442:	f7fe f8f1 	bl	8000628 <main>
  bx  lr
 8002446:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002448:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 800244c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002450:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8002454:	08011da0 	.word	0x08011da0
  ldr r2, =_sbss
 8002458:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 800245c:	24004440 	.word	0x24004440

08002460 <BDMA1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002460:	e7fe      	b.n	8002460 <BDMA1_IRQHandler>
	...

08002464 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800246a:	2003      	movs	r0, #3
 800246c:	f001 ff23 	bl	80042b6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8002470:	f005 fe50 	bl	8008114 <HAL_RCC_GetSysClockFreq>
 8002474:	4602      	mov	r2, r0
 8002476:	4b15      	ldr	r3, [pc, #84]	; (80024cc <HAL_Init+0x68>)
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	0a1b      	lsrs	r3, r3, #8
 800247c:	f003 030f 	and.w	r3, r3, #15
 8002480:	4913      	ldr	r1, [pc, #76]	; (80024d0 <HAL_Init+0x6c>)
 8002482:	5ccb      	ldrb	r3, [r1, r3]
 8002484:	f003 031f 	and.w	r3, r3, #31
 8002488:	fa22 f303 	lsr.w	r3, r2, r3
 800248c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800248e:	4b0f      	ldr	r3, [pc, #60]	; (80024cc <HAL_Init+0x68>)
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	4a0e      	ldr	r2, [pc, #56]	; (80024d0 <HAL_Init+0x6c>)
 8002498:	5cd3      	ldrb	r3, [r2, r3]
 800249a:	f003 031f 	and.w	r3, r3, #31
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
 80024a4:	4a0b      	ldr	r2, [pc, #44]	; (80024d4 <HAL_Init+0x70>)
 80024a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024a8:	4a0b      	ldr	r2, [pc, #44]	; (80024d8 <HAL_Init+0x74>)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024ae:	200f      	movs	r0, #15
 80024b0:	f7ff fe78 	bl	80021a4 <HAL_InitTick>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e002      	b.n	80024c4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80024be:	f7ff fbcd 	bl	8001c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	58024400 	.word	0x58024400
 80024d0:	08011c4c 	.word	0x08011c4c
 80024d4:	24000008 	.word	0x24000008
 80024d8:	24000004 	.word	0x24000004

080024dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024e0:	4b06      	ldr	r3, [pc, #24]	; (80024fc <HAL_IncTick+0x20>)
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	461a      	mov	r2, r3
 80024e6:	4b06      	ldr	r3, [pc, #24]	; (8002500 <HAL_IncTick+0x24>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4413      	add	r3, r2
 80024ec:	4a04      	ldr	r2, [pc, #16]	; (8002500 <HAL_IncTick+0x24>)
 80024ee:	6013      	str	r3, [r2, #0]
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	24000010 	.word	0x24000010
 8002500:	240006e8 	.word	0x240006e8

08002504 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return uwTick;
 8002508:	4b03      	ldr	r3, [pc, #12]	; (8002518 <HAL_GetTick+0x14>)
 800250a:	681b      	ldr	r3, [r3, #0]
}
 800250c:	4618      	mov	r0, r3
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	240006e8 	.word	0x240006e8

0800251c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	431a      	orrs	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	609a      	str	r2, [r3, #8]
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
 800254a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	609a      	str	r2, [r3, #8]
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002578:	4618      	mov	r0, r3
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002584:	b480      	push	{r7}
 8002586:	b087      	sub	sp, #28
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	3360      	adds	r3, #96	; 0x60
 8002596:	461a      	mov	r2, r3
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	4413      	add	r3, r2
 800259e:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	430b      	orrs	r3, r1
 80025b2:	431a      	orrs	r2, r3
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80025b8:	bf00      	nop
 80025ba:	371c      	adds	r7, #28
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	f003 031f 	and.w	r3, r3, #31
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	fa01 f303 	lsl.w	r3, r1, r3
 80025e4:	431a      	orrs	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	611a      	str	r2, [r3, #16]
}
 80025ea:	bf00      	nop
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b087      	sub	sp, #28
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	60f8      	str	r0, [r7, #12]
 80025fe:	60b9      	str	r1, [r7, #8]
 8002600:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	3360      	adds	r3, #96	; 0x60
 8002606:	461a      	mov	r2, r3
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4413      	add	r3, r2
 800260e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	431a      	orrs	r2, r3
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	601a      	str	r2, [r3, #0]
  }
}
 8002620:	bf00      	nop
 8002622:	371c      	adds	r7, #28
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002640:	2301      	movs	r3, #1
 8002642:	e000      	b.n	8002646 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002652:	b480      	push	{r7}
 8002654:	b087      	sub	sp, #28
 8002656:	af00      	add	r7, sp, #0
 8002658:	60f8      	str	r0, [r7, #12]
 800265a:	60b9      	str	r1, [r7, #8]
 800265c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	3330      	adds	r3, #48	; 0x30
 8002662:	461a      	mov	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	0a1b      	lsrs	r3, r3, #8
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	f003 030c 	and.w	r3, r3, #12
 800266e:	4413      	add	r3, r2
 8002670:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	f003 031f 	and.w	r3, r3, #31
 800267c:	211f      	movs	r1, #31
 800267e:	fa01 f303 	lsl.w	r3, r1, r3
 8002682:	43db      	mvns	r3, r3
 8002684:	401a      	ands	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	0e9b      	lsrs	r3, r3, #26
 800268a:	f003 011f 	and.w	r1, r3, #31
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	f003 031f 	and.w	r3, r3, #31
 8002694:	fa01 f303 	lsl.w	r3, r1, r3
 8002698:	431a      	orrs	r2, r3
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800269e:	bf00      	nop
 80026a0:	371c      	adds	r7, #28
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b087      	sub	sp, #28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	3314      	adds	r3, #20
 80026e0:	461a      	mov	r2, r3
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	0e5b      	lsrs	r3, r3, #25
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	4413      	add	r3, r2
 80026ee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	0d1b      	lsrs	r3, r3, #20
 80026f8:	f003 031f 	and.w	r3, r3, #31
 80026fc:	2107      	movs	r1, #7
 80026fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002702:	43db      	mvns	r3, r3
 8002704:	401a      	ands	r2, r3
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	0d1b      	lsrs	r3, r3, #20
 800270a:	f003 031f 	and.w	r3, r3, #31
 800270e:	6879      	ldr	r1, [r7, #4]
 8002710:	fa01 f303 	lsl.w	r3, r1, r3
 8002714:	431a      	orrs	r2, r3
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800271a:	bf00      	nop
 800271c:	371c      	adds	r7, #28
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002740:	43db      	mvns	r3, r3
 8002742:	401a      	ands	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f003 0318 	and.w	r3, r3, #24
 800274a:	4908      	ldr	r1, [pc, #32]	; (800276c <LL_ADC_SetChannelSingleDiff+0x44>)
 800274c:	40d9      	lsrs	r1, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	400b      	ands	r3, r1
 8002752:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002756:	431a      	orrs	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 800275e:	bf00      	nop
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	000fffff 	.word	0x000fffff

08002770 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f003 031f 	and.w	r3, r3, #31
}
 8002780:	4618      	mov	r0, r3
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 800279c:	4618      	mov	r0, r3
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	4b04      	ldr	r3, [pc, #16]	; (80027c8 <LL_ADC_DisableDeepPowerDown+0x20>)
 80027b6:	4013      	ands	r3, r2
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	6093      	str	r3, [r2, #8]
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr
 80027c8:	5fffffc0 	.word	0x5fffffc0

080027cc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027e0:	d101      	bne.n	80027e6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689a      	ldr	r2, [r3, #8]
 8002800:	4b05      	ldr	r3, [pc, #20]	; (8002818 <LL_ADC_EnableInternalRegulator+0x24>)
 8002802:	4013      	ands	r3, r2
 8002804:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	6fffffc0 	.word	0x6fffffc0

0800281c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800282c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002830:	d101      	bne.n	8002836 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002832:	2301      	movs	r3, #1
 8002834:	e000      	b.n	8002838 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	4b05      	ldr	r3, [pc, #20]	; (8002868 <LL_ADC_Enable+0x24>)
 8002852:	4013      	ands	r3, r2
 8002854:	f043 0201 	orr.w	r2, r3, #1
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr
 8002868:	7fffffc0 	.word	0x7fffffc0

0800286c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	4b05      	ldr	r3, [pc, #20]	; (8002890 <LL_ADC_Disable+0x24>)
 800287a:	4013      	ands	r3, r2
 800287c:	f043 0202 	orr.w	r2, r3, #2
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	7fffffc0 	.word	0x7fffffc0

08002894 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d101      	bne.n	80028ac <LL_ADC_IsEnabled+0x18>
 80028a8:	2301      	movs	r3, #1
 80028aa:	e000      	b.n	80028ae <LL_ADC_IsEnabled+0x1a>
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr

080028ba <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b083      	sub	sp, #12
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d101      	bne.n	80028d2 <LL_ADC_IsDisableOngoing+0x18>
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <LL_ADC_IsDisableOngoing+0x1a>
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	4b05      	ldr	r3, [pc, #20]	; (8002904 <LL_ADC_REG_StartConversion+0x24>)
 80028ee:	4013      	ands	r3, r2
 80028f0:	f043 0204 	orr.w	r2, r3, #4
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80028f8:	bf00      	nop
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	7fffffc0 	.word	0x7fffffc0

08002908 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	4b05      	ldr	r3, [pc, #20]	; (800292c <LL_ADC_REG_StopConversion+0x24>)
 8002916:	4013      	ands	r3, r2
 8002918:	f043 0210 	orr.w	r2, r3, #16
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	7fffffc0 	.word	0x7fffffc0

08002930 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f003 0304 	and.w	r3, r3, #4
 8002940:	2b04      	cmp	r3, #4
 8002942:	d101      	bne.n	8002948 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002944:	2301      	movs	r3, #1
 8002946:	e000      	b.n	800294a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
	...

08002958 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	4b05      	ldr	r3, [pc, #20]	; (800297c <LL_ADC_INJ_StopConversion+0x24>)
 8002966:	4013      	ands	r3, r2
 8002968:	f043 0220 	orr.w	r2, r3, #32
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr
 800297c:	7fffffc0 	.word	0x7fffffc0

08002980 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b08      	cmp	r3, #8
 8002992:	d101      	bne.n	8002998 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002994:	2301      	movs	r3, #1
 8002996:	e000      	b.n	800299a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
	...

080029a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029a8:	b590      	push	{r4, r7, lr}
 80029aa:	b089      	sub	sp, #36	; 0x24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029b0:	2300      	movs	r3, #0
 80029b2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e138      	b.n	8002c34 <HAL_ADC_Init+0x28c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d109      	bne.n	80029e4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff f961 	bl	8001c98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff feef 	bl	80027cc <LL_ADC_IsDeepPowerDownEnabled>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d004      	beq.n	80029fe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff fed5 	bl	80027a8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff ff0a 	bl	800281c <LL_ADC_IsInternalRegulatorEnabled>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d114      	bne.n	8002a38 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff feee 	bl	80027f4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a18:	4b88      	ldr	r3, [pc, #544]	; (8002c3c <HAL_ADC_Init+0x294>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	099b      	lsrs	r3, r3, #6
 8002a1e:	4a88      	ldr	r2, [pc, #544]	; (8002c40 <HAL_ADC_Init+0x298>)
 8002a20:	fba2 2303 	umull	r2, r3, r2, r3
 8002a24:	099b      	lsrs	r3, r3, #6
 8002a26:	3301      	adds	r3, #1
 8002a28:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002a2a:	e002      	b.n	8002a32 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1f9      	bne.n	8002a2c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7ff feed 	bl	800281c <LL_ADC_IsInternalRegulatorEnabled>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10d      	bne.n	8002a64 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a4c:	f043 0210 	orr.w	r2, r3, #16
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a58:	f043 0201 	orr.w	r2, r3, #1
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff ff61 	bl	8002930 <LL_ADC_REG_IsConversionOngoing>
 8002a6e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a74:	f003 0310 	and.w	r3, r3, #16
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f040 80d2 	bne.w	8002c22 <HAL_ADC_Init+0x27a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f040 80ce 	bne.w	8002c22 <HAL_ADC_Init+0x27a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a8a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002a8e:	f043 0202 	orr.w	r2, r3, #2
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff fefa 	bl	8002894 <LL_ADC_IsEnabled>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d110      	bne.n	8002ac8 <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002aa6:	4867      	ldr	r0, [pc, #412]	; (8002c44 <HAL_ADC_Init+0x29c>)
 8002aa8:	f7ff fef4 	bl	8002894 <LL_ADC_IsEnabled>
 8002aac:	4604      	mov	r4, r0
 8002aae:	4866      	ldr	r0, [pc, #408]	; (8002c48 <HAL_ADC_Init+0x2a0>)
 8002ab0:	f7ff fef0 	bl	8002894 <LL_ADC_IsEnabled>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	4323      	orrs	r3, r4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d105      	bne.n	8002ac8 <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4862      	ldr	r0, [pc, #392]	; (8002c4c <HAL_ADC_Init+0x2a4>)
 8002ac4:	f7ff fd2a 	bl	800251c <LL_ADC_SetCommonClock>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
#if defined(ADC_VER_V5_3)

    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	7d5b      	ldrb	r3, [r3, #21]
 8002acc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                    |
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ad2:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                 |
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
                hadc->Init.Overrun                                                    |
 8002ad8:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	7f1b      	ldrb	r3, [r3, #28]
 8002ade:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	7f1b      	ldrb	r3, [r3, #28]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d106      	bne.n	8002afa <HAL_ADC_Init+0x152>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	3b01      	subs	r3, #1
 8002af2:	045b      	lsls	r3, r3, #17
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d009      	beq.n	8002b16 <HAL_ADC_Init+0x16e>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b06:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68da      	ldr	r2, [r3, #12]
 8002b1c:	4b4c      	ldr	r3, [pc, #304]	; (8002c50 <HAL_ADC_Init+0x2a8>)
 8002b1e:	4013      	ands	r3, r2
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	6812      	ldr	r2, [r2, #0]
 8002b24:	69b9      	ldr	r1, [r7, #24]
 8002b26:	430b      	orrs	r3, r1
 8002b28:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff fefe 	bl	8002930 <LL_ADC_REG_IsConversionOngoing>
 8002b34:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff ff20 	bl	8002980 <LL_ADC_INJ_IsConversionOngoing>
 8002b40:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d14a      	bne.n	8002bde <HAL_ADC_Init+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d147      	bne.n	8002bde <HAL_ADC_Init+0x236>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	7d1b      	ldrb	r3, [r3, #20]
 8002b52:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68da      	ldr	r2, [r3, #12]
 8002b62:	4b3c      	ldr	r3, [pc, #240]	; (8002c54 <HAL_ADC_Init+0x2ac>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	6812      	ldr	r2, [r2, #0]
 8002b6a:	69b9      	ldr	r1, [r7, #24]
 8002b6c:	430b      	orrs	r3, r1
 8002b6e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d11b      	bne.n	8002bb2 <HAL_ADC_Init+0x20a>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	4b34      	ldr	r3, [pc, #208]	; (8002c58 <HAL_ADC_Init+0x2b0>)
 8002b88:	4013      	ands	r3, r2
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002b8e:	3a01      	subs	r2, #1
 8002b90:	0411      	lsls	r1, r2, #16
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002b96:	4311      	orrs	r1, r2
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002b9c:	4311      	orrs	r1, r2
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f042 0201 	orr.w	r2, r2, #1
 8002bae:	611a      	str	r2, [r3, #16]
 8002bb0:	e007      	b.n	8002bc2 <HAL_ADC_Init+0x21a>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	691a      	ldr	r2, [r3, #16]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 0201 	bic.w	r2, r2, #1
 8002bc0:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f001 f867 	bl	8003cac <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d10c      	bne.n	8002c00 <HAL_ADC_Init+0x258>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bec:	f023 010f 	bic.w	r1, r3, #15
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	1e5a      	subs	r2, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	631a      	str	r2, [r3, #48]	; 0x30
 8002bfe:	e007      	b.n	8002c10 <HAL_ADC_Init+0x268>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 020f 	bic.w	r2, r2, #15
 8002c0e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c14:	f023 0303 	bic.w	r3, r3, #3
 8002c18:	f043 0201 	orr.w	r2, r3, #1
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	655a      	str	r2, [r3, #84]	; 0x54
 8002c20:	e007      	b.n	8002c32 <HAL_ADC_Init+0x28a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c26:	f043 0210 	orr.w	r2, r3, #16
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c32:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3724      	adds	r7, #36	; 0x24
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd90      	pop	{r4, r7, pc}
 8002c3c:	24000004 	.word	0x24000004
 8002c40:	053e2d63 	.word	0x053e2d63
 8002c44:	40022000 	.word	0x40022000
 8002c48:	40022100 	.word	0x40022100
 8002c4c:	40022300 	.word	0x40022300
 8002c50:	fff0c003 	.word	0xfff0c003
 8002c54:	ffffbffc 	.word	0xffffbffc
 8002c58:	fc00f81e 	.word	0xfc00f81e

08002c5c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c64:	4892      	ldr	r0, [pc, #584]	; (8002eb0 <HAL_ADC_Start_IT+0x254>)
 8002c66:	f7ff fd83 	bl	8002770 <LL_ADC_GetMultimode>
 8002c6a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff fe5d 	bl	8002930 <LL_ADC_REG_IsConversionOngoing>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f040 810f 	bne.w	8002e9c <HAL_ADC_Start_IT+0x240>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <HAL_ADC_Start_IT+0x30>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e10c      	b.n	8002ea6 <HAL_ADC_Start_IT+0x24a>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 ff2d 	bl	8003af4 <ADC_Enable>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002c9e:	7dfb      	ldrb	r3, [r7, #23]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f040 80f6 	bne.w	8002e92 <HAL_ADC_Start_IT+0x236>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002caa:	4b82      	ldr	r3, [pc, #520]	; (8002eb4 <HAL_ADC_Start_IT+0x258>)
 8002cac:	4013      	ands	r3, r2
 8002cae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a7f      	ldr	r2, [pc, #508]	; (8002eb8 <HAL_ADC_Start_IT+0x25c>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d002      	beq.n	8002cc6 <HAL_ADC_Start_IT+0x6a>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	e000      	b.n	8002cc8 <HAL_ADC_Start_IT+0x6c>
 8002cc6:	4b7d      	ldr	r3, [pc, #500]	; (8002ebc <HAL_ADC_Start_IT+0x260>)
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d002      	beq.n	8002cd6 <HAL_ADC_Start_IT+0x7a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d105      	bne.n	8002ce2 <HAL_ADC_Start_IT+0x86>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cda:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d006      	beq.n	8002cfc <HAL_ADC_Start_IT+0xa0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf2:	f023 0206 	bic.w	r2, r3, #6
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	659a      	str	r2, [r3, #88]	; 0x58
 8002cfa:	e002      	b.n	8002d02 <HAL_ADC_Start_IT+0xa6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	221c      	movs	r2, #28
 8002d08:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 021c 	bic.w	r2, r2, #28
 8002d20:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	2b08      	cmp	r3, #8
 8002d28:	d108      	bne.n	8002d3c <HAL_ADC_Start_IT+0xe0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f042 0208 	orr.w	r2, r2, #8
 8002d38:	605a      	str	r2, [r3, #4]
          break;
 8002d3a:	e008      	b.n	8002d4e <HAL_ADC_Start_IT+0xf2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0204 	orr.w	r2, r2, #4
 8002d4a:	605a      	str	r2, [r3, #4]
          break;
 8002d4c:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d107      	bne.n	8002d66 <HAL_ADC_Start_IT+0x10a>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	685a      	ldr	r2, [r3, #4]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f042 0210 	orr.w	r2, r2, #16
 8002d64:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a53      	ldr	r2, [pc, #332]	; (8002eb8 <HAL_ADC_Start_IT+0x25c>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d002      	beq.n	8002d76 <HAL_ADC_Start_IT+0x11a>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	e000      	b.n	8002d78 <HAL_ADC_Start_IT+0x11c>
 8002d76:	4b51      	ldr	r3, [pc, #324]	; (8002ebc <HAL_ADC_Start_IT+0x260>)
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	6812      	ldr	r2, [r2, #0]
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d008      	beq.n	8002d92 <HAL_ADC_Start_IT+0x136>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d005      	beq.n	8002d92 <HAL_ADC_Start_IT+0x136>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	2b05      	cmp	r3, #5
 8002d8a:	d002      	beq.n	8002d92 <HAL_ADC_Start_IT+0x136>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	2b09      	cmp	r3, #9
 8002d90:	d13b      	bne.n	8002e0a <HAL_ADC_Start_IT+0x1ae>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d02d      	beq.n	8002dfc <HAL_ADC_Start_IT+0x1a0>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002da8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	2b08      	cmp	r3, #8
 8002db6:	d110      	bne.n	8002dda <HAL_ADC_Start_IT+0x17e>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f022 0220 	bic.w	r2, r2, #32
 8002dc6:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dd6:	605a      	str	r2, [r3, #4]
              break;
 8002dd8:	e011      	b.n	8002dfe <HAL_ADC_Start_IT+0x1a2>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002de8:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	685a      	ldr	r2, [r3, #4]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f042 0220 	orr.w	r2, r2, #32
 8002df8:	605a      	str	r2, [r3, #4]
              break;
 8002dfa:	e000      	b.n	8002dfe <HAL_ADC_Start_IT+0x1a2>
          }
        }
 8002dfc:	bf00      	nop

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff fd6c 	bl	80028e0 <LL_ADC_REG_StartConversion>
 8002e08:	e04c      	b.n	8002ea4 <HAL_ADC_Start_IT+0x248>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e0e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a27      	ldr	r2, [pc, #156]	; (8002eb8 <HAL_ADC_Start_IT+0x25c>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d002      	beq.n	8002e26 <HAL_ADC_Start_IT+0x1ca>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	e000      	b.n	8002e28 <HAL_ADC_Start_IT+0x1cc>
 8002e26:	4b25      	ldr	r3, [pc, #148]	; (8002ebc <HAL_ADC_Start_IT+0x260>)
 8002e28:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d035      	beq.n	8002ea2 <HAL_ADC_Start_IT+0x246>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e3a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e3e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	2b08      	cmp	r3, #8
 8002e4c:	d110      	bne.n	8002e70 <HAL_ADC_Start_IT+0x214>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	685a      	ldr	r2, [r3, #4]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0220 	bic.w	r2, r2, #32
 8002e5c:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e6c:	605a      	str	r2, [r3, #4]
              break;
 8002e6e:	e019      	b.n	8002ea4 <HAL_ADC_Start_IT+0x248>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e7e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f042 0220 	orr.w	r2, r2, #32
 8002e8e:	605a      	str	r2, [r3, #4]
              break;
 8002e90:	e008      	b.n	8002ea4 <HAL_ADC_Start_IT+0x248>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002e9a:	e003      	b.n	8002ea4 <HAL_ADC_Start_IT+0x248>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	75fb      	strb	r3, [r7, #23]
 8002ea0:	e000      	b.n	8002ea4 <HAL_ADC_Start_IT+0x248>
        }
 8002ea2:	bf00      	nop
  }

  /* Return function status */
  return tmp_hal_status;
 8002ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3718      	adds	r7, #24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40022300 	.word	0x40022300
 8002eb4:	fffff0fe 	.word	0xfffff0fe
 8002eb8:	40022100 	.word	0x40022100
 8002ebc:	40022000 	.word	0x40022000

08002ec0 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <HAL_ADC_Stop_IT+0x16>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e029      	b.n	8002f2a <HAL_ADC_Stop_IT+0x6a>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002ede:	2103      	movs	r1, #3
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 fd4b 	bl	800397c <ADC_ConversionStop>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002eea:	7bfb      	ldrb	r3, [r7, #15]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d117      	bne.n	8002f20 <HAL_ADC_Stop_IT+0x60>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 021c 	bic.w	r2, r2, #28
 8002efe:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 fe73 	bl	8003bec <ADC_Disable>
 8002f06:	4603      	mov	r3, r0
 8002f08:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002f0a:	7bfb      	ldrb	r3, [r7, #15]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d107      	bne.n	8002f20 <HAL_ADC_Stop_IT+0x60>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002f14:	4b07      	ldr	r3, [pc, #28]	; (8002f34 <HAL_ADC_Stop_IT+0x74>)
 8002f16:	4013      	ands	r3, r2
 8002f18:	f043 0201 	orr.w	r2, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	ffffeefe 	.word	0xffffeefe

08002f38 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
	...

08002f54 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08a      	sub	sp, #40	; 0x28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f70:	4882      	ldr	r0, [pc, #520]	; (800317c <HAL_ADC_IRQHandler+0x228>)
 8002f72:	f7ff fbfd 	bl	8002770 <LL_ADC_GetMultimode>
 8002f76:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d017      	beq.n	8002fb2 <HAL_ADC_IRQHandler+0x5e>
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d012      	beq.n	8002fb2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f90:	f003 0310 	and.w	r3, r3, #16
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d105      	bne.n	8002fa4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f9c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f001 f833 	bl	8004010 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d004      	beq.n	8002fc6 <HAL_ADC_IRQHandler+0x72>
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	f003 0304 	and.w	r3, r3, #4
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10a      	bne.n	8002fdc <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f000 8083 	beq.w	80030d8 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	f003 0308 	and.w	r3, r3, #8
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d07d      	beq.n	80030d8 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe0:	f003 0310 	and.w	r3, r3, #16
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d105      	bne.n	8002ff4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff fb17 	bl	800262c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d062      	beq.n	80030ca <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a5d      	ldr	r2, [pc, #372]	; (8003180 <HAL_ADC_IRQHandler+0x22c>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d002      	beq.n	8003014 <HAL_ADC_IRQHandler+0xc0>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	e000      	b.n	8003016 <HAL_ADC_IRQHandler+0xc2>
 8003014:	4b5b      	ldr	r3, [pc, #364]	; (8003184 <HAL_ADC_IRQHandler+0x230>)
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	6812      	ldr	r2, [r2, #0]
 800301a:	4293      	cmp	r3, r2
 800301c:	d008      	beq.n	8003030 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d005      	beq.n	8003030 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	2b05      	cmp	r3, #5
 8003028:	d002      	beq.n	8003030 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	2b09      	cmp	r3, #9
 800302e:	d104      	bne.n	800303a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	623b      	str	r3, [r7, #32]
 8003038:	e00c      	b.n	8003054 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a50      	ldr	r2, [pc, #320]	; (8003180 <HAL_ADC_IRQHandler+0x22c>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d002      	beq.n	800304a <HAL_ADC_IRQHandler+0xf6>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	e000      	b.n	800304c <HAL_ADC_IRQHandler+0xf8>
 800304a:	4b4e      	ldr	r3, [pc, #312]	; (8003184 <HAL_ADC_IRQHandler+0x230>)
 800304c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003054:	6a3b      	ldr	r3, [r7, #32]
 8003056:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d135      	bne.n	80030ca <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0308 	and.w	r3, r3, #8
 8003068:	2b08      	cmp	r3, #8
 800306a:	d12e      	bne.n	80030ca <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff fc5d 	bl	8002930 <LL_ADC_REG_IsConversionOngoing>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d11a      	bne.n	80030b2 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 020c 	bic.w	r2, r2, #12
 800308a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003090:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d112      	bne.n	80030ca <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a8:	f043 0201 	orr.w	r2, r3, #1
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	655a      	str	r2, [r3, #84]	; 0x54
 80030b0:	e00b      	b.n	80030ca <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b6:	f043 0210 	orr.w	r2, r3, #16
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c2:	f043 0201 	orr.w	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f7fe fd4c 	bl	8001b68 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	220c      	movs	r2, #12
 80030d6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	f003 0320 	and.w	r3, r3, #32
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d004      	beq.n	80030ec <HAL_ADC_IRQHandler+0x198>
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	f003 0320 	and.w	r3, r3, #32
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10b      	bne.n	8003104 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 809f 	beq.w	8003236 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030fe:	2b00      	cmp	r3, #0
 8003100:	f000 8099 	beq.w	8003236 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003108:	f003 0310 	and.w	r3, r3, #16
 800310c:	2b00      	cmp	r3, #0
 800310e:	d105      	bne.n	800311c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003114:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff fac2 	bl	80026aa <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003126:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff fa7d 	bl	800262c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003132:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a11      	ldr	r2, [pc, #68]	; (8003180 <HAL_ADC_IRQHandler+0x22c>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d002      	beq.n	8003144 <HAL_ADC_IRQHandler+0x1f0>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	e000      	b.n	8003146 <HAL_ADC_IRQHandler+0x1f2>
 8003144:	4b0f      	ldr	r3, [pc, #60]	; (8003184 <HAL_ADC_IRQHandler+0x230>)
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	6812      	ldr	r2, [r2, #0]
 800314a:	4293      	cmp	r3, r2
 800314c:	d008      	beq.n	8003160 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d005      	beq.n	8003160 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	2b06      	cmp	r3, #6
 8003158:	d002      	beq.n	8003160 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	2b07      	cmp	r3, #7
 800315e:	d104      	bne.n	800316a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	623b      	str	r3, [r7, #32]
 8003168:	e013      	b.n	8003192 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a04      	ldr	r2, [pc, #16]	; (8003180 <HAL_ADC_IRQHandler+0x22c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d009      	beq.n	8003188 <HAL_ADC_IRQHandler+0x234>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	e007      	b.n	800318a <HAL_ADC_IRQHandler+0x236>
 800317a:	bf00      	nop
 800317c:	40022300 	.word	0x40022300
 8003180:	40022100 	.word	0x40022100
 8003184:	40022000 	.word	0x40022000
 8003188:	4b7d      	ldr	r3, [pc, #500]	; (8003380 <HAL_ADC_IRQHandler+0x42c>)
 800318a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d047      	beq.n	8003228 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003198:	6a3b      	ldr	r3, [r7, #32]
 800319a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d007      	beq.n	80031b2 <HAL_ADC_IRQHandler+0x25e>
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d03f      	beq.n	8003228 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80031a8:	6a3b      	ldr	r3, [r7, #32]
 80031aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d13a      	bne.n	8003228 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031bc:	2b40      	cmp	r3, #64	; 0x40
 80031be:	d133      	bne.n	8003228 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80031c0:	6a3b      	ldr	r3, [r7, #32]
 80031c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d12e      	bne.n	8003228 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff fbd6 	bl	8002980 <LL_ADC_INJ_IsConversionOngoing>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d11a      	bne.n	8003210 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80031e8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d112      	bne.n	8003228 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003206:	f043 0201 	orr.w	r2, r3, #1
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	655a      	str	r2, [r3, #84]	; 0x54
 800320e:	e00b      	b.n	8003228 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003214:	f043 0210 	orr.w	r2, r3, #16
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003220:	f043 0201 	orr.w	r2, r3, #1
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 fec9 	bl	8003fc0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2260      	movs	r2, #96	; 0x60
 8003234:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800323c:	2b00      	cmp	r3, #0
 800323e:	d011      	beq.n	8003264 <HAL_ADC_IRQHandler+0x310>
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00c      	beq.n	8003264 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800324e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 f896 	bl	8003388 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2280      	movs	r2, #128	; 0x80
 8003262:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	2b00      	cmp	r3, #0
 800326c:	d012      	beq.n	8003294 <HAL_ADC_IRQHandler+0x340>
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00d      	beq.n	8003294 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800327c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 feaf 	bl	8003fe8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003292:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800329a:	2b00      	cmp	r3, #0
 800329c:	d012      	beq.n	80032c4 <HAL_ADC_IRQHandler+0x370>
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00d      	beq.n	80032c4 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ac:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f000 fea1 	bl	8003ffc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032c2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	f003 0310 	and.w	r3, r3, #16
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d036      	beq.n	800333c <HAL_ADC_IRQHandler+0x3e8>
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	f003 0310 	and.w	r3, r3, #16
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d031      	beq.n	800333c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d102      	bne.n	80032e6 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80032e0:	2301      	movs	r3, #1
 80032e2:	627b      	str	r3, [r7, #36]	; 0x24
 80032e4:	e014      	b.n	8003310 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d008      	beq.n	80032fe <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80032ec:	4825      	ldr	r0, [pc, #148]	; (8003384 <HAL_ADC_IRQHandler+0x430>)
 80032ee:	f7ff fa4d 	bl	800278c <LL_ADC_GetMultiDMATransfer>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00b      	beq.n	8003310 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80032f8:	2301      	movs	r3, #1
 80032fa:	627b      	str	r3, [r7, #36]	; 0x24
 80032fc:	e008      	b.n	8003310 <HAL_ADC_IRQHandler+0x3bc>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	2b00      	cmp	r3, #0
 800330a:	d001      	beq.n	8003310 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800330c:	2301      	movs	r3, #1
 800330e:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003312:	2b01      	cmp	r3, #1
 8003314:	d10e      	bne.n	8003334 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800331a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003326:	f043 0202 	orr.w	r2, r3, #2
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 f834 	bl	800339c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2210      	movs	r2, #16
 800333a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003342:	2b00      	cmp	r3, #0
 8003344:	d018      	beq.n	8003378 <HAL_ADC_IRQHandler+0x424>
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800334c:	2b00      	cmp	r3, #0
 800334e:	d013      	beq.n	8003378 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003354:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003360:	f043 0208 	orr.w	r2, r3, #8
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003370:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 fe2e 	bl	8003fd4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003378:	bf00      	nop
 800337a:	3728      	adds	r7, #40	; 0x28
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	40022000 	.word	0x40022000
 8003384:	40022300 	.word	0x40022300

08003388 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003390:	bf00      	nop
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80033b0:	b590      	push	{r4, r7, lr}
 80033b2:	b0a1      	sub	sp, #132	; 0x84
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033ba:	2300      	movs	r3, #0
 80033bc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4a9a      	ldr	r2, [pc, #616]	; (8003634 <HAL_ADC_ConfigChannel+0x284>)
 80033ca:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d101      	bne.n	80033da <HAL_ADC_ConfigChannel+0x2a>
 80033d6:	2302      	movs	r3, #2
 80033d8:	e2bc      	b.n	8003954 <HAL_ADC_ConfigChannel+0x5a4>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7ff faa2 	bl	8002930 <LL_ADC_REG_IsConversionOngoing>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f040 82a1 	bne.w	8003936 <HAL_ADC_ConfigChannel+0x586>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d108      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x62>
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	0e9b      	lsrs	r3, r3, #26
 8003406:	f003 031f 	and.w	r3, r3, #31
 800340a:	2201      	movs	r2, #1
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	e016      	b.n	8003440 <HAL_ADC_ConfigChannel+0x90>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003418:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800341a:	fa93 f3a3 	rbit	r3, r3
 800341e:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003420:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003422:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003424:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 800342a:	2320      	movs	r3, #32
 800342c:	e003      	b.n	8003436 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 800342e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003430:	fab3 f383 	clz	r3, r3
 8003434:	b2db      	uxtb	r3, r3
 8003436:	f003 031f 	and.w	r3, r3, #31
 800343a:	2201      	movs	r2, #1
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6812      	ldr	r2, [r2, #0]
 8003444:	69d1      	ldr	r1, [r2, #28]
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6812      	ldr	r2, [r2, #0]
 800344a:	430b      	orrs	r3, r1
 800344c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	6859      	ldr	r1, [r3, #4]
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	461a      	mov	r2, r3
 800345c:	f7ff f8f9 	bl	8002652 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff fa63 	bl	8002930 <LL_ADC_REG_IsConversionOngoing>
 800346a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff fa85 	bl	8002980 <LL_ADC_INJ_IsConversionOngoing>
 8003476:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003478:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800347a:	2b00      	cmp	r3, #0
 800347c:	f040 80a0 	bne.w	80035c0 <HAL_ADC_ConfigChannel+0x210>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003480:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003482:	2b00      	cmp	r3, #0
 8003484:	f040 809c 	bne.w	80035c0 <HAL_ADC_ConfigChannel+0x210>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6818      	ldr	r0, [r3, #0]
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	6819      	ldr	r1, [r3, #0]
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	461a      	mov	r2, r3
 8003496:	f7ff f91b 	bl	80026d0 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	f003 0310 	and.w	r3, r3, #16
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10b      	bne.n	80034c0 <HAL_ADC_ConfigChannel+0x110>
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	695a      	ldr	r2, [r3, #20]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	089b      	lsrs	r3, r3, #2
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	e00a      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x126>
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	695a      	ldr	r2, [r3, #20]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	089b      	lsrs	r3, r3, #2
 80034cc:	f003 0304 	and.w	r3, r3, #4
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	691b      	ldr	r3, [r3, #16]
 80034dc:	2b04      	cmp	r3, #4
 80034de:	d027      	beq.n	8003530 <HAL_ADC_ConfigChannel+0x180>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6818      	ldr	r0, [r3, #0]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	6919      	ldr	r1, [r3, #16]
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80034ee:	f7ff f849 	bl	8002584 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6818      	ldr	r0, [r3, #0]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	6919      	ldr	r1, [r3, #16]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	7e5b      	ldrb	r3, [r3, #25]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d102      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x158>
 8003502:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003506:	e000      	b.n	800350a <HAL_ADC_ConfigChannel+0x15a>
 8003508:	2300      	movs	r3, #0
 800350a:	461a      	mov	r2, r3
 800350c:	f7ff f873 	bl	80025f6 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6818      	ldr	r0, [r3, #0]
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	6919      	ldr	r1, [r3, #16]
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	7e1b      	ldrb	r3, [r3, #24]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d102      	bne.n	8003526 <HAL_ADC_ConfigChannel+0x176>
 8003520:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003524:	e000      	b.n	8003528 <HAL_ADC_ConfigChannel+0x178>
 8003526:	2300      	movs	r3, #0
 8003528:	461a      	mov	r2, r3
 800352a:	f7ff f84b 	bl	80025c4 <LL_ADC_SetDataRightShift>
 800352e:	e047      	b.n	80035c0 <HAL_ADC_ConfigChannel+0x210>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003536:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	069b      	lsls	r3, r3, #26
 8003540:	429a      	cmp	r2, r3
 8003542:	d107      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x1a4>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003552:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800355a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	069b      	lsls	r3, r3, #26
 8003564:	429a      	cmp	r2, r3
 8003566:	d107      	bne.n	8003578 <HAL_ADC_ConfigChannel+0x1c8>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003576:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800357e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	069b      	lsls	r3, r3, #26
 8003588:	429a      	cmp	r2, r3
 800358a:	d107      	bne.n	800359c <HAL_ADC_ConfigChannel+0x1ec>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800359a:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	069b      	lsls	r3, r3, #26
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d107      	bne.n	80035c0 <HAL_ADC_ConfigChannel+0x210>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80035be:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff f965 	bl	8002894 <LL_ADC_IsEnabled>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f040 81bb 	bne.w	8003948 <HAL_ADC_ConfigChannel+0x598>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6818      	ldr	r0, [r3, #0]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	6819      	ldr	r1, [r3, #0]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	461a      	mov	r2, r3
 80035e0:	f7ff f8a2 	bl	8002728 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	4a12      	ldr	r2, [pc, #72]	; (8003634 <HAL_ADC_ConfigChannel+0x284>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	f040 8130 	bne.w	8003850 <HAL_ADC_ConfigChannel+0x4a0>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10b      	bne.n	8003618 <HAL_ADC_ConfigChannel+0x268>
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	0e9b      	lsrs	r3, r3, #26
 8003606:	3301      	adds	r3, #1
 8003608:	f003 031f 	and.w	r3, r3, #31
 800360c:	2b09      	cmp	r3, #9
 800360e:	bf94      	ite	ls
 8003610:	2301      	movls	r3, #1
 8003612:	2300      	movhi	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	e01b      	b.n	8003650 <HAL_ADC_ConfigChannel+0x2a0>
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003620:	fa93 f3a3 	rbit	r3, r3
 8003624:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003626:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003628:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800362a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800362c:	2b00      	cmp	r3, #0
 800362e:	d103      	bne.n	8003638 <HAL_ADC_ConfigChannel+0x288>
    return 32U;
 8003630:	2320      	movs	r3, #32
 8003632:	e005      	b.n	8003640 <HAL_ADC_ConfigChannel+0x290>
 8003634:	47ff0000 	.word	0x47ff0000
  return __builtin_clz(value);
 8003638:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800363a:	fab3 f383 	clz	r3, r3
 800363e:	b2db      	uxtb	r3, r3
 8003640:	3301      	adds	r3, #1
 8003642:	f003 031f 	and.w	r3, r3, #31
 8003646:	2b09      	cmp	r3, #9
 8003648:	bf94      	ite	ls
 800364a:	2301      	movls	r3, #1
 800364c:	2300      	movhi	r3, #0
 800364e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003650:	2b00      	cmp	r3, #0
 8003652:	d079      	beq.n	8003748 <HAL_ADC_ConfigChannel+0x398>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800365c:	2b00      	cmp	r3, #0
 800365e:	d107      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x2c0>
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	0e9b      	lsrs	r3, r3, #26
 8003666:	3301      	adds	r3, #1
 8003668:	069b      	lsls	r3, r3, #26
 800366a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800366e:	e015      	b.n	800369c <HAL_ADC_ConfigChannel+0x2ec>
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003678:	fa93 f3a3 	rbit	r3, r3
 800367c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800367e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003680:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003682:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8003688:	2320      	movs	r3, #32
 800368a:	e003      	b.n	8003694 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 800368c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800368e:	fab3 f383 	clz	r3, r3
 8003692:	b2db      	uxtb	r3, r3
 8003694:	3301      	adds	r3, #1
 8003696:	069b      	lsls	r3, r3, #26
 8003698:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d109      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x30c>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	0e9b      	lsrs	r3, r3, #26
 80036ae:	3301      	adds	r3, #1
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	2101      	movs	r1, #1
 80036b6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ba:	e017      	b.n	80036ec <HAL_ADC_ConfigChannel+0x33c>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036c4:	fa93 f3a3 	rbit	r3, r3
 80036c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80036ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036cc:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80036ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d101      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x328>
    return 32U;
 80036d4:	2320      	movs	r3, #32
 80036d6:	e003      	b.n	80036e0 <HAL_ADC_ConfigChannel+0x330>
  return __builtin_clz(value);
 80036d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036da:	fab3 f383 	clz	r3, r3
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	3301      	adds	r3, #1
 80036e2:	f003 031f 	and.w	r3, r3, #31
 80036e6:	2101      	movs	r1, #1
 80036e8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ec:	ea42 0103 	orr.w	r1, r2, r3
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10a      	bne.n	8003712 <HAL_ADC_ConfigChannel+0x362>
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	0e9b      	lsrs	r3, r3, #26
 8003702:	3301      	adds	r3, #1
 8003704:	f003 021f 	and.w	r2, r3, #31
 8003708:	4613      	mov	r3, r2
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	4413      	add	r3, r2
 800370e:	051b      	lsls	r3, r3, #20
 8003710:	e018      	b.n	8003744 <HAL_ADC_ConfigChannel+0x394>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800371a:	fa93 f3a3 	rbit	r3, r3
 800371e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003722:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 800372a:	2320      	movs	r3, #32
 800372c:	e003      	b.n	8003736 <HAL_ADC_ConfigChannel+0x386>
  return __builtin_clz(value);
 800372e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003730:	fab3 f383 	clz	r3, r3
 8003734:	b2db      	uxtb	r3, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f003 021f 	and.w	r2, r3, #31
 800373c:	4613      	mov	r3, r2
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	4413      	add	r3, r2
 8003742:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003744:	430b      	orrs	r3, r1
 8003746:	e07e      	b.n	8003846 <HAL_ADC_ConfigChannel+0x496>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003750:	2b00      	cmp	r3, #0
 8003752:	d107      	bne.n	8003764 <HAL_ADC_ConfigChannel+0x3b4>
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	0e9b      	lsrs	r3, r3, #26
 800375a:	3301      	adds	r3, #1
 800375c:	069b      	lsls	r3, r3, #26
 800375e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003762:	e015      	b.n	8003790 <HAL_ADC_ConfigChannel+0x3e0>
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800376c:	fa93 f3a3 	rbit	r3, r3
 8003770:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003774:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003778:	2b00      	cmp	r3, #0
 800377a:	d101      	bne.n	8003780 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800377c:	2320      	movs	r3, #32
 800377e:	e003      	b.n	8003788 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003782:	fab3 f383 	clz	r3, r3
 8003786:	b2db      	uxtb	r3, r3
 8003788:	3301      	adds	r3, #1
 800378a:	069b      	lsls	r3, r3, #26
 800378c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003798:	2b00      	cmp	r3, #0
 800379a:	d109      	bne.n	80037b0 <HAL_ADC_ConfigChannel+0x400>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	0e9b      	lsrs	r3, r3, #26
 80037a2:	3301      	adds	r3, #1
 80037a4:	f003 031f 	and.w	r3, r3, #31
 80037a8:	2101      	movs	r1, #1
 80037aa:	fa01 f303 	lsl.w	r3, r1, r3
 80037ae:	e017      	b.n	80037e0 <HAL_ADC_ConfigChannel+0x430>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	fa93 f3a3 	rbit	r3, r3
 80037bc:	61bb      	str	r3, [r7, #24]
  return result;
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80037c2:	6a3b      	ldr	r3, [r7, #32]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d101      	bne.n	80037cc <HAL_ADC_ConfigChannel+0x41c>
    return 32U;
 80037c8:	2320      	movs	r3, #32
 80037ca:	e003      	b.n	80037d4 <HAL_ADC_ConfigChannel+0x424>
  return __builtin_clz(value);
 80037cc:	6a3b      	ldr	r3, [r7, #32]
 80037ce:	fab3 f383 	clz	r3, r3
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	3301      	adds	r3, #1
 80037d6:	f003 031f 	and.w	r3, r3, #31
 80037da:	2101      	movs	r1, #1
 80037dc:	fa01 f303 	lsl.w	r3, r1, r3
 80037e0:	ea42 0103 	orr.w	r1, r2, r3
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d10d      	bne.n	800380c <HAL_ADC_ConfigChannel+0x45c>
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	0e9b      	lsrs	r3, r3, #26
 80037f6:	3301      	adds	r3, #1
 80037f8:	f003 021f 	and.w	r2, r3, #31
 80037fc:	4613      	mov	r3, r2
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	4413      	add	r3, r2
 8003802:	3b1e      	subs	r3, #30
 8003804:	051b      	lsls	r3, r3, #20
 8003806:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800380a:	e01b      	b.n	8003844 <HAL_ADC_ConfigChannel+0x494>
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	fa93 f3a3 	rbit	r3, r3
 8003818:	60fb      	str	r3, [r7, #12]
  return result;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d101      	bne.n	8003828 <HAL_ADC_ConfigChannel+0x478>
    return 32U;
 8003824:	2320      	movs	r3, #32
 8003826:	e003      	b.n	8003830 <HAL_ADC_ConfigChannel+0x480>
  return __builtin_clz(value);
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	fab3 f383 	clz	r3, r3
 800382e:	b2db      	uxtb	r3, r3
 8003830:	3301      	adds	r3, #1
 8003832:	f003 021f 	and.w	r2, r3, #31
 8003836:	4613      	mov	r3, r2
 8003838:	005b      	lsls	r3, r3, #1
 800383a:	4413      	add	r3, r2
 800383c:	3b1e      	subs	r3, #30
 800383e:	051b      	lsls	r3, r3, #20
 8003840:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003844:	430b      	orrs	r3, r1
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	6892      	ldr	r2, [r2, #8]
 800384a:	4619      	mov	r1, r3
 800384c:	f7fe ff40 	bl	80026d0 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	da77      	bge.n	8003948 <HAL_ADC_ConfigChannel+0x598>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003858:	4840      	ldr	r0, [pc, #256]	; (800395c <HAL_ADC_ConfigChannel+0x5ac>)
 800385a:	f7fe fe85 	bl	8002568 <LL_ADC_GetCommonPathInternalCh>
 800385e:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003860:	483f      	ldr	r0, [pc, #252]	; (8003960 <HAL_ADC_ConfigChannel+0x5b0>)
 8003862:	f7ff f817 	bl	8002894 <LL_ADC_IsEnabled>
 8003866:	4604      	mov	r4, r0
 8003868:	483e      	ldr	r0, [pc, #248]	; (8003964 <HAL_ADC_ConfigChannel+0x5b4>)
 800386a:	f7ff f813 	bl	8002894 <LL_ADC_IsEnabled>
 800386e:	4603      	mov	r3, r0
 8003870:	4323      	orrs	r3, r4
 8003872:	2b00      	cmp	r3, #0
 8003874:	d155      	bne.n	8003922 <HAL_ADC_ConfigChannel+0x572>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a3b      	ldr	r2, [pc, #236]	; (8003968 <HAL_ADC_ConfigChannel+0x5b8>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d122      	bne.n	80038c6 <HAL_ADC_ConfigChannel+0x516>
 8003880:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003882:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d11d      	bne.n	80038c6 <HAL_ADC_ConfigChannel+0x516>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a35      	ldr	r2, [pc, #212]	; (8003964 <HAL_ADC_ConfigChannel+0x5b4>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d159      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003896:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800389a:	4619      	mov	r1, r3
 800389c:	482f      	ldr	r0, [pc, #188]	; (800395c <HAL_ADC_ConfigChannel+0x5ac>)
 800389e:	f7fe fe50 	bl	8002542 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038a2:	4b32      	ldr	r3, [pc, #200]	; (800396c <HAL_ADC_ConfigChannel+0x5bc>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	099b      	lsrs	r3, r3, #6
 80038a8:	4a31      	ldr	r2, [pc, #196]	; (8003970 <HAL_ADC_ConfigChannel+0x5c0>)
 80038aa:	fba2 2303 	umull	r2, r3, r2, r3
 80038ae:	099b      	lsrs	r3, r3, #6
 80038b0:	3301      	adds	r3, #1
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80038b6:	e002      	b.n	80038be <HAL_ADC_ConfigChannel+0x50e>
              {
                wait_loop_index--;
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	3b01      	subs	r3, #1
 80038bc:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1f9      	bne.n	80038b8 <HAL_ADC_ConfigChannel+0x508>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038c4:	e040      	b.n	8003948 <HAL_ADC_ConfigChannel+0x598>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a2a      	ldr	r2, [pc, #168]	; (8003974 <HAL_ADC_ConfigChannel+0x5c4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d111      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x544>
 80038d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10c      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x544>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a21      	ldr	r2, [pc, #132]	; (8003964 <HAL_ADC_ConfigChannel+0x5b4>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d131      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80038e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038ea:	4619      	mov	r1, r3
 80038ec:	481b      	ldr	r0, [pc, #108]	; (800395c <HAL_ADC_ConfigChannel+0x5ac>)
 80038ee:	f7fe fe28 	bl	8002542 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038f2:	e029      	b.n	8003948 <HAL_ADC_ConfigChannel+0x598>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a1f      	ldr	r2, [pc, #124]	; (8003978 <HAL_ADC_ConfigChannel+0x5c8>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d124      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x598>
 80038fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003900:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d11f      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x598>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a15      	ldr	r2, [pc, #84]	; (8003964 <HAL_ADC_ConfigChannel+0x5b4>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d11a      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003912:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003914:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003918:	4619      	mov	r1, r3
 800391a:	4810      	ldr	r0, [pc, #64]	; (800395c <HAL_ADC_ConfigChannel+0x5ac>)
 800391c:	f7fe fe11 	bl	8002542 <LL_ADC_SetCommonPathInternalCh>
 8003920:	e012      	b.n	8003948 <HAL_ADC_ConfigChannel+0x598>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003926:	f043 0220 	orr.w	r2, r3, #32
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003934:	e008      	b.n	8003948 <HAL_ADC_ConfigChannel+0x598>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800393a:	f043 0220 	orr.w	r2, r3, #32
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003950:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003954:	4618      	mov	r0, r3
 8003956:	3784      	adds	r7, #132	; 0x84
 8003958:	46bd      	mov	sp, r7
 800395a:	bd90      	pop	{r4, r7, pc}
 800395c:	40022300 	.word	0x40022300
 8003960:	40022000 	.word	0x40022000
 8003964:	40022100 	.word	0x40022100
 8003968:	cb840000 	.word	0xcb840000
 800396c:	24000004 	.word	0x24000004
 8003970:	053e2d63 	.word	0x053e2d63
 8003974:	bac04000 	.word	0xbac04000
 8003978:	cfb80000 	.word	0xcfb80000

0800397c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b088      	sub	sp, #32
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7fe ffcc 	bl	8002930 <LL_ADC_REG_IsConversionOngoing>
 8003998:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fe ffee 	bl	8002980 <LL_ADC_INJ_IsConversionOngoing>
 80039a4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d103      	bne.n	80039b4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 8098 	beq.w	8003ae4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d02a      	beq.n	8003a18 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	7d5b      	ldrb	r3, [r3, #21]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d126      	bne.n	8003a18 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	7d1b      	ldrb	r3, [r3, #20]
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d122      	bne.n	8003a18 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80039d2:	2301      	movs	r3, #1
 80039d4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80039d6:	e014      	b.n	8003a02 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	4a45      	ldr	r2, [pc, #276]	; (8003af0 <ADC_ConversionStop+0x174>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d90d      	bls.n	80039fc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039e4:	f043 0210 	orr.w	r2, r3, #16
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f0:	f043 0201 	orr.w	r2, r3, #1
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e074      	b.n	8003ae6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	3301      	adds	r3, #1
 8003a00:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a0c:	2b40      	cmp	r3, #64	; 0x40
 8003a0e:	d1e3      	bne.n	80039d8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2240      	movs	r2, #64	; 0x40
 8003a16:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d014      	beq.n	8003a48 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fe ff84 	bl	8002930 <LL_ADC_REG_IsConversionOngoing>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00c      	beq.n	8003a48 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7fe ff41 	bl	80028ba <LL_ADC_IsDisableOngoing>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d104      	bne.n	8003a48 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fe ff60 	bl	8002908 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d014      	beq.n	8003a78 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fe ff94 	bl	8002980 <LL_ADC_INJ_IsConversionOngoing>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00c      	beq.n	8003a78 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7fe ff29 	bl	80028ba <LL_ADC_IsDisableOngoing>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d104      	bne.n	8003a78 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fe ff70 	bl	8002958 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d005      	beq.n	8003a8a <ADC_ConversionStop+0x10e>
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	2b03      	cmp	r3, #3
 8003a82:	d105      	bne.n	8003a90 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003a84:	230c      	movs	r3, #12
 8003a86:	617b      	str	r3, [r7, #20]
        break;
 8003a88:	e005      	b.n	8003a96 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003a8a:	2308      	movs	r3, #8
 8003a8c:	617b      	str	r3, [r7, #20]
        break;
 8003a8e:	e002      	b.n	8003a96 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003a90:	2304      	movs	r3, #4
 8003a92:	617b      	str	r3, [r7, #20]
        break;
 8003a94:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003a96:	f7fe fd35 	bl	8002504 <HAL_GetTick>
 8003a9a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003a9c:	e01b      	b.n	8003ad6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003a9e:	f7fe fd31 	bl	8002504 <HAL_GetTick>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b05      	cmp	r3, #5
 8003aaa:	d914      	bls.n	8003ad6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689a      	ldr	r2, [r3, #8]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00d      	beq.n	8003ad6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003abe:	f043 0210 	orr.w	r2, r3, #16
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aca:	f043 0201 	orr.w	r2, r3, #1
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e007      	b.n	8003ae6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1dc      	bne.n	8003a9e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3720      	adds	r7, #32
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	000cdbff 	.word	0x000cdbff

08003af4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7fe fec7 	bl	8002894 <LL_ADC_IsEnabled>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d161      	bne.n	8003bd0 <ADC_Enable+0xdc>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689a      	ldr	r2, [r3, #8]
 8003b12:	4b32      	ldr	r3, [pc, #200]	; (8003bdc <ADC_Enable+0xe8>)
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00d      	beq.n	8003b36 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b1e:	f043 0210 	orr.w	r2, r3, #16
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b2a:	f043 0201 	orr.w	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e04d      	b.n	8003bd2 <ADC_Enable+0xde>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fe fe82 	bl	8002844 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003b40:	f7fe fce0 	bl	8002504 <HAL_GetTick>
 8003b44:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b46:	4826      	ldr	r0, [pc, #152]	; (8003be0 <ADC_Enable+0xec>)
 8003b48:	f7fe fe12 	bl	8002770 <LL_ADC_GetMultimode>
 8003b4c:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a24      	ldr	r2, [pc, #144]	; (8003be4 <ADC_Enable+0xf0>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d002      	beq.n	8003b5e <ADC_Enable+0x6a>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	e000      	b.n	8003b60 <ADC_Enable+0x6c>
 8003b5e:	4b22      	ldr	r3, [pc, #136]	; (8003be8 <ADC_Enable+0xf4>)
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6812      	ldr	r2, [r2, #0]
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d02c      	beq.n	8003bc2 <ADC_Enable+0xce>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d130      	bne.n	8003bd0 <ADC_Enable+0xdc>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b6e:	e028      	b.n	8003bc2 <ADC_Enable+0xce>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4618      	mov	r0, r3
 8003b76:	f7fe fe8d 	bl	8002894 <LL_ADC_IsEnabled>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d104      	bne.n	8003b8a <ADC_Enable+0x96>
        {
          LL_ADC_Enable(hadc->Instance);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fe fe5d 	bl	8002844 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b8a:	f7fe fcbb 	bl	8002504 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d914      	bls.n	8003bc2 <ADC_Enable+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d00d      	beq.n	8003bc2 <ADC_Enable+0xce>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003baa:	f043 0210 	orr.w	r2, r3, #16
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb6:	f043 0201 	orr.w	r2, r3, #1
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e007      	b.n	8003bd2 <ADC_Enable+0xde>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0301 	and.w	r3, r3, #1
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d1cf      	bne.n	8003b70 <ADC_Enable+0x7c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	8000003f 	.word	0x8000003f
 8003be0:	40022300 	.word	0x40022300
 8003be4:	40022100 	.word	0x40022100
 8003be8:	40022000 	.word	0x40022000

08003bec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fe fe5e 	bl	80028ba <LL_ADC_IsDisableOngoing>
 8003bfe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7fe fe45 	bl	8002894 <LL_ADC_IsEnabled>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d047      	beq.n	8003ca0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d144      	bne.n	8003ca0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f003 030d 	and.w	r3, r3, #13
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d10c      	bne.n	8003c3e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fe fe1f 	bl	800286c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2203      	movs	r2, #3
 8003c34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c36:	f7fe fc65 	bl	8002504 <HAL_GetTick>
 8003c3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c3c:	e029      	b.n	8003c92 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c42:	f043 0210 	orr.w	r2, r3, #16
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c4e:	f043 0201 	orr.w	r2, r3, #1
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e023      	b.n	8003ca2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c5a:	f7fe fc53 	bl	8002504 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d914      	bls.n	8003c92 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00d      	beq.n	8003c92 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c7a:	f043 0210 	orr.w	r2, r3, #16
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c86:	f043 0201 	orr.w	r2, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e007      	b.n	8003ca2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1dc      	bne.n	8003c5a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
	...

08003cac <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003cb4:	4b5f      	ldr	r3, [pc, #380]	; (8003e34 <ADC_ConfigureBoostMode+0x188>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d01c      	beq.n	8003cfa <ADC_ConfigureBoostMode+0x4e>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003cc0:	f004 fba2 	bl	8008408 <HAL_RCC_GetHCLKFreq>
 8003cc4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003cce:	d010      	beq.n	8003cf2 <ADC_ConfigureBoostMode+0x46>
 8003cd0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003cd4:	d871      	bhi.n	8003dba <ADC_ConfigureBoostMode+0x10e>
 8003cd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cda:	d002      	beq.n	8003ce2 <ADC_ConfigureBoostMode+0x36>
 8003cdc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ce0:	d16b      	bne.n	8003dba <ADC_ConfigureBoostMode+0x10e>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	0c1b      	lsrs	r3, r3, #16
 8003ce8:	68fa      	ldr	r2, [r7, #12]
 8003cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cee:	60fb      	str	r3, [r7, #12]
        break;
 8003cf0:	e066      	b.n	8003dc0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	089b      	lsrs	r3, r3, #2
 8003cf6:	60fb      	str	r3, [r7, #12]
        break;
 8003cf8:	e062      	b.n	8003dc0 <ADC_ConfigureBoostMode+0x114>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003cfa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003cfe:	f005 fb2d 	bl	800935c <HAL_RCCEx_GetPeriphCLKFreq>
 8003d02:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003d0c:	d051      	beq.n	8003db2 <ADC_ConfigureBoostMode+0x106>
 8003d0e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003d12:	d854      	bhi.n	8003dbe <ADC_ConfigureBoostMode+0x112>
 8003d14:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003d18:	d047      	beq.n	8003daa <ADC_ConfigureBoostMode+0xfe>
 8003d1a:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003d1e:	d84e      	bhi.n	8003dbe <ADC_ConfigureBoostMode+0x112>
 8003d20:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003d24:	d03d      	beq.n	8003da2 <ADC_ConfigureBoostMode+0xf6>
 8003d26:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003d2a:	d848      	bhi.n	8003dbe <ADC_ConfigureBoostMode+0x112>
 8003d2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003d30:	d033      	beq.n	8003d9a <ADC_ConfigureBoostMode+0xee>
 8003d32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003d36:	d842      	bhi.n	8003dbe <ADC_ConfigureBoostMode+0x112>
 8003d38:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003d3c:	d029      	beq.n	8003d92 <ADC_ConfigureBoostMode+0xe6>
 8003d3e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003d42:	d83c      	bhi.n	8003dbe <ADC_ConfigureBoostMode+0x112>
 8003d44:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003d48:	d01a      	beq.n	8003d80 <ADC_ConfigureBoostMode+0xd4>
 8003d4a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003d4e:	d836      	bhi.n	8003dbe <ADC_ConfigureBoostMode+0x112>
 8003d50:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003d54:	d014      	beq.n	8003d80 <ADC_ConfigureBoostMode+0xd4>
 8003d56:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003d5a:	d830      	bhi.n	8003dbe <ADC_ConfigureBoostMode+0x112>
 8003d5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d60:	d00e      	beq.n	8003d80 <ADC_ConfigureBoostMode+0xd4>
 8003d62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d66:	d82a      	bhi.n	8003dbe <ADC_ConfigureBoostMode+0x112>
 8003d68:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003d6c:	d008      	beq.n	8003d80 <ADC_ConfigureBoostMode+0xd4>
 8003d6e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003d72:	d824      	bhi.n	8003dbe <ADC_ConfigureBoostMode+0x112>
 8003d74:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003d78:	d002      	beq.n	8003d80 <ADC_ConfigureBoostMode+0xd4>
 8003d7a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003d7e:	d11e      	bne.n	8003dbe <ADC_ConfigureBoostMode+0x112>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	0c9b      	lsrs	r3, r3, #18
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d8e:	60fb      	str	r3, [r7, #12]
        break;
 8003d90:	e016      	b.n	8003dc0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	091b      	lsrs	r3, r3, #4
 8003d96:	60fb      	str	r3, [r7, #12]
        break;
 8003d98:	e012      	b.n	8003dc0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	095b      	lsrs	r3, r3, #5
 8003d9e:	60fb      	str	r3, [r7, #12]
        break;
 8003da0:	e00e      	b.n	8003dc0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	099b      	lsrs	r3, r3, #6
 8003da6:	60fb      	str	r3, [r7, #12]
        break;
 8003da8:	e00a      	b.n	8003dc0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	09db      	lsrs	r3, r3, #7
 8003dae:	60fb      	str	r3, [r7, #12]
        break;
 8003db0:	e006      	b.n	8003dc0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	0a1b      	lsrs	r3, r3, #8
 8003db6:	60fb      	str	r3, [r7, #12]
        break;
 8003db8:	e002      	b.n	8003dc0 <ADC_ConfigureBoostMode+0x114>
        break;
 8003dba:	bf00      	nop
 8003dbc:	e000      	b.n	8003dc0 <ADC_ConfigureBoostMode+0x114>
      default:
        break;
 8003dbe:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	085b      	lsrs	r3, r3, #1
 8003dc4:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	4a1b      	ldr	r2, [pc, #108]	; (8003e38 <ADC_ConfigureBoostMode+0x18c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d808      	bhi.n	8003de0 <ADC_ConfigureBoostMode+0x134>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689a      	ldr	r2, [r3, #8]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003ddc:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003dde:	e025      	b.n	8003e2c <ADC_ConfigureBoostMode+0x180>
  else if (freq <= 12500000UL)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	4a16      	ldr	r2, [pc, #88]	; (8003e3c <ADC_ConfigureBoostMode+0x190>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d80a      	bhi.n	8003dfe <ADC_ConfigureBoostMode+0x152>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dfa:	609a      	str	r2, [r3, #8]
}
 8003dfc:	e016      	b.n	8003e2c <ADC_ConfigureBoostMode+0x180>
  else if (freq <= 25000000UL)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	4a0f      	ldr	r2, [pc, #60]	; (8003e40 <ADC_ConfigureBoostMode+0x194>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d80a      	bhi.n	8003e1c <ADC_ConfigureBoostMode+0x170>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e18:	609a      	str	r2, [r3, #8]
}
 8003e1a:	e007      	b.n	8003e2c <ADC_ConfigureBoostMode+0x180>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003e2a:	609a      	str	r2, [r3, #8]
}
 8003e2c:	bf00      	nop
 8003e2e:	3710      	adds	r7, #16
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	40022300 	.word	0x40022300
 8003e38:	005f5e10 	.word	0x005f5e10
 8003e3c:	00bebc20 	.word	0x00bebc20
 8003e40:	017d7840 	.word	0x017d7840

08003e44 <LL_ADC_IsEnabled>:
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <LL_ADC_IsEnabled+0x18>
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e000      	b.n	8003e5e <LL_ADC_IsEnabled+0x1a>
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
	...

08003e6c <LL_ADC_StartCalibration>:
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	4b09      	ldr	r3, [pc, #36]	; (8003ea4 <LL_ADC_StartCalibration+0x38>)
 8003e7e:	4013      	ands	r3, r2
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	609a      	str	r2, [r3, #8]
}
 8003e98:	bf00      	nop
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr
 8003ea4:	3ffeffc0 	.word	0x3ffeffc0

08003ea8 <LL_ADC_IsCalibrationOnGoing>:
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003eb8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003ebc:	d101      	bne.n	8003ec2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <LL_ADC_REG_IsConversionOngoing>:
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	2b04      	cmp	r3, #4
 8003ee2:	d101      	bne.n	8003ee8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
	...

08003ef8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003f04:	2300      	movs	r3, #0
 8003f06:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d101      	bne.n	8003f16 <HAL_ADCEx_Calibration_Start+0x1e>
 8003f12:	2302      	movs	r3, #2
 8003f14:	e04c      	b.n	8003fb0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f7ff fe64 	bl	8003bec <ADC_Disable>
 8003f24:	4603      	mov	r3, r0
 8003f26:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003f28:	7dfb      	ldrb	r3, [r7, #23]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d135      	bne.n	8003f9a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f32:	4b21      	ldr	r3, [pc, #132]	; (8003fb8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003f34:	4013      	ands	r3, r2
 8003f36:	f043 0202 	orr.w	r2, r3, #2
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	68b9      	ldr	r1, [r7, #8]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff ff90 	bl	8003e6c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003f4c:	e014      	b.n	8003f78 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	3301      	adds	r3, #1
 8003f52:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	4a19      	ldr	r2, [pc, #100]	; (8003fbc <HAL_ADCEx_Calibration_Start+0xc4>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d30d      	bcc.n	8003f78 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f60:	f023 0312 	bic.w	r3, r3, #18
 8003f64:	f043 0210 	orr.w	r2, r3, #16
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e01b      	b.n	8003fb0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7ff ff93 	bl	8003ea8 <LL_ADC_IsCalibrationOnGoing>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1e2      	bne.n	8003f4e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f8c:	f023 0303 	bic.w	r3, r3, #3
 8003f90:	f043 0201 	orr.w	r2, r3, #1
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	655a      	str	r2, [r3, #84]	; 0x54
 8003f98:	e005      	b.n	8003fa6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f9e:	f043 0210 	orr.w	r2, r3, #16
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3718      	adds	r7, #24
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	ffffeefd 	.word	0xffffeefd
 8003fbc:	25c3f800 	.word	0x25c3f800

08003fc0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004024:	b590      	push	{r4, r7, lr}
 8004026:	b09f      	sub	sp, #124	; 0x7c
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800402e:	2300      	movs	r3, #0
 8004030:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800403a:	2b01      	cmp	r3, #1
 800403c:	d101      	bne.n	8004042 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800403e:	2302      	movs	r3, #2
 8004040:	e080      	b.n	8004144 <HAL_ADCEx_MultiModeConfigChannel+0x120>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800404a:	2300      	movs	r3, #0
 800404c:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800404e:	2300      	movs	r3, #0
 8004050:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a3d      	ldr	r2, [pc, #244]	; (800414c <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d102      	bne.n	8004062 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800405c:	4b3c      	ldr	r3, [pc, #240]	; (8004150 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 800405e:	60bb      	str	r3, [r7, #8]
 8004060:	e001      	b.n	8004066 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004062:	2300      	movs	r3, #0
 8004064:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10b      	bne.n	8004084 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004070:	f043 0220 	orr.w	r2, r3, #32
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e05f      	b.n	8004144 <HAL_ADCEx_MultiModeConfigChannel+0x120>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	4618      	mov	r0, r3
 8004088:	f7ff ff22 	bl	8003ed0 <LL_ADC_REG_IsConversionOngoing>
 800408c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4618      	mov	r0, r3
 8004094:	f7ff ff1c 	bl	8003ed0 <LL_ADC_REG_IsConversionOngoing>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d141      	bne.n	8004122 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800409e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d13e      	bne.n	8004122 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80040a4:	4b2b      	ldr	r3, [pc, #172]	; (8004154 <HAL_ADCEx_MultiModeConfigChannel+0x130>)
 80040a6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d020      	beq.n	80040f2 <HAL_ADCEx_MultiModeConfigChannel+0xce>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80040b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	431a      	orrs	r2, r3
 80040be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040c0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040c2:	4822      	ldr	r0, [pc, #136]	; (800414c <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 80040c4:	f7ff febe 	bl	8003e44 <LL_ADC_IsEnabled>
 80040c8:	4604      	mov	r4, r0
 80040ca:	4821      	ldr	r0, [pc, #132]	; (8004150 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 80040cc:	f7ff feba 	bl	8003e44 <LL_ADC_IsEnabled>
 80040d0:	4603      	mov	r3, r0
 80040d2:	4323      	orrs	r3, r4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d12e      	bne.n	8004136 <HAL_ADCEx_MultiModeConfigChannel+0x112>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80040d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	4b1e      	ldr	r3, [pc, #120]	; (8004158 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 80040de:	4013      	ands	r3, r2
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	6811      	ldr	r1, [r2, #0]
 80040e4:	683a      	ldr	r2, [r7, #0]
 80040e6:	6892      	ldr	r2, [r2, #8]
 80040e8:	430a      	orrs	r2, r1
 80040ea:	431a      	orrs	r2, r3
 80040ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ee:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040f0:	e021      	b.n	8004136 <HAL_ADCEx_MultiModeConfigChannel+0x112>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80040f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040fc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040fe:	4813      	ldr	r0, [pc, #76]	; (800414c <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8004100:	f7ff fea0 	bl	8003e44 <LL_ADC_IsEnabled>
 8004104:	4604      	mov	r4, r0
 8004106:	4812      	ldr	r0, [pc, #72]	; (8004150 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8004108:	f7ff fe9c 	bl	8003e44 <LL_ADC_IsEnabled>
 800410c:	4603      	mov	r3, r0
 800410e:	4323      	orrs	r3, r4
 8004110:	2b00      	cmp	r3, #0
 8004112:	d110      	bne.n	8004136 <HAL_ADCEx_MultiModeConfigChannel+0x112>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004114:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 800411a:	4013      	ands	r3, r2
 800411c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800411e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004120:	e009      	b.n	8004136 <HAL_ADCEx_MultiModeConfigChannel+0x112>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004126:	f043 0220 	orr.w	r2, r3, #32
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004134:	e000      	b.n	8004138 <HAL_ADCEx_MultiModeConfigChannel+0x114>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004136:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004140:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004144:	4618      	mov	r0, r3
 8004146:	377c      	adds	r7, #124	; 0x7c
 8004148:	46bd      	mov	sp, r7
 800414a:	bd90      	pop	{r4, r7, pc}
 800414c:	40022000 	.word	0x40022000
 8004150:	40022100 	.word	0x40022100
 8004154:	40022300 	.word	0x40022300
 8004158:	fffff0e0 	.word	0xfffff0e0

0800415c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800416c:	4b0b      	ldr	r3, [pc, #44]	; (800419c <__NVIC_SetPriorityGrouping+0x40>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004172:	68ba      	ldr	r2, [r7, #8]
 8004174:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004178:	4013      	ands	r3, r2
 800417a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004184:	4b06      	ldr	r3, [pc, #24]	; (80041a0 <__NVIC_SetPriorityGrouping+0x44>)
 8004186:	4313      	orrs	r3, r2
 8004188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800418a:	4a04      	ldr	r2, [pc, #16]	; (800419c <__NVIC_SetPriorityGrouping+0x40>)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	60d3      	str	r3, [r2, #12]
}
 8004190:	bf00      	nop
 8004192:	3714      	adds	r7, #20
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr
 800419c:	e000ed00 	.word	0xe000ed00
 80041a0:	05fa0000 	.word	0x05fa0000

080041a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041a8:	4b04      	ldr	r3, [pc, #16]	; (80041bc <__NVIC_GetPriorityGrouping+0x18>)
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	0a1b      	lsrs	r3, r3, #8
 80041ae:	f003 0307 	and.w	r3, r3, #7
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	e000ed00 	.word	0xe000ed00

080041c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80041ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	db0b      	blt.n	80041ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041d2:	88fb      	ldrh	r3, [r7, #6]
 80041d4:	f003 021f 	and.w	r2, r3, #31
 80041d8:	4907      	ldr	r1, [pc, #28]	; (80041f8 <__NVIC_EnableIRQ+0x38>)
 80041da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041de:	095b      	lsrs	r3, r3, #5
 80041e0:	2001      	movs	r0, #1
 80041e2:	fa00 f202 	lsl.w	r2, r0, r2
 80041e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80041ea:	bf00      	nop
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	e000e100 	.word	0xe000e100

080041fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	4603      	mov	r3, r0
 8004204:	6039      	str	r1, [r7, #0]
 8004206:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004208:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800420c:	2b00      	cmp	r3, #0
 800420e:	db0a      	blt.n	8004226 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	b2da      	uxtb	r2, r3
 8004214:	490c      	ldr	r1, [pc, #48]	; (8004248 <__NVIC_SetPriority+0x4c>)
 8004216:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800421a:	0112      	lsls	r2, r2, #4
 800421c:	b2d2      	uxtb	r2, r2
 800421e:	440b      	add	r3, r1
 8004220:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004224:	e00a      	b.n	800423c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	b2da      	uxtb	r2, r3
 800422a:	4908      	ldr	r1, [pc, #32]	; (800424c <__NVIC_SetPriority+0x50>)
 800422c:	88fb      	ldrh	r3, [r7, #6]
 800422e:	f003 030f 	and.w	r3, r3, #15
 8004232:	3b04      	subs	r3, #4
 8004234:	0112      	lsls	r2, r2, #4
 8004236:	b2d2      	uxtb	r2, r2
 8004238:	440b      	add	r3, r1
 800423a:	761a      	strb	r2, [r3, #24]
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	e000e100 	.word	0xe000e100
 800424c:	e000ed00 	.word	0xe000ed00

08004250 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004250:	b480      	push	{r7}
 8004252:	b089      	sub	sp, #36	; 0x24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	f1c3 0307 	rsb	r3, r3, #7
 800426a:	2b04      	cmp	r3, #4
 800426c:	bf28      	it	cs
 800426e:	2304      	movcs	r3, #4
 8004270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	3304      	adds	r3, #4
 8004276:	2b06      	cmp	r3, #6
 8004278:	d902      	bls.n	8004280 <NVIC_EncodePriority+0x30>
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	3b03      	subs	r3, #3
 800427e:	e000      	b.n	8004282 <NVIC_EncodePriority+0x32>
 8004280:	2300      	movs	r3, #0
 8004282:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004284:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	fa02 f303 	lsl.w	r3, r2, r3
 800428e:	43da      	mvns	r2, r3
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	401a      	ands	r2, r3
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004298:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	fa01 f303 	lsl.w	r3, r1, r3
 80042a2:	43d9      	mvns	r1, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042a8:	4313      	orrs	r3, r2
         );
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3724      	adds	r7, #36	; 0x24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b082      	sub	sp, #8
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f7ff ff4c 	bl	800415c <__NVIC_SetPriorityGrouping>
}
 80042c4:	bf00      	nop
 80042c6:	3708      	adds	r7, #8
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	4603      	mov	r3, r0
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
 80042d8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042da:	f7ff ff63 	bl	80041a4 <__NVIC_GetPriorityGrouping>
 80042de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	68b9      	ldr	r1, [r7, #8]
 80042e4:	6978      	ldr	r0, [r7, #20]
 80042e6:	f7ff ffb3 	bl	8004250 <NVIC_EncodePriority>
 80042ea:	4602      	mov	r2, r0
 80042ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80042f0:	4611      	mov	r1, r2
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7ff ff82 	bl	80041fc <__NVIC_SetPriority>
}
 80042f8:	bf00      	nop
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	4603      	mov	r3, r0
 8004308:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800430a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800430e:	4618      	mov	r0, r3
 8004310:	f7ff ff56 	bl	80041c0 <__NVIC_EnableIRQ>
}
 8004314:	bf00      	nop
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004324:	f7fe f8ee 	bl	8002504 <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e37f      	b.n	8004a34 <HAL_DMA_Init+0x718>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a66      	ldr	r2, [pc, #408]	; (80044d4 <HAL_DMA_Init+0x1b8>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d04a      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a65      	ldr	r2, [pc, #404]	; (80044d8 <HAL_DMA_Init+0x1bc>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d045      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a63      	ldr	r2, [pc, #396]	; (80044dc <HAL_DMA_Init+0x1c0>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d040      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a62      	ldr	r2, [pc, #392]	; (80044e0 <HAL_DMA_Init+0x1c4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d03b      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a60      	ldr	r2, [pc, #384]	; (80044e4 <HAL_DMA_Init+0x1c8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d036      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a5f      	ldr	r2, [pc, #380]	; (80044e8 <HAL_DMA_Init+0x1cc>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d031      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a5d      	ldr	r2, [pc, #372]	; (80044ec <HAL_DMA_Init+0x1d0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d02c      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a5c      	ldr	r2, [pc, #368]	; (80044f0 <HAL_DMA_Init+0x1d4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d027      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a5a      	ldr	r2, [pc, #360]	; (80044f4 <HAL_DMA_Init+0x1d8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d022      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a59      	ldr	r2, [pc, #356]	; (80044f8 <HAL_DMA_Init+0x1dc>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d01d      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a57      	ldr	r2, [pc, #348]	; (80044fc <HAL_DMA_Init+0x1e0>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d018      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a56      	ldr	r2, [pc, #344]	; (8004500 <HAL_DMA_Init+0x1e4>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d013      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a54      	ldr	r2, [pc, #336]	; (8004504 <HAL_DMA_Init+0x1e8>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d00e      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a53      	ldr	r2, [pc, #332]	; (8004508 <HAL_DMA_Init+0x1ec>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d009      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a51      	ldr	r2, [pc, #324]	; (800450c <HAL_DMA_Init+0x1f0>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d004      	beq.n	80043d4 <HAL_DMA_Init+0xb8>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a50      	ldr	r2, [pc, #320]	; (8004510 <HAL_DMA_Init+0x1f4>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d101      	bne.n	80043d8 <HAL_DMA_Init+0xbc>
 80043d4:	2301      	movs	r3, #1
 80043d6:	e000      	b.n	80043da <HAL_DMA_Init+0xbe>
 80043d8:	2300      	movs	r3, #0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f000 813c 	beq.w	8004658 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2202      	movs	r2, #2
 80043e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a37      	ldr	r2, [pc, #220]	; (80044d4 <HAL_DMA_Init+0x1b8>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d04a      	beq.n	8004490 <HAL_DMA_Init+0x174>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a36      	ldr	r2, [pc, #216]	; (80044d8 <HAL_DMA_Init+0x1bc>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d045      	beq.n	8004490 <HAL_DMA_Init+0x174>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a34      	ldr	r2, [pc, #208]	; (80044dc <HAL_DMA_Init+0x1c0>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d040      	beq.n	8004490 <HAL_DMA_Init+0x174>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a33      	ldr	r2, [pc, #204]	; (80044e0 <HAL_DMA_Init+0x1c4>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d03b      	beq.n	8004490 <HAL_DMA_Init+0x174>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a31      	ldr	r2, [pc, #196]	; (80044e4 <HAL_DMA_Init+0x1c8>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d036      	beq.n	8004490 <HAL_DMA_Init+0x174>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a30      	ldr	r2, [pc, #192]	; (80044e8 <HAL_DMA_Init+0x1cc>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d031      	beq.n	8004490 <HAL_DMA_Init+0x174>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a2e      	ldr	r2, [pc, #184]	; (80044ec <HAL_DMA_Init+0x1d0>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d02c      	beq.n	8004490 <HAL_DMA_Init+0x174>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a2d      	ldr	r2, [pc, #180]	; (80044f0 <HAL_DMA_Init+0x1d4>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d027      	beq.n	8004490 <HAL_DMA_Init+0x174>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a2b      	ldr	r2, [pc, #172]	; (80044f4 <HAL_DMA_Init+0x1d8>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d022      	beq.n	8004490 <HAL_DMA_Init+0x174>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a2a      	ldr	r2, [pc, #168]	; (80044f8 <HAL_DMA_Init+0x1dc>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d01d      	beq.n	8004490 <HAL_DMA_Init+0x174>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a28      	ldr	r2, [pc, #160]	; (80044fc <HAL_DMA_Init+0x1e0>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d018      	beq.n	8004490 <HAL_DMA_Init+0x174>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a27      	ldr	r2, [pc, #156]	; (8004500 <HAL_DMA_Init+0x1e4>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d013      	beq.n	8004490 <HAL_DMA_Init+0x174>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a25      	ldr	r2, [pc, #148]	; (8004504 <HAL_DMA_Init+0x1e8>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d00e      	beq.n	8004490 <HAL_DMA_Init+0x174>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a24      	ldr	r2, [pc, #144]	; (8004508 <HAL_DMA_Init+0x1ec>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d009      	beq.n	8004490 <HAL_DMA_Init+0x174>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a22      	ldr	r2, [pc, #136]	; (800450c <HAL_DMA_Init+0x1f0>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d004      	beq.n	8004490 <HAL_DMA_Init+0x174>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a21      	ldr	r2, [pc, #132]	; (8004510 <HAL_DMA_Init+0x1f4>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d108      	bne.n	80044a2 <HAL_DMA_Init+0x186>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f022 0201 	bic.w	r2, r2, #1
 800449e:	601a      	str	r2, [r3, #0]
 80044a0:	e007      	b.n	80044b2 <HAL_DMA_Init+0x196>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 0201 	bic.w	r2, r2, #1
 80044b0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80044b2:	e02f      	b.n	8004514 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044b4:	f7fe f826 	bl	8002504 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b05      	cmp	r3, #5
 80044c0:	d928      	bls.n	8004514 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2220      	movs	r2, #32
 80044c6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2203      	movs	r2, #3
 80044cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e2af      	b.n	8004a34 <HAL_DMA_Init+0x718>
 80044d4:	40020010 	.word	0x40020010
 80044d8:	40020028 	.word	0x40020028
 80044dc:	40020040 	.word	0x40020040
 80044e0:	40020058 	.word	0x40020058
 80044e4:	40020070 	.word	0x40020070
 80044e8:	40020088 	.word	0x40020088
 80044ec:	400200a0 	.word	0x400200a0
 80044f0:	400200b8 	.word	0x400200b8
 80044f4:	40020410 	.word	0x40020410
 80044f8:	40020428 	.word	0x40020428
 80044fc:	40020440 	.word	0x40020440
 8004500:	40020458 	.word	0x40020458
 8004504:	40020470 	.word	0x40020470
 8004508:	40020488 	.word	0x40020488
 800450c:	400204a0 	.word	0x400204a0
 8004510:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1c8      	bne.n	80044b4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	4b73      	ldr	r3, [pc, #460]	; (80046fc <HAL_DMA_Init+0x3e0>)
 800452e:	4013      	ands	r3, r2
 8004530:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800453a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004546:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004552:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	4313      	orrs	r3, r2
 800455e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	2b04      	cmp	r3, #4
 8004566:	d107      	bne.n	8004578 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004570:	4313      	orrs	r3, r2
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	4313      	orrs	r3, r2
 8004576:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	2b28      	cmp	r3, #40	; 0x28
 800457e:	d903      	bls.n	8004588 <HAL_DMA_Init+0x26c>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	2b2e      	cmp	r3, #46	; 0x2e
 8004586:	d91f      	bls.n	80045c8 <HAL_DMA_Init+0x2ac>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	2b3e      	cmp	r3, #62	; 0x3e
 800458e:	d903      	bls.n	8004598 <HAL_DMA_Init+0x27c>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	2b42      	cmp	r3, #66	; 0x42
 8004596:	d917      	bls.n	80045c8 <HAL_DMA_Init+0x2ac>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	2b46      	cmp	r3, #70	; 0x46
 800459e:	d903      	bls.n	80045a8 <HAL_DMA_Init+0x28c>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	2b48      	cmp	r3, #72	; 0x48
 80045a6:	d90f      	bls.n	80045c8 <HAL_DMA_Init+0x2ac>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	2b4e      	cmp	r3, #78	; 0x4e
 80045ae:	d903      	bls.n	80045b8 <HAL_DMA_Init+0x29c>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	2b52      	cmp	r3, #82	; 0x52
 80045b6:	d907      	bls.n	80045c8 <HAL_DMA_Init+0x2ac>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	2b73      	cmp	r3, #115	; 0x73
 80045be:	d905      	bls.n	80045cc <HAL_DMA_Init+0x2b0>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	2b77      	cmp	r3, #119	; 0x77
 80045c6:	d801      	bhi.n	80045cc <HAL_DMA_Init+0x2b0>
 80045c8:	2301      	movs	r3, #1
 80045ca:	e000      	b.n	80045ce <HAL_DMA_Init+0x2b2>
 80045cc:	2300      	movs	r3, #0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045d8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f023 0307 	bic.w	r3, r3, #7
 80045f0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004600:	2b04      	cmp	r3, #4
 8004602:	d117      	bne.n	8004634 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	4313      	orrs	r3, r2
 800460c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00e      	beq.n	8004634 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f002 fbe2 	bl	8006de0 <DMA_CheckFifoParam>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d008      	beq.n	8004634 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2240      	movs	r2, #64	; 0x40
 8004626:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e1ff      	b.n	8004a34 <HAL_DMA_Init+0x718>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	697a      	ldr	r2, [r7, #20]
 800463a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f002 fb1d 	bl	8006c7c <DMA_CalcBaseAndBitshift>
 8004642:	4603      	mov	r3, r0
 8004644:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800464a:	f003 031f 	and.w	r3, r3, #31
 800464e:	223f      	movs	r2, #63	; 0x3f
 8004650:	409a      	lsls	r2, r3
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	609a      	str	r2, [r3, #8]
 8004656:	e0fe      	b.n	8004856 <HAL_DMA_Init+0x53a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a28      	ldr	r2, [pc, #160]	; (8004700 <HAL_DMA_Init+0x3e4>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d04a      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a27      	ldr	r2, [pc, #156]	; (8004704 <HAL_DMA_Init+0x3e8>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d045      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a25      	ldr	r2, [pc, #148]	; (8004708 <HAL_DMA_Init+0x3ec>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d040      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a24      	ldr	r2, [pc, #144]	; (800470c <HAL_DMA_Init+0x3f0>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d03b      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a22      	ldr	r2, [pc, #136]	; (8004710 <HAL_DMA_Init+0x3f4>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d036      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a21      	ldr	r2, [pc, #132]	; (8004714 <HAL_DMA_Init+0x3f8>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d031      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a1f      	ldr	r2, [pc, #124]	; (8004718 <HAL_DMA_Init+0x3fc>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d02c      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a1e      	ldr	r2, [pc, #120]	; (800471c <HAL_DMA_Init+0x400>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d027      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a1c      	ldr	r2, [pc, #112]	; (8004720 <HAL_DMA_Init+0x404>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d022      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a1b      	ldr	r2, [pc, #108]	; (8004724 <HAL_DMA_Init+0x408>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d01d      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a19      	ldr	r2, [pc, #100]	; (8004728 <HAL_DMA_Init+0x40c>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d018      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a18      	ldr	r2, [pc, #96]	; (800472c <HAL_DMA_Init+0x410>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d013      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a16      	ldr	r2, [pc, #88]	; (8004730 <HAL_DMA_Init+0x414>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00e      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a15      	ldr	r2, [pc, #84]	; (8004734 <HAL_DMA_Init+0x418>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d009      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a13      	ldr	r2, [pc, #76]	; (8004738 <HAL_DMA_Init+0x41c>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d004      	beq.n	80046f8 <HAL_DMA_Init+0x3dc>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a12      	ldr	r2, [pc, #72]	; (800473c <HAL_DMA_Init+0x420>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d123      	bne.n	8004740 <HAL_DMA_Init+0x424>
 80046f8:	2301      	movs	r3, #1
 80046fa:	e022      	b.n	8004742 <HAL_DMA_Init+0x426>
 80046fc:	fe10803f 	.word	0xfe10803f
 8004700:	48022c08 	.word	0x48022c08
 8004704:	48022c1c 	.word	0x48022c1c
 8004708:	48022c30 	.word	0x48022c30
 800470c:	48022c44 	.word	0x48022c44
 8004710:	48022c58 	.word	0x48022c58
 8004714:	48022c6c 	.word	0x48022c6c
 8004718:	48022c80 	.word	0x48022c80
 800471c:	48022c94 	.word	0x48022c94
 8004720:	58025408 	.word	0x58025408
 8004724:	5802541c 	.word	0x5802541c
 8004728:	58025430 	.word	0x58025430
 800472c:	58025444 	.word	0x58025444
 8004730:	58025458 	.word	0x58025458
 8004734:	5802546c 	.word	0x5802546c
 8004738:	58025480 	.word	0x58025480
 800473c:	58025494 	.word	0x58025494
 8004740:	2300      	movs	r3, #0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d07e      	beq.n	8004844 <HAL_DMA_Init+0x528>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a80      	ldr	r2, [pc, #512]	; (800494c <HAL_DMA_Init+0x630>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d021      	beq.n	8004794 <HAL_DMA_Init+0x478>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a7e      	ldr	r2, [pc, #504]	; (8004950 <HAL_DMA_Init+0x634>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d01c      	beq.n	8004794 <HAL_DMA_Init+0x478>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a7d      	ldr	r2, [pc, #500]	; (8004954 <HAL_DMA_Init+0x638>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d017      	beq.n	8004794 <HAL_DMA_Init+0x478>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a7b      	ldr	r2, [pc, #492]	; (8004958 <HAL_DMA_Init+0x63c>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d012      	beq.n	8004794 <HAL_DMA_Init+0x478>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a7a      	ldr	r2, [pc, #488]	; (800495c <HAL_DMA_Init+0x640>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d00d      	beq.n	8004794 <HAL_DMA_Init+0x478>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a78      	ldr	r2, [pc, #480]	; (8004960 <HAL_DMA_Init+0x644>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d008      	beq.n	8004794 <HAL_DMA_Init+0x478>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a77      	ldr	r2, [pc, #476]	; (8004964 <HAL_DMA_Init+0x648>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d003      	beq.n	8004794 <HAL_DMA_Init+0x478>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a75      	ldr	r2, [pc, #468]	; (8004968 <HAL_DMA_Init+0x64c>)
 8004792:	4293      	cmp	r3, r2
 8004794:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2202      	movs	r2, #2
 800479a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	4b6e      	ldr	r3, [pc, #440]	; (800496c <HAL_DMA_Init+0x650>)
 80047b2:	4013      	ands	r3, r2
 80047b4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	2b40      	cmp	r3, #64	; 0x40
 80047bc:	d008      	beq.n	80047d0 <HAL_DMA_Init+0x4b4>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	2b80      	cmp	r3, #128	; 0x80
 80047c4:	d102      	bne.n	80047cc <HAL_DMA_Init+0x4b0>
 80047c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047ca:	e002      	b.n	80047d2 <HAL_DMA_Init+0x4b6>
 80047cc:	2300      	movs	r3, #0
 80047ce:	e000      	b.n	80047d2 <HAL_DMA_Init+0x4b6>
 80047d0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	68d2      	ldr	r2, [r2, #12]
 80047d6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80047d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80047e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80047e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80047f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80047f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a1b      	ldr	r3, [r3, #32]
 80047fe:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004800:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	4313      	orrs	r3, r2
 8004806:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	461a      	mov	r2, r3
 8004816:	4b56      	ldr	r3, [pc, #344]	; (8004970 <HAL_DMA_Init+0x654>)
 8004818:	4413      	add	r3, r2
 800481a:	4a56      	ldr	r2, [pc, #344]	; (8004974 <HAL_DMA_Init+0x658>)
 800481c:	fba2 2303 	umull	r2, r3, r2, r3
 8004820:	091b      	lsrs	r3, r3, #4
 8004822:	009a      	lsls	r2, r3, #2
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f002 fa27 	bl	8006c7c <DMA_CalcBaseAndBitshift>
 800482e:	4603      	mov	r3, r0
 8004830:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004836:	f003 031f 	and.w	r3, r3, #31
 800483a:	2201      	movs	r2, #1
 800483c:	409a      	lsls	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	605a      	str	r2, [r3, #4]
 8004842:	e008      	b.n	8004856 <HAL_DMA_Init+0x53a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2240      	movs	r2, #64	; 0x40
 8004848:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2203      	movs	r2, #3
 800484e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e0ee      	b.n	8004a34 <HAL_DMA_Init+0x718>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a47      	ldr	r2, [pc, #284]	; (8004978 <HAL_DMA_Init+0x65c>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d072      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a45      	ldr	r2, [pc, #276]	; (800497c <HAL_DMA_Init+0x660>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d06d      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a44      	ldr	r2, [pc, #272]	; (8004980 <HAL_DMA_Init+0x664>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d068      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a42      	ldr	r2, [pc, #264]	; (8004984 <HAL_DMA_Init+0x668>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d063      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a41      	ldr	r2, [pc, #260]	; (8004988 <HAL_DMA_Init+0x66c>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d05e      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a3f      	ldr	r2, [pc, #252]	; (800498c <HAL_DMA_Init+0x670>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d059      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a3e      	ldr	r2, [pc, #248]	; (8004990 <HAL_DMA_Init+0x674>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d054      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a3c      	ldr	r2, [pc, #240]	; (8004994 <HAL_DMA_Init+0x678>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d04f      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a3b      	ldr	r2, [pc, #236]	; (8004998 <HAL_DMA_Init+0x67c>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d04a      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a39      	ldr	r2, [pc, #228]	; (800499c <HAL_DMA_Init+0x680>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d045      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a38      	ldr	r2, [pc, #224]	; (80049a0 <HAL_DMA_Init+0x684>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d040      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a36      	ldr	r2, [pc, #216]	; (80049a4 <HAL_DMA_Init+0x688>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d03b      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a35      	ldr	r2, [pc, #212]	; (80049a8 <HAL_DMA_Init+0x68c>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d036      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a33      	ldr	r2, [pc, #204]	; (80049ac <HAL_DMA_Init+0x690>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d031      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a32      	ldr	r2, [pc, #200]	; (80049b0 <HAL_DMA_Init+0x694>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d02c      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a30      	ldr	r2, [pc, #192]	; (80049b4 <HAL_DMA_Init+0x698>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d027      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a14      	ldr	r2, [pc, #80]	; (800494c <HAL_DMA_Init+0x630>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d022      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a12      	ldr	r2, [pc, #72]	; (8004950 <HAL_DMA_Init+0x634>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d01d      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a11      	ldr	r2, [pc, #68]	; (8004954 <HAL_DMA_Init+0x638>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d018      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a0f      	ldr	r2, [pc, #60]	; (8004958 <HAL_DMA_Init+0x63c>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d013      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a0e      	ldr	r2, [pc, #56]	; (800495c <HAL_DMA_Init+0x640>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d00e      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a0c      	ldr	r2, [pc, #48]	; (8004960 <HAL_DMA_Init+0x644>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d009      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a0b      	ldr	r2, [pc, #44]	; (8004964 <HAL_DMA_Init+0x648>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d004      	beq.n	8004946 <HAL_DMA_Init+0x62a>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a09      	ldr	r2, [pc, #36]	; (8004968 <HAL_DMA_Init+0x64c>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d138      	bne.n	80049b8 <HAL_DMA_Init+0x69c>
 8004946:	2301      	movs	r3, #1
 8004948:	e037      	b.n	80049ba <HAL_DMA_Init+0x69e>
 800494a:	bf00      	nop
 800494c:	58025408 	.word	0x58025408
 8004950:	5802541c 	.word	0x5802541c
 8004954:	58025430 	.word	0x58025430
 8004958:	58025444 	.word	0x58025444
 800495c:	58025458 	.word	0x58025458
 8004960:	5802546c 	.word	0x5802546c
 8004964:	58025480 	.word	0x58025480
 8004968:	58025494 	.word	0x58025494
 800496c:	fffe000f 	.word	0xfffe000f
 8004970:	a7fdabf8 	.word	0xa7fdabf8
 8004974:	cccccccd 	.word	0xcccccccd
 8004978:	40020010 	.word	0x40020010
 800497c:	40020028 	.word	0x40020028
 8004980:	40020040 	.word	0x40020040
 8004984:	40020058 	.word	0x40020058
 8004988:	40020070 	.word	0x40020070
 800498c:	40020088 	.word	0x40020088
 8004990:	400200a0 	.word	0x400200a0
 8004994:	400200b8 	.word	0x400200b8
 8004998:	40020410 	.word	0x40020410
 800499c:	40020428 	.word	0x40020428
 80049a0:	40020440 	.word	0x40020440
 80049a4:	40020458 	.word	0x40020458
 80049a8:	40020470 	.word	0x40020470
 80049ac:	40020488 	.word	0x40020488
 80049b0:	400204a0 	.word	0x400204a0
 80049b4:	400204b8 	.word	0x400204b8
 80049b8:	2300      	movs	r3, #0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d032      	beq.n	8004a24 <HAL_DMA_Init+0x708>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f002 fa8a 	bl	8006ed8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	2b80      	cmp	r3, #128	; 0x80
 80049ca:	d102      	bne.n	80049d2 <HAL_DMA_Init+0x6b6>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049da:	b2d2      	uxtb	r2, r2
 80049dc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80049e6:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d010      	beq.n	8004a12 <HAL_DMA_Init+0x6f6>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	d80c      	bhi.n	8004a12 <HAL_DMA_Init+0x6f6>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f002 fb07 	bl	800700c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004a0e:	605a      	str	r2, [r3, #4]
 8004a10:	e008      	b.n	8004a24 <HAL_DMA_Init+0x708>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3718      	adds	r7, #24
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
 8004a48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e226      	b.n	8004ea6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d101      	bne.n	8004a66 <HAL_DMA_Start_IT+0x2a>
 8004a62:	2302      	movs	r3, #2
 8004a64:	e21f      	b.n	8004ea6 <HAL_DMA_Start_IT+0x46a>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	f040 820a 	bne.w	8004e90 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2202      	movs	r2, #2
 8004a80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a68      	ldr	r2, [pc, #416]	; (8004c30 <HAL_DMA_Start_IT+0x1f4>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d04a      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a66      	ldr	r2, [pc, #408]	; (8004c34 <HAL_DMA_Start_IT+0x1f8>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d045      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a65      	ldr	r2, [pc, #404]	; (8004c38 <HAL_DMA_Start_IT+0x1fc>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d040      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a63      	ldr	r2, [pc, #396]	; (8004c3c <HAL_DMA_Start_IT+0x200>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d03b      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a62      	ldr	r2, [pc, #392]	; (8004c40 <HAL_DMA_Start_IT+0x204>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d036      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a60      	ldr	r2, [pc, #384]	; (8004c44 <HAL_DMA_Start_IT+0x208>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d031      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a5f      	ldr	r2, [pc, #380]	; (8004c48 <HAL_DMA_Start_IT+0x20c>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d02c      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a5d      	ldr	r2, [pc, #372]	; (8004c4c <HAL_DMA_Start_IT+0x210>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d027      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a5c      	ldr	r2, [pc, #368]	; (8004c50 <HAL_DMA_Start_IT+0x214>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d022      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a5a      	ldr	r2, [pc, #360]	; (8004c54 <HAL_DMA_Start_IT+0x218>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d01d      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a59      	ldr	r2, [pc, #356]	; (8004c58 <HAL_DMA_Start_IT+0x21c>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d018      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a57      	ldr	r2, [pc, #348]	; (8004c5c <HAL_DMA_Start_IT+0x220>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d013      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a56      	ldr	r2, [pc, #344]	; (8004c60 <HAL_DMA_Start_IT+0x224>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d00e      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a54      	ldr	r2, [pc, #336]	; (8004c64 <HAL_DMA_Start_IT+0x228>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d009      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a53      	ldr	r2, [pc, #332]	; (8004c68 <HAL_DMA_Start_IT+0x22c>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d004      	beq.n	8004b2a <HAL_DMA_Start_IT+0xee>
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a51      	ldr	r2, [pc, #324]	; (8004c6c <HAL_DMA_Start_IT+0x230>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d108      	bne.n	8004b3c <HAL_DMA_Start_IT+0x100>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 0201 	bic.w	r2, r2, #1
 8004b38:	601a      	str	r2, [r3, #0]
 8004b3a:	e007      	b.n	8004b4c <HAL_DMA_Start_IT+0x110>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0201 	bic.w	r2, r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	68b9      	ldr	r1, [r7, #8]
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f001 feae 	bl	80068b4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a34      	ldr	r2, [pc, #208]	; (8004c30 <HAL_DMA_Start_IT+0x1f4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d04a      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a33      	ldr	r2, [pc, #204]	; (8004c34 <HAL_DMA_Start_IT+0x1f8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d045      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a31      	ldr	r2, [pc, #196]	; (8004c38 <HAL_DMA_Start_IT+0x1fc>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d040      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a30      	ldr	r2, [pc, #192]	; (8004c3c <HAL_DMA_Start_IT+0x200>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d03b      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a2e      	ldr	r2, [pc, #184]	; (8004c40 <HAL_DMA_Start_IT+0x204>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d036      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a2d      	ldr	r2, [pc, #180]	; (8004c44 <HAL_DMA_Start_IT+0x208>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d031      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a2b      	ldr	r2, [pc, #172]	; (8004c48 <HAL_DMA_Start_IT+0x20c>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d02c      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a2a      	ldr	r2, [pc, #168]	; (8004c4c <HAL_DMA_Start_IT+0x210>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d027      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a28      	ldr	r2, [pc, #160]	; (8004c50 <HAL_DMA_Start_IT+0x214>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d022      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a27      	ldr	r2, [pc, #156]	; (8004c54 <HAL_DMA_Start_IT+0x218>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d01d      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a25      	ldr	r2, [pc, #148]	; (8004c58 <HAL_DMA_Start_IT+0x21c>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d018      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a24      	ldr	r2, [pc, #144]	; (8004c5c <HAL_DMA_Start_IT+0x220>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d013      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a22      	ldr	r2, [pc, #136]	; (8004c60 <HAL_DMA_Start_IT+0x224>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d00e      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a21      	ldr	r2, [pc, #132]	; (8004c64 <HAL_DMA_Start_IT+0x228>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d009      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a1f      	ldr	r2, [pc, #124]	; (8004c68 <HAL_DMA_Start_IT+0x22c>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d004      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x1bc>
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a1e      	ldr	r2, [pc, #120]	; (8004c6c <HAL_DMA_Start_IT+0x230>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d101      	bne.n	8004bfc <HAL_DMA_Start_IT+0x1c0>
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e000      	b.n	8004bfe <HAL_DMA_Start_IT+0x1c2>
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d036      	beq.n	8004c70 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f023 021e 	bic.w	r2, r3, #30
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f042 0216 	orr.w	r2, r2, #22
 8004c14:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d03e      	beq.n	8004c9c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f042 0208 	orr.w	r2, r2, #8
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	e035      	b.n	8004c9c <HAL_DMA_Start_IT+0x260>
 8004c30:	40020010 	.word	0x40020010
 8004c34:	40020028 	.word	0x40020028
 8004c38:	40020040 	.word	0x40020040
 8004c3c:	40020058 	.word	0x40020058
 8004c40:	40020070 	.word	0x40020070
 8004c44:	40020088 	.word	0x40020088
 8004c48:	400200a0 	.word	0x400200a0
 8004c4c:	400200b8 	.word	0x400200b8
 8004c50:	40020410 	.word	0x40020410
 8004c54:	40020428 	.word	0x40020428
 8004c58:	40020440 	.word	0x40020440
 8004c5c:	40020458 	.word	0x40020458
 8004c60:	40020470 	.word	0x40020470
 8004c64:	40020488 	.word	0x40020488
 8004c68:	400204a0 	.word	0x400204a0
 8004c6c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f023 020e 	bic.w	r2, r3, #14
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f042 020a 	orr.w	r2, r2, #10
 8004c82:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d007      	beq.n	8004c9c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f042 0204 	orr.w	r2, r2, #4
 8004c9a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a83      	ldr	r2, [pc, #524]	; (8004eb0 <HAL_DMA_Start_IT+0x474>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d072      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a82      	ldr	r2, [pc, #520]	; (8004eb4 <HAL_DMA_Start_IT+0x478>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d06d      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a80      	ldr	r2, [pc, #512]	; (8004eb8 <HAL_DMA_Start_IT+0x47c>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d068      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a7f      	ldr	r2, [pc, #508]	; (8004ebc <HAL_DMA_Start_IT+0x480>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d063      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a7d      	ldr	r2, [pc, #500]	; (8004ec0 <HAL_DMA_Start_IT+0x484>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d05e      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a7c      	ldr	r2, [pc, #496]	; (8004ec4 <HAL_DMA_Start_IT+0x488>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d059      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a7a      	ldr	r2, [pc, #488]	; (8004ec8 <HAL_DMA_Start_IT+0x48c>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d054      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a79      	ldr	r2, [pc, #484]	; (8004ecc <HAL_DMA_Start_IT+0x490>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d04f      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a77      	ldr	r2, [pc, #476]	; (8004ed0 <HAL_DMA_Start_IT+0x494>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d04a      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a76      	ldr	r2, [pc, #472]	; (8004ed4 <HAL_DMA_Start_IT+0x498>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d045      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a74      	ldr	r2, [pc, #464]	; (8004ed8 <HAL_DMA_Start_IT+0x49c>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d040      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a73      	ldr	r2, [pc, #460]	; (8004edc <HAL_DMA_Start_IT+0x4a0>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d03b      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a71      	ldr	r2, [pc, #452]	; (8004ee0 <HAL_DMA_Start_IT+0x4a4>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d036      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a70      	ldr	r2, [pc, #448]	; (8004ee4 <HAL_DMA_Start_IT+0x4a8>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d031      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a6e      	ldr	r2, [pc, #440]	; (8004ee8 <HAL_DMA_Start_IT+0x4ac>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d02c      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a6d      	ldr	r2, [pc, #436]	; (8004eec <HAL_DMA_Start_IT+0x4b0>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d027      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a6b      	ldr	r2, [pc, #428]	; (8004ef0 <HAL_DMA_Start_IT+0x4b4>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d022      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a6a      	ldr	r2, [pc, #424]	; (8004ef4 <HAL_DMA_Start_IT+0x4b8>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d01d      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a68      	ldr	r2, [pc, #416]	; (8004ef8 <HAL_DMA_Start_IT+0x4bc>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d018      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a67      	ldr	r2, [pc, #412]	; (8004efc <HAL_DMA_Start_IT+0x4c0>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d013      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a65      	ldr	r2, [pc, #404]	; (8004f00 <HAL_DMA_Start_IT+0x4c4>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d00e      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a64      	ldr	r2, [pc, #400]	; (8004f04 <HAL_DMA_Start_IT+0x4c8>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d009      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a62      	ldr	r2, [pc, #392]	; (8004f08 <HAL_DMA_Start_IT+0x4cc>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d004      	beq.n	8004d8c <HAL_DMA_Start_IT+0x350>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a61      	ldr	r2, [pc, #388]	; (8004f0c <HAL_DMA_Start_IT+0x4d0>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d101      	bne.n	8004d90 <HAL_DMA_Start_IT+0x354>
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e000      	b.n	8004d92 <HAL_DMA_Start_IT+0x356>
 8004d90:	2300      	movs	r3, #0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d01a      	beq.n	8004dcc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d007      	beq.n	8004db4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004db2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d007      	beq.n	8004dcc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dca:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a37      	ldr	r2, [pc, #220]	; (8004eb0 <HAL_DMA_Start_IT+0x474>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d04a      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a36      	ldr	r2, [pc, #216]	; (8004eb4 <HAL_DMA_Start_IT+0x478>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d045      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a34      	ldr	r2, [pc, #208]	; (8004eb8 <HAL_DMA_Start_IT+0x47c>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d040      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a33      	ldr	r2, [pc, #204]	; (8004ebc <HAL_DMA_Start_IT+0x480>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d03b      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a31      	ldr	r2, [pc, #196]	; (8004ec0 <HAL_DMA_Start_IT+0x484>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d036      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a30      	ldr	r2, [pc, #192]	; (8004ec4 <HAL_DMA_Start_IT+0x488>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d031      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a2e      	ldr	r2, [pc, #184]	; (8004ec8 <HAL_DMA_Start_IT+0x48c>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d02c      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a2d      	ldr	r2, [pc, #180]	; (8004ecc <HAL_DMA_Start_IT+0x490>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d027      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a2b      	ldr	r2, [pc, #172]	; (8004ed0 <HAL_DMA_Start_IT+0x494>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d022      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a2a      	ldr	r2, [pc, #168]	; (8004ed4 <HAL_DMA_Start_IT+0x498>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d01d      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a28      	ldr	r2, [pc, #160]	; (8004ed8 <HAL_DMA_Start_IT+0x49c>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d018      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a27      	ldr	r2, [pc, #156]	; (8004edc <HAL_DMA_Start_IT+0x4a0>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d013      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a25      	ldr	r2, [pc, #148]	; (8004ee0 <HAL_DMA_Start_IT+0x4a4>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d00e      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a24      	ldr	r2, [pc, #144]	; (8004ee4 <HAL_DMA_Start_IT+0x4a8>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d009      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a22      	ldr	r2, [pc, #136]	; (8004ee8 <HAL_DMA_Start_IT+0x4ac>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d004      	beq.n	8004e6c <HAL_DMA_Start_IT+0x430>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a21      	ldr	r2, [pc, #132]	; (8004eec <HAL_DMA_Start_IT+0x4b0>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d108      	bne.n	8004e7e <HAL_DMA_Start_IT+0x442>
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0201 	orr.w	r2, r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	e012      	b.n	8004ea4 <HAL_DMA_Start_IT+0x468>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f042 0201 	orr.w	r2, r2, #1
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	e009      	b.n	8004ea4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e96:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3718      	adds	r7, #24
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40020010 	.word	0x40020010
 8004eb4:	40020028 	.word	0x40020028
 8004eb8:	40020040 	.word	0x40020040
 8004ebc:	40020058 	.word	0x40020058
 8004ec0:	40020070 	.word	0x40020070
 8004ec4:	40020088 	.word	0x40020088
 8004ec8:	400200a0 	.word	0x400200a0
 8004ecc:	400200b8 	.word	0x400200b8
 8004ed0:	40020410 	.word	0x40020410
 8004ed4:	40020428 	.word	0x40020428
 8004ed8:	40020440 	.word	0x40020440
 8004edc:	40020458 	.word	0x40020458
 8004ee0:	40020470 	.word	0x40020470
 8004ee4:	40020488 	.word	0x40020488
 8004ee8:	400204a0 	.word	0x400204a0
 8004eec:	400204b8 	.word	0x400204b8
 8004ef0:	58025408 	.word	0x58025408
 8004ef4:	5802541c 	.word	0x5802541c
 8004ef8:	58025430 	.word	0x58025430
 8004efc:	58025444 	.word	0x58025444
 8004f00:	58025458 	.word	0x58025458
 8004f04:	5802546c 	.word	0x5802546c
 8004f08:	58025480 	.word	0x58025480
 8004f0c:	58025494 	.word	0x58025494

08004f10 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004f18:	f7fd faf4 	bl	8002504 <HAL_GetTick>
 8004f1c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e2dc      	b.n	80054e2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d008      	beq.n	8004f46 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2280      	movs	r2, #128	; 0x80
 8004f38:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e2cd      	b.n	80054e2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a76      	ldr	r2, [pc, #472]	; (8005124 <HAL_DMA_Abort+0x214>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d04a      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a74      	ldr	r2, [pc, #464]	; (8005128 <HAL_DMA_Abort+0x218>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d045      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a73      	ldr	r2, [pc, #460]	; (800512c <HAL_DMA_Abort+0x21c>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d040      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a71      	ldr	r2, [pc, #452]	; (8005130 <HAL_DMA_Abort+0x220>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d03b      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a70      	ldr	r2, [pc, #448]	; (8005134 <HAL_DMA_Abort+0x224>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d036      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a6e      	ldr	r2, [pc, #440]	; (8005138 <HAL_DMA_Abort+0x228>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d031      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a6d      	ldr	r2, [pc, #436]	; (800513c <HAL_DMA_Abort+0x22c>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d02c      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a6b      	ldr	r2, [pc, #428]	; (8005140 <HAL_DMA_Abort+0x230>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d027      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a6a      	ldr	r2, [pc, #424]	; (8005144 <HAL_DMA_Abort+0x234>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d022      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a68      	ldr	r2, [pc, #416]	; (8005148 <HAL_DMA_Abort+0x238>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d01d      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a67      	ldr	r2, [pc, #412]	; (800514c <HAL_DMA_Abort+0x23c>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d018      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a65      	ldr	r2, [pc, #404]	; (8005150 <HAL_DMA_Abort+0x240>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d013      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a64      	ldr	r2, [pc, #400]	; (8005154 <HAL_DMA_Abort+0x244>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d00e      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a62      	ldr	r2, [pc, #392]	; (8005158 <HAL_DMA_Abort+0x248>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d009      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a61      	ldr	r2, [pc, #388]	; (800515c <HAL_DMA_Abort+0x24c>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d004      	beq.n	8004fe6 <HAL_DMA_Abort+0xd6>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a5f      	ldr	r2, [pc, #380]	; (8005160 <HAL_DMA_Abort+0x250>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d101      	bne.n	8004fea <HAL_DMA_Abort+0xda>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <HAL_DMA_Abort+0xdc>
 8004fea:	2300      	movs	r3, #0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d013      	beq.n	8005018 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 021e 	bic.w	r2, r2, #30
 8004ffe:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	695a      	ldr	r2, [r3, #20]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800500e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	617b      	str	r3, [r7, #20]
 8005016:	e00a      	b.n	800502e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 020e 	bic.w	r2, r2, #14
 8005026:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a3c      	ldr	r2, [pc, #240]	; (8005124 <HAL_DMA_Abort+0x214>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d072      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a3a      	ldr	r2, [pc, #232]	; (8005128 <HAL_DMA_Abort+0x218>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d06d      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a39      	ldr	r2, [pc, #228]	; (800512c <HAL_DMA_Abort+0x21c>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d068      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a37      	ldr	r2, [pc, #220]	; (8005130 <HAL_DMA_Abort+0x220>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d063      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a36      	ldr	r2, [pc, #216]	; (8005134 <HAL_DMA_Abort+0x224>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d05e      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a34      	ldr	r2, [pc, #208]	; (8005138 <HAL_DMA_Abort+0x228>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d059      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a33      	ldr	r2, [pc, #204]	; (800513c <HAL_DMA_Abort+0x22c>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d054      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a31      	ldr	r2, [pc, #196]	; (8005140 <HAL_DMA_Abort+0x230>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d04f      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a30      	ldr	r2, [pc, #192]	; (8005144 <HAL_DMA_Abort+0x234>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d04a      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a2e      	ldr	r2, [pc, #184]	; (8005148 <HAL_DMA_Abort+0x238>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d045      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a2d      	ldr	r2, [pc, #180]	; (800514c <HAL_DMA_Abort+0x23c>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d040      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a2b      	ldr	r2, [pc, #172]	; (8005150 <HAL_DMA_Abort+0x240>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d03b      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a2a      	ldr	r2, [pc, #168]	; (8005154 <HAL_DMA_Abort+0x244>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d036      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a28      	ldr	r2, [pc, #160]	; (8005158 <HAL_DMA_Abort+0x248>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d031      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a27      	ldr	r2, [pc, #156]	; (800515c <HAL_DMA_Abort+0x24c>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d02c      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a25      	ldr	r2, [pc, #148]	; (8005160 <HAL_DMA_Abort+0x250>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d027      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a24      	ldr	r2, [pc, #144]	; (8005164 <HAL_DMA_Abort+0x254>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d022      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a22      	ldr	r2, [pc, #136]	; (8005168 <HAL_DMA_Abort+0x258>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d01d      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a21      	ldr	r2, [pc, #132]	; (800516c <HAL_DMA_Abort+0x25c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d018      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a1f      	ldr	r2, [pc, #124]	; (8005170 <HAL_DMA_Abort+0x260>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d013      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a1e      	ldr	r2, [pc, #120]	; (8005174 <HAL_DMA_Abort+0x264>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d00e      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a1c      	ldr	r2, [pc, #112]	; (8005178 <HAL_DMA_Abort+0x268>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d009      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a1b      	ldr	r2, [pc, #108]	; (800517c <HAL_DMA_Abort+0x26c>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d004      	beq.n	800511e <HAL_DMA_Abort+0x20e>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a19      	ldr	r2, [pc, #100]	; (8005180 <HAL_DMA_Abort+0x270>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d132      	bne.n	8005184 <HAL_DMA_Abort+0x274>
 800511e:	2301      	movs	r3, #1
 8005120:	e031      	b.n	8005186 <HAL_DMA_Abort+0x276>
 8005122:	bf00      	nop
 8005124:	40020010 	.word	0x40020010
 8005128:	40020028 	.word	0x40020028
 800512c:	40020040 	.word	0x40020040
 8005130:	40020058 	.word	0x40020058
 8005134:	40020070 	.word	0x40020070
 8005138:	40020088 	.word	0x40020088
 800513c:	400200a0 	.word	0x400200a0
 8005140:	400200b8 	.word	0x400200b8
 8005144:	40020410 	.word	0x40020410
 8005148:	40020428 	.word	0x40020428
 800514c:	40020440 	.word	0x40020440
 8005150:	40020458 	.word	0x40020458
 8005154:	40020470 	.word	0x40020470
 8005158:	40020488 	.word	0x40020488
 800515c:	400204a0 	.word	0x400204a0
 8005160:	400204b8 	.word	0x400204b8
 8005164:	58025408 	.word	0x58025408
 8005168:	5802541c 	.word	0x5802541c
 800516c:	58025430 	.word	0x58025430
 8005170:	58025444 	.word	0x58025444
 8005174:	58025458 	.word	0x58025458
 8005178:	5802546c 	.word	0x5802546c
 800517c:	58025480 	.word	0x58025480
 8005180:	58025494 	.word	0x58025494
 8005184:	2300      	movs	r3, #0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d007      	beq.n	800519a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005194:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005198:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a6d      	ldr	r2, [pc, #436]	; (8005354 <HAL_DMA_Abort+0x444>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d04a      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a6b      	ldr	r2, [pc, #428]	; (8005358 <HAL_DMA_Abort+0x448>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d045      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a6a      	ldr	r2, [pc, #424]	; (800535c <HAL_DMA_Abort+0x44c>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d040      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a68      	ldr	r2, [pc, #416]	; (8005360 <HAL_DMA_Abort+0x450>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d03b      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a67      	ldr	r2, [pc, #412]	; (8005364 <HAL_DMA_Abort+0x454>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d036      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a65      	ldr	r2, [pc, #404]	; (8005368 <HAL_DMA_Abort+0x458>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d031      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a64      	ldr	r2, [pc, #400]	; (800536c <HAL_DMA_Abort+0x45c>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d02c      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a62      	ldr	r2, [pc, #392]	; (8005370 <HAL_DMA_Abort+0x460>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d027      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a61      	ldr	r2, [pc, #388]	; (8005374 <HAL_DMA_Abort+0x464>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d022      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a5f      	ldr	r2, [pc, #380]	; (8005378 <HAL_DMA_Abort+0x468>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d01d      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a5e      	ldr	r2, [pc, #376]	; (800537c <HAL_DMA_Abort+0x46c>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d018      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a5c      	ldr	r2, [pc, #368]	; (8005380 <HAL_DMA_Abort+0x470>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d013      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a5b      	ldr	r2, [pc, #364]	; (8005384 <HAL_DMA_Abort+0x474>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d00e      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a59      	ldr	r2, [pc, #356]	; (8005388 <HAL_DMA_Abort+0x478>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d009      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a58      	ldr	r2, [pc, #352]	; (800538c <HAL_DMA_Abort+0x47c>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d004      	beq.n	800523a <HAL_DMA_Abort+0x32a>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a56      	ldr	r2, [pc, #344]	; (8005390 <HAL_DMA_Abort+0x480>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d108      	bne.n	800524c <HAL_DMA_Abort+0x33c>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0201 	bic.w	r2, r2, #1
 8005248:	601a      	str	r2, [r3, #0]
 800524a:	e007      	b.n	800525c <HAL_DMA_Abort+0x34c>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f022 0201 	bic.w	r2, r2, #1
 800525a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800525c:	e013      	b.n	8005286 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800525e:	f7fd f951 	bl	8002504 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	2b05      	cmp	r3, #5
 800526a:	d90c      	bls.n	8005286 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2220      	movs	r2, #32
 8005270:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2203      	movs	r2, #3
 8005276:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e12d      	b.n	80054e2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1e5      	bne.n	800525e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a2f      	ldr	r2, [pc, #188]	; (8005354 <HAL_DMA_Abort+0x444>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d04a      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a2d      	ldr	r2, [pc, #180]	; (8005358 <HAL_DMA_Abort+0x448>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d045      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a2c      	ldr	r2, [pc, #176]	; (800535c <HAL_DMA_Abort+0x44c>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d040      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a2a      	ldr	r2, [pc, #168]	; (8005360 <HAL_DMA_Abort+0x450>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d03b      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a29      	ldr	r2, [pc, #164]	; (8005364 <HAL_DMA_Abort+0x454>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d036      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a27      	ldr	r2, [pc, #156]	; (8005368 <HAL_DMA_Abort+0x458>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d031      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a26      	ldr	r2, [pc, #152]	; (800536c <HAL_DMA_Abort+0x45c>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d02c      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a24      	ldr	r2, [pc, #144]	; (8005370 <HAL_DMA_Abort+0x460>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d027      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a23      	ldr	r2, [pc, #140]	; (8005374 <HAL_DMA_Abort+0x464>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d022      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a21      	ldr	r2, [pc, #132]	; (8005378 <HAL_DMA_Abort+0x468>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d01d      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a20      	ldr	r2, [pc, #128]	; (800537c <HAL_DMA_Abort+0x46c>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d018      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a1e      	ldr	r2, [pc, #120]	; (8005380 <HAL_DMA_Abort+0x470>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d013      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a1d      	ldr	r2, [pc, #116]	; (8005384 <HAL_DMA_Abort+0x474>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d00e      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a1b      	ldr	r2, [pc, #108]	; (8005388 <HAL_DMA_Abort+0x478>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d009      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a1a      	ldr	r2, [pc, #104]	; (800538c <HAL_DMA_Abort+0x47c>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d004      	beq.n	8005332 <HAL_DMA_Abort+0x422>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a18      	ldr	r2, [pc, #96]	; (8005390 <HAL_DMA_Abort+0x480>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d101      	bne.n	8005336 <HAL_DMA_Abort+0x426>
 8005332:	2301      	movs	r3, #1
 8005334:	e000      	b.n	8005338 <HAL_DMA_Abort+0x428>
 8005336:	2300      	movs	r3, #0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d02b      	beq.n	8005394 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005340:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005346:	f003 031f 	and.w	r3, r3, #31
 800534a:	223f      	movs	r2, #63	; 0x3f
 800534c:	409a      	lsls	r2, r3
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	609a      	str	r2, [r3, #8]
 8005352:	e02a      	b.n	80053aa <HAL_DMA_Abort+0x49a>
 8005354:	40020010 	.word	0x40020010
 8005358:	40020028 	.word	0x40020028
 800535c:	40020040 	.word	0x40020040
 8005360:	40020058 	.word	0x40020058
 8005364:	40020070 	.word	0x40020070
 8005368:	40020088 	.word	0x40020088
 800536c:	400200a0 	.word	0x400200a0
 8005370:	400200b8 	.word	0x400200b8
 8005374:	40020410 	.word	0x40020410
 8005378:	40020428 	.word	0x40020428
 800537c:	40020440 	.word	0x40020440
 8005380:	40020458 	.word	0x40020458
 8005384:	40020470 	.word	0x40020470
 8005388:	40020488 	.word	0x40020488
 800538c:	400204a0 	.word	0x400204a0
 8005390:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005398:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800539e:	f003 031f 	and.w	r3, r3, #31
 80053a2:	2201      	movs	r2, #1
 80053a4:	409a      	lsls	r2, r3
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a4f      	ldr	r2, [pc, #316]	; (80054ec <HAL_DMA_Abort+0x5dc>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d072      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a4d      	ldr	r2, [pc, #308]	; (80054f0 <HAL_DMA_Abort+0x5e0>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d06d      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a4c      	ldr	r2, [pc, #304]	; (80054f4 <HAL_DMA_Abort+0x5e4>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d068      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a4a      	ldr	r2, [pc, #296]	; (80054f8 <HAL_DMA_Abort+0x5e8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d063      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a49      	ldr	r2, [pc, #292]	; (80054fc <HAL_DMA_Abort+0x5ec>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d05e      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a47      	ldr	r2, [pc, #284]	; (8005500 <HAL_DMA_Abort+0x5f0>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d059      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a46      	ldr	r2, [pc, #280]	; (8005504 <HAL_DMA_Abort+0x5f4>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d054      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a44      	ldr	r2, [pc, #272]	; (8005508 <HAL_DMA_Abort+0x5f8>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d04f      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a43      	ldr	r2, [pc, #268]	; (800550c <HAL_DMA_Abort+0x5fc>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d04a      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a41      	ldr	r2, [pc, #260]	; (8005510 <HAL_DMA_Abort+0x600>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d045      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a40      	ldr	r2, [pc, #256]	; (8005514 <HAL_DMA_Abort+0x604>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d040      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a3e      	ldr	r2, [pc, #248]	; (8005518 <HAL_DMA_Abort+0x608>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d03b      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a3d      	ldr	r2, [pc, #244]	; (800551c <HAL_DMA_Abort+0x60c>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d036      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a3b      	ldr	r2, [pc, #236]	; (8005520 <HAL_DMA_Abort+0x610>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d031      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a3a      	ldr	r2, [pc, #232]	; (8005524 <HAL_DMA_Abort+0x614>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d02c      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a38      	ldr	r2, [pc, #224]	; (8005528 <HAL_DMA_Abort+0x618>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d027      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a37      	ldr	r2, [pc, #220]	; (800552c <HAL_DMA_Abort+0x61c>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d022      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a35      	ldr	r2, [pc, #212]	; (8005530 <HAL_DMA_Abort+0x620>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d01d      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a34      	ldr	r2, [pc, #208]	; (8005534 <HAL_DMA_Abort+0x624>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d018      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a32      	ldr	r2, [pc, #200]	; (8005538 <HAL_DMA_Abort+0x628>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d013      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a31      	ldr	r2, [pc, #196]	; (800553c <HAL_DMA_Abort+0x62c>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d00e      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a2f      	ldr	r2, [pc, #188]	; (8005540 <HAL_DMA_Abort+0x630>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d009      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a2e      	ldr	r2, [pc, #184]	; (8005544 <HAL_DMA_Abort+0x634>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d004      	beq.n	800549a <HAL_DMA_Abort+0x58a>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a2c      	ldr	r2, [pc, #176]	; (8005548 <HAL_DMA_Abort+0x638>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d101      	bne.n	800549e <HAL_DMA_Abort+0x58e>
 800549a:	2301      	movs	r3, #1
 800549c:	e000      	b.n	80054a0 <HAL_DMA_Abort+0x590>
 800549e:	2300      	movs	r3, #0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d015      	beq.n	80054d0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80054ac:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00c      	beq.n	80054d0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054c4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80054ce:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3718      	adds	r7, #24
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	40020010 	.word	0x40020010
 80054f0:	40020028 	.word	0x40020028
 80054f4:	40020040 	.word	0x40020040
 80054f8:	40020058 	.word	0x40020058
 80054fc:	40020070 	.word	0x40020070
 8005500:	40020088 	.word	0x40020088
 8005504:	400200a0 	.word	0x400200a0
 8005508:	400200b8 	.word	0x400200b8
 800550c:	40020410 	.word	0x40020410
 8005510:	40020428 	.word	0x40020428
 8005514:	40020440 	.word	0x40020440
 8005518:	40020458 	.word	0x40020458
 800551c:	40020470 	.word	0x40020470
 8005520:	40020488 	.word	0x40020488
 8005524:	400204a0 	.word	0x400204a0
 8005528:	400204b8 	.word	0x400204b8
 800552c:	58025408 	.word	0x58025408
 8005530:	5802541c 	.word	0x5802541c
 8005534:	58025430 	.word	0x58025430
 8005538:	58025444 	.word	0x58025444
 800553c:	58025458 	.word	0x58025458
 8005540:	5802546c 	.word	0x5802546c
 8005544:	58025480 	.word	0x58025480
 8005548:	58025494 	.word	0x58025494

0800554c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e237      	b.n	80059ce <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b02      	cmp	r3, #2
 8005568:	d004      	beq.n	8005574 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2280      	movs	r2, #128	; 0x80
 800556e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e22c      	b.n	80059ce <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a5c      	ldr	r2, [pc, #368]	; (80056ec <HAL_DMA_Abort_IT+0x1a0>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d04a      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a5b      	ldr	r2, [pc, #364]	; (80056f0 <HAL_DMA_Abort_IT+0x1a4>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d045      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a59      	ldr	r2, [pc, #356]	; (80056f4 <HAL_DMA_Abort_IT+0x1a8>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d040      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a58      	ldr	r2, [pc, #352]	; (80056f8 <HAL_DMA_Abort_IT+0x1ac>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d03b      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a56      	ldr	r2, [pc, #344]	; (80056fc <HAL_DMA_Abort_IT+0x1b0>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d036      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a55      	ldr	r2, [pc, #340]	; (8005700 <HAL_DMA_Abort_IT+0x1b4>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d031      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a53      	ldr	r2, [pc, #332]	; (8005704 <HAL_DMA_Abort_IT+0x1b8>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d02c      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a52      	ldr	r2, [pc, #328]	; (8005708 <HAL_DMA_Abort_IT+0x1bc>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d027      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a50      	ldr	r2, [pc, #320]	; (800570c <HAL_DMA_Abort_IT+0x1c0>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d022      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a4f      	ldr	r2, [pc, #316]	; (8005710 <HAL_DMA_Abort_IT+0x1c4>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d01d      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a4d      	ldr	r2, [pc, #308]	; (8005714 <HAL_DMA_Abort_IT+0x1c8>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d018      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a4c      	ldr	r2, [pc, #304]	; (8005718 <HAL_DMA_Abort_IT+0x1cc>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d013      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a4a      	ldr	r2, [pc, #296]	; (800571c <HAL_DMA_Abort_IT+0x1d0>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d00e      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a49      	ldr	r2, [pc, #292]	; (8005720 <HAL_DMA_Abort_IT+0x1d4>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d009      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a47      	ldr	r2, [pc, #284]	; (8005724 <HAL_DMA_Abort_IT+0x1d8>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d004      	beq.n	8005614 <HAL_DMA_Abort_IT+0xc8>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a46      	ldr	r2, [pc, #280]	; (8005728 <HAL_DMA_Abort_IT+0x1dc>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d101      	bne.n	8005618 <HAL_DMA_Abort_IT+0xcc>
 8005614:	2301      	movs	r3, #1
 8005616:	e000      	b.n	800561a <HAL_DMA_Abort_IT+0xce>
 8005618:	2300      	movs	r3, #0
 800561a:	2b00      	cmp	r3, #0
 800561c:	f000 8086 	beq.w	800572c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2204      	movs	r2, #4
 8005624:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a2f      	ldr	r2, [pc, #188]	; (80056ec <HAL_DMA_Abort_IT+0x1a0>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d04a      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a2e      	ldr	r2, [pc, #184]	; (80056f0 <HAL_DMA_Abort_IT+0x1a4>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d045      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a2c      	ldr	r2, [pc, #176]	; (80056f4 <HAL_DMA_Abort_IT+0x1a8>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d040      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a2b      	ldr	r2, [pc, #172]	; (80056f8 <HAL_DMA_Abort_IT+0x1ac>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d03b      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a29      	ldr	r2, [pc, #164]	; (80056fc <HAL_DMA_Abort_IT+0x1b0>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d036      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a28      	ldr	r2, [pc, #160]	; (8005700 <HAL_DMA_Abort_IT+0x1b4>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d031      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a26      	ldr	r2, [pc, #152]	; (8005704 <HAL_DMA_Abort_IT+0x1b8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d02c      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a25      	ldr	r2, [pc, #148]	; (8005708 <HAL_DMA_Abort_IT+0x1bc>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d027      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a23      	ldr	r2, [pc, #140]	; (800570c <HAL_DMA_Abort_IT+0x1c0>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d022      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a22      	ldr	r2, [pc, #136]	; (8005710 <HAL_DMA_Abort_IT+0x1c4>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d01d      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a20      	ldr	r2, [pc, #128]	; (8005714 <HAL_DMA_Abort_IT+0x1c8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d018      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a1f      	ldr	r2, [pc, #124]	; (8005718 <HAL_DMA_Abort_IT+0x1cc>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d013      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a1d      	ldr	r2, [pc, #116]	; (800571c <HAL_DMA_Abort_IT+0x1d0>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00e      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a1c      	ldr	r2, [pc, #112]	; (8005720 <HAL_DMA_Abort_IT+0x1d4>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d009      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a1a      	ldr	r2, [pc, #104]	; (8005724 <HAL_DMA_Abort_IT+0x1d8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d004      	beq.n	80056c8 <HAL_DMA_Abort_IT+0x17c>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a19      	ldr	r2, [pc, #100]	; (8005728 <HAL_DMA_Abort_IT+0x1dc>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d108      	bne.n	80056da <HAL_DMA_Abort_IT+0x18e>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f022 0201 	bic.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]
 80056d8:	e178      	b.n	80059cc <HAL_DMA_Abort_IT+0x480>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 0201 	bic.w	r2, r2, #1
 80056e8:	601a      	str	r2, [r3, #0]
 80056ea:	e16f      	b.n	80059cc <HAL_DMA_Abort_IT+0x480>
 80056ec:	40020010 	.word	0x40020010
 80056f0:	40020028 	.word	0x40020028
 80056f4:	40020040 	.word	0x40020040
 80056f8:	40020058 	.word	0x40020058
 80056fc:	40020070 	.word	0x40020070
 8005700:	40020088 	.word	0x40020088
 8005704:	400200a0 	.word	0x400200a0
 8005708:	400200b8 	.word	0x400200b8
 800570c:	40020410 	.word	0x40020410
 8005710:	40020428 	.word	0x40020428
 8005714:	40020440 	.word	0x40020440
 8005718:	40020458 	.word	0x40020458
 800571c:	40020470 	.word	0x40020470
 8005720:	40020488 	.word	0x40020488
 8005724:	400204a0 	.word	0x400204a0
 8005728:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 020e 	bic.w	r2, r2, #14
 800573a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a6c      	ldr	r2, [pc, #432]	; (80058f4 <HAL_DMA_Abort_IT+0x3a8>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d04a      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a6b      	ldr	r2, [pc, #428]	; (80058f8 <HAL_DMA_Abort_IT+0x3ac>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d045      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a69      	ldr	r2, [pc, #420]	; (80058fc <HAL_DMA_Abort_IT+0x3b0>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d040      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a68      	ldr	r2, [pc, #416]	; (8005900 <HAL_DMA_Abort_IT+0x3b4>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d03b      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a66      	ldr	r2, [pc, #408]	; (8005904 <HAL_DMA_Abort_IT+0x3b8>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d036      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a65      	ldr	r2, [pc, #404]	; (8005908 <HAL_DMA_Abort_IT+0x3bc>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d031      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a63      	ldr	r2, [pc, #396]	; (800590c <HAL_DMA_Abort_IT+0x3c0>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d02c      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a62      	ldr	r2, [pc, #392]	; (8005910 <HAL_DMA_Abort_IT+0x3c4>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d027      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a60      	ldr	r2, [pc, #384]	; (8005914 <HAL_DMA_Abort_IT+0x3c8>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d022      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a5f      	ldr	r2, [pc, #380]	; (8005918 <HAL_DMA_Abort_IT+0x3cc>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d01d      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a5d      	ldr	r2, [pc, #372]	; (800591c <HAL_DMA_Abort_IT+0x3d0>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d018      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a5c      	ldr	r2, [pc, #368]	; (8005920 <HAL_DMA_Abort_IT+0x3d4>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d013      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a5a      	ldr	r2, [pc, #360]	; (8005924 <HAL_DMA_Abort_IT+0x3d8>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d00e      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a59      	ldr	r2, [pc, #356]	; (8005928 <HAL_DMA_Abort_IT+0x3dc>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d009      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a57      	ldr	r2, [pc, #348]	; (800592c <HAL_DMA_Abort_IT+0x3e0>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d004      	beq.n	80057dc <HAL_DMA_Abort_IT+0x290>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a56      	ldr	r2, [pc, #344]	; (8005930 <HAL_DMA_Abort_IT+0x3e4>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d108      	bne.n	80057ee <HAL_DMA_Abort_IT+0x2a2>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f022 0201 	bic.w	r2, r2, #1
 80057ea:	601a      	str	r2, [r3, #0]
 80057ec:	e007      	b.n	80057fe <HAL_DMA_Abort_IT+0x2b2>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f022 0201 	bic.w	r2, r2, #1
 80057fc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a3c      	ldr	r2, [pc, #240]	; (80058f4 <HAL_DMA_Abort_IT+0x3a8>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d072      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a3a      	ldr	r2, [pc, #232]	; (80058f8 <HAL_DMA_Abort_IT+0x3ac>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d06d      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a39      	ldr	r2, [pc, #228]	; (80058fc <HAL_DMA_Abort_IT+0x3b0>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d068      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a37      	ldr	r2, [pc, #220]	; (8005900 <HAL_DMA_Abort_IT+0x3b4>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d063      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a36      	ldr	r2, [pc, #216]	; (8005904 <HAL_DMA_Abort_IT+0x3b8>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d05e      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a34      	ldr	r2, [pc, #208]	; (8005908 <HAL_DMA_Abort_IT+0x3bc>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d059      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a33      	ldr	r2, [pc, #204]	; (800590c <HAL_DMA_Abort_IT+0x3c0>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d054      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a31      	ldr	r2, [pc, #196]	; (8005910 <HAL_DMA_Abort_IT+0x3c4>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d04f      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a30      	ldr	r2, [pc, #192]	; (8005914 <HAL_DMA_Abort_IT+0x3c8>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d04a      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a2e      	ldr	r2, [pc, #184]	; (8005918 <HAL_DMA_Abort_IT+0x3cc>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d045      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a2d      	ldr	r2, [pc, #180]	; (800591c <HAL_DMA_Abort_IT+0x3d0>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d040      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a2b      	ldr	r2, [pc, #172]	; (8005920 <HAL_DMA_Abort_IT+0x3d4>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d03b      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a2a      	ldr	r2, [pc, #168]	; (8005924 <HAL_DMA_Abort_IT+0x3d8>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d036      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a28      	ldr	r2, [pc, #160]	; (8005928 <HAL_DMA_Abort_IT+0x3dc>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d031      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a27      	ldr	r2, [pc, #156]	; (800592c <HAL_DMA_Abort_IT+0x3e0>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d02c      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a25      	ldr	r2, [pc, #148]	; (8005930 <HAL_DMA_Abort_IT+0x3e4>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d027      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a24      	ldr	r2, [pc, #144]	; (8005934 <HAL_DMA_Abort_IT+0x3e8>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d022      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a22      	ldr	r2, [pc, #136]	; (8005938 <HAL_DMA_Abort_IT+0x3ec>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d01d      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a21      	ldr	r2, [pc, #132]	; (800593c <HAL_DMA_Abort_IT+0x3f0>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d018      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a1f      	ldr	r2, [pc, #124]	; (8005940 <HAL_DMA_Abort_IT+0x3f4>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d013      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a1e      	ldr	r2, [pc, #120]	; (8005944 <HAL_DMA_Abort_IT+0x3f8>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d00e      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a1c      	ldr	r2, [pc, #112]	; (8005948 <HAL_DMA_Abort_IT+0x3fc>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d009      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a1b      	ldr	r2, [pc, #108]	; (800594c <HAL_DMA_Abort_IT+0x400>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d004      	beq.n	80058ee <HAL_DMA_Abort_IT+0x3a2>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a19      	ldr	r2, [pc, #100]	; (8005950 <HAL_DMA_Abort_IT+0x404>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d132      	bne.n	8005954 <HAL_DMA_Abort_IT+0x408>
 80058ee:	2301      	movs	r3, #1
 80058f0:	e031      	b.n	8005956 <HAL_DMA_Abort_IT+0x40a>
 80058f2:	bf00      	nop
 80058f4:	40020010 	.word	0x40020010
 80058f8:	40020028 	.word	0x40020028
 80058fc:	40020040 	.word	0x40020040
 8005900:	40020058 	.word	0x40020058
 8005904:	40020070 	.word	0x40020070
 8005908:	40020088 	.word	0x40020088
 800590c:	400200a0 	.word	0x400200a0
 8005910:	400200b8 	.word	0x400200b8
 8005914:	40020410 	.word	0x40020410
 8005918:	40020428 	.word	0x40020428
 800591c:	40020440 	.word	0x40020440
 8005920:	40020458 	.word	0x40020458
 8005924:	40020470 	.word	0x40020470
 8005928:	40020488 	.word	0x40020488
 800592c:	400204a0 	.word	0x400204a0
 8005930:	400204b8 	.word	0x400204b8
 8005934:	58025408 	.word	0x58025408
 8005938:	5802541c 	.word	0x5802541c
 800593c:	58025430 	.word	0x58025430
 8005940:	58025444 	.word	0x58025444
 8005944:	58025458 	.word	0x58025458
 8005948:	5802546c 	.word	0x5802546c
 800594c:	58025480 	.word	0x58025480
 8005950:	58025494 	.word	0x58025494
 8005954:	2300      	movs	r3, #0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d028      	beq.n	80059ac <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005964:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005968:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800596e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005974:	f003 031f 	and.w	r3, r3, #31
 8005978:	2201      	movs	r2, #1
 800597a:	409a      	lsls	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005988:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00c      	beq.n	80059ac <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800599c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059a0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80059aa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d003      	beq.n	80059cc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop

080059d8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b08a      	sub	sp, #40	; 0x28
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80059e0:	2300      	movs	r3, #0
 80059e2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80059e4:	4b67      	ldr	r3, [pc, #412]	; (8005b84 <HAL_DMA_IRQHandler+0x1ac>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a67      	ldr	r2, [pc, #412]	; (8005b88 <HAL_DMA_IRQHandler+0x1b0>)
 80059ea:	fba2 2303 	umull	r2, r3, r2, r3
 80059ee:	0a9b      	lsrs	r3, r3, #10
 80059f0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059f6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059fc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80059fe:	6a3b      	ldr	r3, [r7, #32]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a5f      	ldr	r2, [pc, #380]	; (8005b8c <HAL_DMA_IRQHandler+0x1b4>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d04a      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a5d      	ldr	r2, [pc, #372]	; (8005b90 <HAL_DMA_IRQHandler+0x1b8>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d045      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a5c      	ldr	r2, [pc, #368]	; (8005b94 <HAL_DMA_IRQHandler+0x1bc>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d040      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a5a      	ldr	r2, [pc, #360]	; (8005b98 <HAL_DMA_IRQHandler+0x1c0>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d03b      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a59      	ldr	r2, [pc, #356]	; (8005b9c <HAL_DMA_IRQHandler+0x1c4>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d036      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a57      	ldr	r2, [pc, #348]	; (8005ba0 <HAL_DMA_IRQHandler+0x1c8>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d031      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a56      	ldr	r2, [pc, #344]	; (8005ba4 <HAL_DMA_IRQHandler+0x1cc>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d02c      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a54      	ldr	r2, [pc, #336]	; (8005ba8 <HAL_DMA_IRQHandler+0x1d0>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d027      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a53      	ldr	r2, [pc, #332]	; (8005bac <HAL_DMA_IRQHandler+0x1d4>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d022      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a51      	ldr	r2, [pc, #324]	; (8005bb0 <HAL_DMA_IRQHandler+0x1d8>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d01d      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a50      	ldr	r2, [pc, #320]	; (8005bb4 <HAL_DMA_IRQHandler+0x1dc>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d018      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a4e      	ldr	r2, [pc, #312]	; (8005bb8 <HAL_DMA_IRQHandler+0x1e0>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d013      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a4d      	ldr	r2, [pc, #308]	; (8005bbc <HAL_DMA_IRQHandler+0x1e4>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d00e      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a4b      	ldr	r2, [pc, #300]	; (8005bc0 <HAL_DMA_IRQHandler+0x1e8>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d009      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a4a      	ldr	r2, [pc, #296]	; (8005bc4 <HAL_DMA_IRQHandler+0x1ec>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d004      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xd2>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a48      	ldr	r2, [pc, #288]	; (8005bc8 <HAL_DMA_IRQHandler+0x1f0>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d101      	bne.n	8005aae <HAL_DMA_IRQHandler+0xd6>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e000      	b.n	8005ab0 <HAL_DMA_IRQHandler+0xd8>
 8005aae:	2300      	movs	r3, #0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f000 842b 	beq.w	800630c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aba:	f003 031f 	and.w	r3, r3, #31
 8005abe:	2208      	movs	r2, #8
 8005ac0:	409a      	lsls	r2, r3
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f000 80a2 	beq.w	8005c10 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a2e      	ldr	r2, [pc, #184]	; (8005b8c <HAL_DMA_IRQHandler+0x1b4>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d04a      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a2d      	ldr	r2, [pc, #180]	; (8005b90 <HAL_DMA_IRQHandler+0x1b8>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d045      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a2b      	ldr	r2, [pc, #172]	; (8005b94 <HAL_DMA_IRQHandler+0x1bc>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d040      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a2a      	ldr	r2, [pc, #168]	; (8005b98 <HAL_DMA_IRQHandler+0x1c0>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d03b      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a28      	ldr	r2, [pc, #160]	; (8005b9c <HAL_DMA_IRQHandler+0x1c4>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d036      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a27      	ldr	r2, [pc, #156]	; (8005ba0 <HAL_DMA_IRQHandler+0x1c8>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d031      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a25      	ldr	r2, [pc, #148]	; (8005ba4 <HAL_DMA_IRQHandler+0x1cc>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d02c      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a24      	ldr	r2, [pc, #144]	; (8005ba8 <HAL_DMA_IRQHandler+0x1d0>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d027      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a22      	ldr	r2, [pc, #136]	; (8005bac <HAL_DMA_IRQHandler+0x1d4>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d022      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a21      	ldr	r2, [pc, #132]	; (8005bb0 <HAL_DMA_IRQHandler+0x1d8>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d01d      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a1f      	ldr	r2, [pc, #124]	; (8005bb4 <HAL_DMA_IRQHandler+0x1dc>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d018      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a1e      	ldr	r2, [pc, #120]	; (8005bb8 <HAL_DMA_IRQHandler+0x1e0>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d013      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a1c      	ldr	r2, [pc, #112]	; (8005bbc <HAL_DMA_IRQHandler+0x1e4>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d00e      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a1b      	ldr	r2, [pc, #108]	; (8005bc0 <HAL_DMA_IRQHandler+0x1e8>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d009      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a19      	ldr	r2, [pc, #100]	; (8005bc4 <HAL_DMA_IRQHandler+0x1ec>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d004      	beq.n	8005b6c <HAL_DMA_IRQHandler+0x194>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a18      	ldr	r2, [pc, #96]	; (8005bc8 <HAL_DMA_IRQHandler+0x1f0>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d12f      	bne.n	8005bcc <HAL_DMA_IRQHandler+0x1f4>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0304 	and.w	r3, r3, #4
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	bf14      	ite	ne
 8005b7a:	2301      	movne	r3, #1
 8005b7c:	2300      	moveq	r3, #0
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	e02e      	b.n	8005be0 <HAL_DMA_IRQHandler+0x208>
 8005b82:	bf00      	nop
 8005b84:	24000004 	.word	0x24000004
 8005b88:	1b4e81b5 	.word	0x1b4e81b5
 8005b8c:	40020010 	.word	0x40020010
 8005b90:	40020028 	.word	0x40020028
 8005b94:	40020040 	.word	0x40020040
 8005b98:	40020058 	.word	0x40020058
 8005b9c:	40020070 	.word	0x40020070
 8005ba0:	40020088 	.word	0x40020088
 8005ba4:	400200a0 	.word	0x400200a0
 8005ba8:	400200b8 	.word	0x400200b8
 8005bac:	40020410 	.word	0x40020410
 8005bb0:	40020428 	.word	0x40020428
 8005bb4:	40020440 	.word	0x40020440
 8005bb8:	40020458 	.word	0x40020458
 8005bbc:	40020470 	.word	0x40020470
 8005bc0:	40020488 	.word	0x40020488
 8005bc4:	400204a0 	.word	0x400204a0
 8005bc8:	400204b8 	.word	0x400204b8
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0308 	and.w	r3, r3, #8
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	bf14      	ite	ne
 8005bda:	2301      	movne	r3, #1
 8005bdc:	2300      	moveq	r3, #0
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d015      	beq.n	8005c10 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f022 0204 	bic.w	r2, r2, #4
 8005bf2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf8:	f003 031f 	and.w	r3, r3, #31
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	409a      	lsls	r2, r3
 8005c00:	6a3b      	ldr	r3, [r7, #32]
 8005c02:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c08:	f043 0201 	orr.w	r2, r3, #1
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c14:	f003 031f 	and.w	r3, r3, #31
 8005c18:	69ba      	ldr	r2, [r7, #24]
 8005c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d06e      	beq.n	8005d04 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a69      	ldr	r2, [pc, #420]	; (8005dd0 <HAL_DMA_IRQHandler+0x3f8>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d04a      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a67      	ldr	r2, [pc, #412]	; (8005dd4 <HAL_DMA_IRQHandler+0x3fc>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d045      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a66      	ldr	r2, [pc, #408]	; (8005dd8 <HAL_DMA_IRQHandler+0x400>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d040      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a64      	ldr	r2, [pc, #400]	; (8005ddc <HAL_DMA_IRQHandler+0x404>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d03b      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a63      	ldr	r2, [pc, #396]	; (8005de0 <HAL_DMA_IRQHandler+0x408>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d036      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a61      	ldr	r2, [pc, #388]	; (8005de4 <HAL_DMA_IRQHandler+0x40c>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d031      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a60      	ldr	r2, [pc, #384]	; (8005de8 <HAL_DMA_IRQHandler+0x410>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d02c      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a5e      	ldr	r2, [pc, #376]	; (8005dec <HAL_DMA_IRQHandler+0x414>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d027      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a5d      	ldr	r2, [pc, #372]	; (8005df0 <HAL_DMA_IRQHandler+0x418>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d022      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a5b      	ldr	r2, [pc, #364]	; (8005df4 <HAL_DMA_IRQHandler+0x41c>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d01d      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a5a      	ldr	r2, [pc, #360]	; (8005df8 <HAL_DMA_IRQHandler+0x420>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d018      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a58      	ldr	r2, [pc, #352]	; (8005dfc <HAL_DMA_IRQHandler+0x424>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d013      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a57      	ldr	r2, [pc, #348]	; (8005e00 <HAL_DMA_IRQHandler+0x428>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d00e      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a55      	ldr	r2, [pc, #340]	; (8005e04 <HAL_DMA_IRQHandler+0x42c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d009      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a54      	ldr	r2, [pc, #336]	; (8005e08 <HAL_DMA_IRQHandler+0x430>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d004      	beq.n	8005cc6 <HAL_DMA_IRQHandler+0x2ee>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a52      	ldr	r2, [pc, #328]	; (8005e0c <HAL_DMA_IRQHandler+0x434>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d10a      	bne.n	8005cdc <HAL_DMA_IRQHandler+0x304>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	695b      	ldr	r3, [r3, #20]
 8005ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	bf14      	ite	ne
 8005cd4:	2301      	movne	r3, #1
 8005cd6:	2300      	moveq	r3, #0
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	e003      	b.n	8005ce4 <HAL_DMA_IRQHandler+0x30c>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00d      	beq.n	8005d04 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cec:	f003 031f 	and.w	r3, r3, #31
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	409a      	lsls	r2, r3
 8005cf4:	6a3b      	ldr	r3, [r7, #32]
 8005cf6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cfc:	f043 0202 	orr.w	r2, r3, #2
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d08:	f003 031f 	and.w	r3, r3, #31
 8005d0c:	2204      	movs	r2, #4
 8005d0e:	409a      	lsls	r2, r3
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	4013      	ands	r3, r2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 808f 	beq.w	8005e38 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a2c      	ldr	r2, [pc, #176]	; (8005dd0 <HAL_DMA_IRQHandler+0x3f8>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d04a      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a2a      	ldr	r2, [pc, #168]	; (8005dd4 <HAL_DMA_IRQHandler+0x3fc>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d045      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a29      	ldr	r2, [pc, #164]	; (8005dd8 <HAL_DMA_IRQHandler+0x400>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d040      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a27      	ldr	r2, [pc, #156]	; (8005ddc <HAL_DMA_IRQHandler+0x404>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d03b      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a26      	ldr	r2, [pc, #152]	; (8005de0 <HAL_DMA_IRQHandler+0x408>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d036      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a24      	ldr	r2, [pc, #144]	; (8005de4 <HAL_DMA_IRQHandler+0x40c>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d031      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a23      	ldr	r2, [pc, #140]	; (8005de8 <HAL_DMA_IRQHandler+0x410>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d02c      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a21      	ldr	r2, [pc, #132]	; (8005dec <HAL_DMA_IRQHandler+0x414>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d027      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a20      	ldr	r2, [pc, #128]	; (8005df0 <HAL_DMA_IRQHandler+0x418>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d022      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a1e      	ldr	r2, [pc, #120]	; (8005df4 <HAL_DMA_IRQHandler+0x41c>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d01d      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a1d      	ldr	r2, [pc, #116]	; (8005df8 <HAL_DMA_IRQHandler+0x420>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d018      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1b      	ldr	r2, [pc, #108]	; (8005dfc <HAL_DMA_IRQHandler+0x424>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d013      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a1a      	ldr	r2, [pc, #104]	; (8005e00 <HAL_DMA_IRQHandler+0x428>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d00e      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a18      	ldr	r2, [pc, #96]	; (8005e04 <HAL_DMA_IRQHandler+0x42c>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d009      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a17      	ldr	r2, [pc, #92]	; (8005e08 <HAL_DMA_IRQHandler+0x430>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d004      	beq.n	8005dba <HAL_DMA_IRQHandler+0x3e2>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a15      	ldr	r2, [pc, #84]	; (8005e0c <HAL_DMA_IRQHandler+0x434>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d12a      	bne.n	8005e10 <HAL_DMA_IRQHandler+0x438>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0302 	and.w	r3, r3, #2
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	bf14      	ite	ne
 8005dc8:	2301      	movne	r3, #1
 8005dca:	2300      	moveq	r3, #0
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	e023      	b.n	8005e18 <HAL_DMA_IRQHandler+0x440>
 8005dd0:	40020010 	.word	0x40020010
 8005dd4:	40020028 	.word	0x40020028
 8005dd8:	40020040 	.word	0x40020040
 8005ddc:	40020058 	.word	0x40020058
 8005de0:	40020070 	.word	0x40020070
 8005de4:	40020088 	.word	0x40020088
 8005de8:	400200a0 	.word	0x400200a0
 8005dec:	400200b8 	.word	0x400200b8
 8005df0:	40020410 	.word	0x40020410
 8005df4:	40020428 	.word	0x40020428
 8005df8:	40020440 	.word	0x40020440
 8005dfc:	40020458 	.word	0x40020458
 8005e00:	40020470 	.word	0x40020470
 8005e04:	40020488 	.word	0x40020488
 8005e08:	400204a0 	.word	0x400204a0
 8005e0c:	400204b8 	.word	0x400204b8
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2300      	movs	r3, #0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00d      	beq.n	8005e38 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e20:	f003 031f 	and.w	r3, r3, #31
 8005e24:	2204      	movs	r2, #4
 8005e26:	409a      	lsls	r2, r3
 8005e28:	6a3b      	ldr	r3, [r7, #32]
 8005e2a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e30:	f043 0204 	orr.w	r2, r3, #4
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e3c:	f003 031f 	and.w	r3, r3, #31
 8005e40:	2210      	movs	r2, #16
 8005e42:	409a      	lsls	r2, r3
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	4013      	ands	r3, r2
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f000 80a6 	beq.w	8005f9a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a85      	ldr	r2, [pc, #532]	; (8006068 <HAL_DMA_IRQHandler+0x690>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d04a      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a83      	ldr	r2, [pc, #524]	; (800606c <HAL_DMA_IRQHandler+0x694>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d045      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a82      	ldr	r2, [pc, #520]	; (8006070 <HAL_DMA_IRQHandler+0x698>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d040      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a80      	ldr	r2, [pc, #512]	; (8006074 <HAL_DMA_IRQHandler+0x69c>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d03b      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a7f      	ldr	r2, [pc, #508]	; (8006078 <HAL_DMA_IRQHandler+0x6a0>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d036      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a7d      	ldr	r2, [pc, #500]	; (800607c <HAL_DMA_IRQHandler+0x6a4>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d031      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a7c      	ldr	r2, [pc, #496]	; (8006080 <HAL_DMA_IRQHandler+0x6a8>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d02c      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a7a      	ldr	r2, [pc, #488]	; (8006084 <HAL_DMA_IRQHandler+0x6ac>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d027      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a79      	ldr	r2, [pc, #484]	; (8006088 <HAL_DMA_IRQHandler+0x6b0>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d022      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a77      	ldr	r2, [pc, #476]	; (800608c <HAL_DMA_IRQHandler+0x6b4>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d01d      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a76      	ldr	r2, [pc, #472]	; (8006090 <HAL_DMA_IRQHandler+0x6b8>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d018      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a74      	ldr	r2, [pc, #464]	; (8006094 <HAL_DMA_IRQHandler+0x6bc>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d013      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a73      	ldr	r2, [pc, #460]	; (8006098 <HAL_DMA_IRQHandler+0x6c0>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d00e      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a71      	ldr	r2, [pc, #452]	; (800609c <HAL_DMA_IRQHandler+0x6c4>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d009      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a70      	ldr	r2, [pc, #448]	; (80060a0 <HAL_DMA_IRQHandler+0x6c8>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d004      	beq.n	8005eee <HAL_DMA_IRQHandler+0x516>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a6e      	ldr	r2, [pc, #440]	; (80060a4 <HAL_DMA_IRQHandler+0x6cc>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d10a      	bne.n	8005f04 <HAL_DMA_IRQHandler+0x52c>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0308 	and.w	r3, r3, #8
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	bf14      	ite	ne
 8005efc:	2301      	movne	r3, #1
 8005efe:	2300      	moveq	r3, #0
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	e009      	b.n	8005f18 <HAL_DMA_IRQHandler+0x540>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0304 	and.w	r3, r3, #4
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	bf14      	ite	ne
 8005f12:	2301      	movne	r3, #1
 8005f14:	2300      	moveq	r3, #0
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d03e      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f20:	f003 031f 	and.w	r3, r3, #31
 8005f24:	2210      	movs	r2, #16
 8005f26:	409a      	lsls	r2, r3
 8005f28:	6a3b      	ldr	r3, [r7, #32]
 8005f2a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d018      	beq.n	8005f6c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d108      	bne.n	8005f5a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d024      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	4798      	blx	r3
 8005f58:	e01f      	b.n	8005f9a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d01b      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	4798      	blx	r3
 8005f6a:	e016      	b.n	8005f9a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d107      	bne.n	8005f8a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f022 0208 	bic.w	r2, r2, #8
 8005f88:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f9e:	f003 031f 	and.w	r3, r3, #31
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	409a      	lsls	r2, r3
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	4013      	ands	r3, r2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	f000 8110 	beq.w	80061d0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a2c      	ldr	r2, [pc, #176]	; (8006068 <HAL_DMA_IRQHandler+0x690>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d04a      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a2b      	ldr	r2, [pc, #172]	; (800606c <HAL_DMA_IRQHandler+0x694>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d045      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a29      	ldr	r2, [pc, #164]	; (8006070 <HAL_DMA_IRQHandler+0x698>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d040      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a28      	ldr	r2, [pc, #160]	; (8006074 <HAL_DMA_IRQHandler+0x69c>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d03b      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a26      	ldr	r2, [pc, #152]	; (8006078 <HAL_DMA_IRQHandler+0x6a0>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d036      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a25      	ldr	r2, [pc, #148]	; (800607c <HAL_DMA_IRQHandler+0x6a4>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d031      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a23      	ldr	r2, [pc, #140]	; (8006080 <HAL_DMA_IRQHandler+0x6a8>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d02c      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a22      	ldr	r2, [pc, #136]	; (8006084 <HAL_DMA_IRQHandler+0x6ac>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d027      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a20      	ldr	r2, [pc, #128]	; (8006088 <HAL_DMA_IRQHandler+0x6b0>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d022      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a1f      	ldr	r2, [pc, #124]	; (800608c <HAL_DMA_IRQHandler+0x6b4>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d01d      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a1d      	ldr	r2, [pc, #116]	; (8006090 <HAL_DMA_IRQHandler+0x6b8>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d018      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a1c      	ldr	r2, [pc, #112]	; (8006094 <HAL_DMA_IRQHandler+0x6bc>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d013      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a1a      	ldr	r2, [pc, #104]	; (8006098 <HAL_DMA_IRQHandler+0x6c0>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d00e      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a19      	ldr	r2, [pc, #100]	; (800609c <HAL_DMA_IRQHandler+0x6c4>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d009      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a17      	ldr	r2, [pc, #92]	; (80060a0 <HAL_DMA_IRQHandler+0x6c8>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d004      	beq.n	8006050 <HAL_DMA_IRQHandler+0x678>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a16      	ldr	r2, [pc, #88]	; (80060a4 <HAL_DMA_IRQHandler+0x6cc>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d12b      	bne.n	80060a8 <HAL_DMA_IRQHandler+0x6d0>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 0310 	and.w	r3, r3, #16
 800605a:	2b00      	cmp	r3, #0
 800605c:	bf14      	ite	ne
 800605e:	2301      	movne	r3, #1
 8006060:	2300      	moveq	r3, #0
 8006062:	b2db      	uxtb	r3, r3
 8006064:	e02a      	b.n	80060bc <HAL_DMA_IRQHandler+0x6e4>
 8006066:	bf00      	nop
 8006068:	40020010 	.word	0x40020010
 800606c:	40020028 	.word	0x40020028
 8006070:	40020040 	.word	0x40020040
 8006074:	40020058 	.word	0x40020058
 8006078:	40020070 	.word	0x40020070
 800607c:	40020088 	.word	0x40020088
 8006080:	400200a0 	.word	0x400200a0
 8006084:	400200b8 	.word	0x400200b8
 8006088:	40020410 	.word	0x40020410
 800608c:	40020428 	.word	0x40020428
 8006090:	40020440 	.word	0x40020440
 8006094:	40020458 	.word	0x40020458
 8006098:	40020470 	.word	0x40020470
 800609c:	40020488 	.word	0x40020488
 80060a0:	400204a0 	.word	0x400204a0
 80060a4:	400204b8 	.word	0x400204b8
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0302 	and.w	r3, r3, #2
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	bf14      	ite	ne
 80060b6:	2301      	movne	r3, #1
 80060b8:	2300      	moveq	r3, #0
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b00      	cmp	r3, #0
 80060be:	f000 8087 	beq.w	80061d0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060c6:	f003 031f 	and.w	r3, r3, #31
 80060ca:	2220      	movs	r2, #32
 80060cc:	409a      	lsls	r2, r3
 80060ce:	6a3b      	ldr	r3, [r7, #32]
 80060d0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b04      	cmp	r3, #4
 80060dc:	d139      	bne.n	8006152 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f022 0216 	bic.w	r2, r2, #22
 80060ec:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	695a      	ldr	r2, [r3, #20]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060fc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006102:	2b00      	cmp	r3, #0
 8006104:	d103      	bne.n	800610e <HAL_DMA_IRQHandler+0x736>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800610a:	2b00      	cmp	r3, #0
 800610c:	d007      	beq.n	800611e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f022 0208 	bic.w	r2, r2, #8
 800611c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006122:	f003 031f 	and.w	r3, r3, #31
 8006126:	223f      	movs	r2, #63	; 0x3f
 8006128:	409a      	lsls	r2, r3
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006142:	2b00      	cmp	r3, #0
 8006144:	f000 8382 	beq.w	800684c <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	4798      	blx	r3
          }
          return;
 8006150:	e37c      	b.n	800684c <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d018      	beq.n	8006192 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d108      	bne.n	8006180 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006172:	2b00      	cmp	r3, #0
 8006174:	d02c      	beq.n	80061d0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	4798      	blx	r3
 800617e:	e027      	b.n	80061d0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006184:	2b00      	cmp	r3, #0
 8006186:	d023      	beq.n	80061d0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	4798      	blx	r3
 8006190:	e01e      	b.n	80061d0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800619c:	2b00      	cmp	r3, #0
 800619e:	d10f      	bne.n	80061c0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f022 0210 	bic.w	r2, r2, #16
 80061ae:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d003      	beq.n	80061d0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f000 833e 	beq.w	8006856 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 8088 	beq.w	80062f8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2204      	movs	r2, #4
 80061ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a89      	ldr	r2, [pc, #548]	; (800641c <HAL_DMA_IRQHandler+0xa44>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d04a      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a88      	ldr	r2, [pc, #544]	; (8006420 <HAL_DMA_IRQHandler+0xa48>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d045      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a86      	ldr	r2, [pc, #536]	; (8006424 <HAL_DMA_IRQHandler+0xa4c>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d040      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a85      	ldr	r2, [pc, #532]	; (8006428 <HAL_DMA_IRQHandler+0xa50>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d03b      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a83      	ldr	r2, [pc, #524]	; (800642c <HAL_DMA_IRQHandler+0xa54>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d036      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a82      	ldr	r2, [pc, #520]	; (8006430 <HAL_DMA_IRQHandler+0xa58>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d031      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a80      	ldr	r2, [pc, #512]	; (8006434 <HAL_DMA_IRQHandler+0xa5c>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d02c      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a7f      	ldr	r2, [pc, #508]	; (8006438 <HAL_DMA_IRQHandler+0xa60>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d027      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a7d      	ldr	r2, [pc, #500]	; (800643c <HAL_DMA_IRQHandler+0xa64>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d022      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a7c      	ldr	r2, [pc, #496]	; (8006440 <HAL_DMA_IRQHandler+0xa68>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d01d      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a7a      	ldr	r2, [pc, #488]	; (8006444 <HAL_DMA_IRQHandler+0xa6c>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d018      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a79      	ldr	r2, [pc, #484]	; (8006448 <HAL_DMA_IRQHandler+0xa70>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d013      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a77      	ldr	r2, [pc, #476]	; (800644c <HAL_DMA_IRQHandler+0xa74>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d00e      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a76      	ldr	r2, [pc, #472]	; (8006450 <HAL_DMA_IRQHandler+0xa78>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d009      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a74      	ldr	r2, [pc, #464]	; (8006454 <HAL_DMA_IRQHandler+0xa7c>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d004      	beq.n	8006290 <HAL_DMA_IRQHandler+0x8b8>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a73      	ldr	r2, [pc, #460]	; (8006458 <HAL_DMA_IRQHandler+0xa80>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d108      	bne.n	80062a2 <HAL_DMA_IRQHandler+0x8ca>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f022 0201 	bic.w	r2, r2, #1
 800629e:	601a      	str	r2, [r3, #0]
 80062a0:	e007      	b.n	80062b2 <HAL_DMA_IRQHandler+0x8da>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f022 0201 	bic.w	r2, r2, #1
 80062b0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	3301      	adds	r3, #1
 80062b6:	60fb      	str	r3, [r7, #12]
 80062b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d307      	bcc.n	80062ce <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1f2      	bne.n	80062b2 <HAL_DMA_IRQHandler+0x8da>
 80062cc:	e000      	b.n	80062d0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80062ce:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d004      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2203      	movs	r2, #3
 80062e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80062e6:	e003      	b.n	80062f0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f000 82aa 	beq.w	8006856 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	4798      	blx	r3
 800630a:	e2a4      	b.n	8006856 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a52      	ldr	r2, [pc, #328]	; (800645c <HAL_DMA_IRQHandler+0xa84>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d04a      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a51      	ldr	r2, [pc, #324]	; (8006460 <HAL_DMA_IRQHandler+0xa88>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d045      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a4f      	ldr	r2, [pc, #316]	; (8006464 <HAL_DMA_IRQHandler+0xa8c>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d040      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a4e      	ldr	r2, [pc, #312]	; (8006468 <HAL_DMA_IRQHandler+0xa90>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d03b      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a4c      	ldr	r2, [pc, #304]	; (800646c <HAL_DMA_IRQHandler+0xa94>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d036      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a4b      	ldr	r2, [pc, #300]	; (8006470 <HAL_DMA_IRQHandler+0xa98>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d031      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a49      	ldr	r2, [pc, #292]	; (8006474 <HAL_DMA_IRQHandler+0xa9c>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d02c      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a48      	ldr	r2, [pc, #288]	; (8006478 <HAL_DMA_IRQHandler+0xaa0>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d027      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a46      	ldr	r2, [pc, #280]	; (800647c <HAL_DMA_IRQHandler+0xaa4>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d022      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a45      	ldr	r2, [pc, #276]	; (8006480 <HAL_DMA_IRQHandler+0xaa8>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d01d      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a43      	ldr	r2, [pc, #268]	; (8006484 <HAL_DMA_IRQHandler+0xaac>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d018      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a42      	ldr	r2, [pc, #264]	; (8006488 <HAL_DMA_IRQHandler+0xab0>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d013      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a40      	ldr	r2, [pc, #256]	; (800648c <HAL_DMA_IRQHandler+0xab4>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00e      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a3f      	ldr	r2, [pc, #252]	; (8006490 <HAL_DMA_IRQHandler+0xab8>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d009      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a3d      	ldr	r2, [pc, #244]	; (8006494 <HAL_DMA_IRQHandler+0xabc>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d004      	beq.n	80063ac <HAL_DMA_IRQHandler+0x9d4>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a3c      	ldr	r2, [pc, #240]	; (8006498 <HAL_DMA_IRQHandler+0xac0>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d101      	bne.n	80063b0 <HAL_DMA_IRQHandler+0x9d8>
 80063ac:	2301      	movs	r3, #1
 80063ae:	e000      	b.n	80063b2 <HAL_DMA_IRQHandler+0x9da>
 80063b0:	2300      	movs	r3, #0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f000 824f 	beq.w	8006856 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063c4:	f003 031f 	and.w	r3, r3, #31
 80063c8:	2204      	movs	r2, #4
 80063ca:	409a      	lsls	r2, r3
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	4013      	ands	r3, r2
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f000 80dd 	beq.w	8006590 <HAL_DMA_IRQHandler+0xbb8>
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	f003 0304 	and.w	r3, r3, #4
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f000 80d7 	beq.w	8006590 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063e6:	f003 031f 	and.w	r3, r3, #31
 80063ea:	2204      	movs	r2, #4
 80063ec:	409a      	lsls	r2, r3
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d059      	beq.n	80064b0 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d14a      	bne.n	800649c <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800640a:	2b00      	cmp	r3, #0
 800640c:	f000 8220 	beq.w	8006850 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006418:	e21a      	b.n	8006850 <HAL_DMA_IRQHandler+0xe78>
 800641a:	bf00      	nop
 800641c:	40020010 	.word	0x40020010
 8006420:	40020028 	.word	0x40020028
 8006424:	40020040 	.word	0x40020040
 8006428:	40020058 	.word	0x40020058
 800642c:	40020070 	.word	0x40020070
 8006430:	40020088 	.word	0x40020088
 8006434:	400200a0 	.word	0x400200a0
 8006438:	400200b8 	.word	0x400200b8
 800643c:	40020410 	.word	0x40020410
 8006440:	40020428 	.word	0x40020428
 8006444:	40020440 	.word	0x40020440
 8006448:	40020458 	.word	0x40020458
 800644c:	40020470 	.word	0x40020470
 8006450:	40020488 	.word	0x40020488
 8006454:	400204a0 	.word	0x400204a0
 8006458:	400204b8 	.word	0x400204b8
 800645c:	48022c08 	.word	0x48022c08
 8006460:	48022c1c 	.word	0x48022c1c
 8006464:	48022c30 	.word	0x48022c30
 8006468:	48022c44 	.word	0x48022c44
 800646c:	48022c58 	.word	0x48022c58
 8006470:	48022c6c 	.word	0x48022c6c
 8006474:	48022c80 	.word	0x48022c80
 8006478:	48022c94 	.word	0x48022c94
 800647c:	58025408 	.word	0x58025408
 8006480:	5802541c 	.word	0x5802541c
 8006484:	58025430 	.word	0x58025430
 8006488:	58025444 	.word	0x58025444
 800648c:	58025458 	.word	0x58025458
 8006490:	5802546c 	.word	0x5802546c
 8006494:	58025480 	.word	0x58025480
 8006498:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	f000 81d5 	beq.w	8006850 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064ae:	e1cf      	b.n	8006850 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	f003 0320 	and.w	r3, r3, #32
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d160      	bne.n	800657c <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a7f      	ldr	r2, [pc, #508]	; (80066bc <HAL_DMA_IRQHandler+0xce4>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d04a      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a7d      	ldr	r2, [pc, #500]	; (80066c0 <HAL_DMA_IRQHandler+0xce8>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d045      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a7c      	ldr	r2, [pc, #496]	; (80066c4 <HAL_DMA_IRQHandler+0xcec>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d040      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a7a      	ldr	r2, [pc, #488]	; (80066c8 <HAL_DMA_IRQHandler+0xcf0>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d03b      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a79      	ldr	r2, [pc, #484]	; (80066cc <HAL_DMA_IRQHandler+0xcf4>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d036      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a77      	ldr	r2, [pc, #476]	; (80066d0 <HAL_DMA_IRQHandler+0xcf8>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d031      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a76      	ldr	r2, [pc, #472]	; (80066d4 <HAL_DMA_IRQHandler+0xcfc>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d02c      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a74      	ldr	r2, [pc, #464]	; (80066d8 <HAL_DMA_IRQHandler+0xd00>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d027      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a73      	ldr	r2, [pc, #460]	; (80066dc <HAL_DMA_IRQHandler+0xd04>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d022      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a71      	ldr	r2, [pc, #452]	; (80066e0 <HAL_DMA_IRQHandler+0xd08>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d01d      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a70      	ldr	r2, [pc, #448]	; (80066e4 <HAL_DMA_IRQHandler+0xd0c>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d018      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a6e      	ldr	r2, [pc, #440]	; (80066e8 <HAL_DMA_IRQHandler+0xd10>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d013      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a6d      	ldr	r2, [pc, #436]	; (80066ec <HAL_DMA_IRQHandler+0xd14>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d00e      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a6b      	ldr	r2, [pc, #428]	; (80066f0 <HAL_DMA_IRQHandler+0xd18>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d009      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a6a      	ldr	r2, [pc, #424]	; (80066f4 <HAL_DMA_IRQHandler+0xd1c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d004      	beq.n	800655a <HAL_DMA_IRQHandler+0xb82>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a68      	ldr	r2, [pc, #416]	; (80066f8 <HAL_DMA_IRQHandler+0xd20>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d108      	bne.n	800656c <HAL_DMA_IRQHandler+0xb94>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 0208 	bic.w	r2, r2, #8
 8006568:	601a      	str	r2, [r3, #0]
 800656a:	e007      	b.n	800657c <HAL_DMA_IRQHandler+0xba4>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f022 0204 	bic.w	r2, r2, #4
 800657a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006580:	2b00      	cmp	r3, #0
 8006582:	f000 8165 	beq.w	8006850 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800658e:	e15f      	b.n	8006850 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006594:	f003 031f 	and.w	r3, r3, #31
 8006598:	2202      	movs	r2, #2
 800659a:	409a      	lsls	r2, r3
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	4013      	ands	r3, r2
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f000 80c5 	beq.w	8006730 <HAL_DMA_IRQHandler+0xd58>
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	f000 80bf 	beq.w	8006730 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065b6:	f003 031f 	and.w	r3, r3, #31
 80065ba:	2202      	movs	r2, #2
 80065bc:	409a      	lsls	r2, r3
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d018      	beq.n	80065fe <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d109      	bne.n	80065ea <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065da:	2b00      	cmp	r3, #0
 80065dc:	f000 813a 	beq.w	8006854 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80065e8:	e134      	b.n	8006854 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	f000 8130 	beq.w	8006854 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80065fc:	e12a      	b.n	8006854 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	f003 0320 	and.w	r3, r3, #32
 8006604:	2b00      	cmp	r3, #0
 8006606:	f040 8089 	bne.w	800671c <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a2b      	ldr	r2, [pc, #172]	; (80066bc <HAL_DMA_IRQHandler+0xce4>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d04a      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a29      	ldr	r2, [pc, #164]	; (80066c0 <HAL_DMA_IRQHandler+0xce8>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d045      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a28      	ldr	r2, [pc, #160]	; (80066c4 <HAL_DMA_IRQHandler+0xcec>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d040      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a26      	ldr	r2, [pc, #152]	; (80066c8 <HAL_DMA_IRQHandler+0xcf0>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d03b      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a25      	ldr	r2, [pc, #148]	; (80066cc <HAL_DMA_IRQHandler+0xcf4>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d036      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a23      	ldr	r2, [pc, #140]	; (80066d0 <HAL_DMA_IRQHandler+0xcf8>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d031      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a22      	ldr	r2, [pc, #136]	; (80066d4 <HAL_DMA_IRQHandler+0xcfc>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d02c      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a20      	ldr	r2, [pc, #128]	; (80066d8 <HAL_DMA_IRQHandler+0xd00>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d027      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a1f      	ldr	r2, [pc, #124]	; (80066dc <HAL_DMA_IRQHandler+0xd04>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d022      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a1d      	ldr	r2, [pc, #116]	; (80066e0 <HAL_DMA_IRQHandler+0xd08>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d01d      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a1c      	ldr	r2, [pc, #112]	; (80066e4 <HAL_DMA_IRQHandler+0xd0c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d018      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a1a      	ldr	r2, [pc, #104]	; (80066e8 <HAL_DMA_IRQHandler+0xd10>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d013      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a19      	ldr	r2, [pc, #100]	; (80066ec <HAL_DMA_IRQHandler+0xd14>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d00e      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a17      	ldr	r2, [pc, #92]	; (80066f0 <HAL_DMA_IRQHandler+0xd18>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d009      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a16      	ldr	r2, [pc, #88]	; (80066f4 <HAL_DMA_IRQHandler+0xd1c>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d004      	beq.n	80066aa <HAL_DMA_IRQHandler+0xcd2>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a14      	ldr	r2, [pc, #80]	; (80066f8 <HAL_DMA_IRQHandler+0xd20>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d128      	bne.n	80066fc <HAL_DMA_IRQHandler+0xd24>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 0214 	bic.w	r2, r2, #20
 80066b8:	601a      	str	r2, [r3, #0]
 80066ba:	e027      	b.n	800670c <HAL_DMA_IRQHandler+0xd34>
 80066bc:	40020010 	.word	0x40020010
 80066c0:	40020028 	.word	0x40020028
 80066c4:	40020040 	.word	0x40020040
 80066c8:	40020058 	.word	0x40020058
 80066cc:	40020070 	.word	0x40020070
 80066d0:	40020088 	.word	0x40020088
 80066d4:	400200a0 	.word	0x400200a0
 80066d8:	400200b8 	.word	0x400200b8
 80066dc:	40020410 	.word	0x40020410
 80066e0:	40020428 	.word	0x40020428
 80066e4:	40020440 	.word	0x40020440
 80066e8:	40020458 	.word	0x40020458
 80066ec:	40020470 	.word	0x40020470
 80066f0:	40020488 	.word	0x40020488
 80066f4:	400204a0 	.word	0x400204a0
 80066f8:	400204b8 	.word	0x400204b8
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f022 020a 	bic.w	r2, r2, #10
 800670a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 8097 	beq.w	8006854 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800672e:	e091      	b.n	8006854 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006734:	f003 031f 	and.w	r3, r3, #31
 8006738:	2208      	movs	r2, #8
 800673a:	409a      	lsls	r2, r3
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	4013      	ands	r3, r2
 8006740:	2b00      	cmp	r3, #0
 8006742:	f000 8088 	beq.w	8006856 <HAL_DMA_IRQHandler+0xe7e>
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	f003 0308 	and.w	r3, r3, #8
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 8082 	beq.w	8006856 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a41      	ldr	r2, [pc, #260]	; (800685c <HAL_DMA_IRQHandler+0xe84>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d04a      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a3f      	ldr	r2, [pc, #252]	; (8006860 <HAL_DMA_IRQHandler+0xe88>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d045      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a3e      	ldr	r2, [pc, #248]	; (8006864 <HAL_DMA_IRQHandler+0xe8c>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d040      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a3c      	ldr	r2, [pc, #240]	; (8006868 <HAL_DMA_IRQHandler+0xe90>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d03b      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a3b      	ldr	r2, [pc, #236]	; (800686c <HAL_DMA_IRQHandler+0xe94>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d036      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a39      	ldr	r2, [pc, #228]	; (8006870 <HAL_DMA_IRQHandler+0xe98>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d031      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a38      	ldr	r2, [pc, #224]	; (8006874 <HAL_DMA_IRQHandler+0xe9c>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d02c      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a36      	ldr	r2, [pc, #216]	; (8006878 <HAL_DMA_IRQHandler+0xea0>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d027      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a35      	ldr	r2, [pc, #212]	; (800687c <HAL_DMA_IRQHandler+0xea4>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d022      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a33      	ldr	r2, [pc, #204]	; (8006880 <HAL_DMA_IRQHandler+0xea8>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d01d      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a32      	ldr	r2, [pc, #200]	; (8006884 <HAL_DMA_IRQHandler+0xeac>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d018      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a30      	ldr	r2, [pc, #192]	; (8006888 <HAL_DMA_IRQHandler+0xeb0>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d013      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a2f      	ldr	r2, [pc, #188]	; (800688c <HAL_DMA_IRQHandler+0xeb4>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d00e      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a2d      	ldr	r2, [pc, #180]	; (8006890 <HAL_DMA_IRQHandler+0xeb8>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d009      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a2c      	ldr	r2, [pc, #176]	; (8006894 <HAL_DMA_IRQHandler+0xebc>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d004      	beq.n	80067f2 <HAL_DMA_IRQHandler+0xe1a>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a2a      	ldr	r2, [pc, #168]	; (8006898 <HAL_DMA_IRQHandler+0xec0>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d108      	bne.n	8006804 <HAL_DMA_IRQHandler+0xe2c>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f022 021c 	bic.w	r2, r2, #28
 8006800:	601a      	str	r2, [r3, #0]
 8006802:	e007      	b.n	8006814 <HAL_DMA_IRQHandler+0xe3c>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f022 020e 	bic.w	r2, r2, #14
 8006812:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006818:	f003 031f 	and.w	r3, r3, #31
 800681c:	2201      	movs	r2, #1
 800681e:	409a      	lsls	r2, r3
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2201      	movs	r2, #1
 800682e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800683e:	2b00      	cmp	r3, #0
 8006840:	d009      	beq.n	8006856 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	4798      	blx	r3
 800684a:	e004      	b.n	8006856 <HAL_DMA_IRQHandler+0xe7e>
          return;
 800684c:	bf00      	nop
 800684e:	e002      	b.n	8006856 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006850:	bf00      	nop
 8006852:	e000      	b.n	8006856 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006854:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006856:	3728      	adds	r7, #40	; 0x28
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}
 800685c:	40020010 	.word	0x40020010
 8006860:	40020028 	.word	0x40020028
 8006864:	40020040 	.word	0x40020040
 8006868:	40020058 	.word	0x40020058
 800686c:	40020070 	.word	0x40020070
 8006870:	40020088 	.word	0x40020088
 8006874:	400200a0 	.word	0x400200a0
 8006878:	400200b8 	.word	0x400200b8
 800687c:	40020410 	.word	0x40020410
 8006880:	40020428 	.word	0x40020428
 8006884:	40020440 	.word	0x40020440
 8006888:	40020458 	.word	0x40020458
 800688c:	40020470 	.word	0x40020470
 8006890:	40020488 	.word	0x40020488
 8006894:	400204a0 	.word	0x400204a0
 8006898:	400204b8 	.word	0x400204b8

0800689c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b087      	sub	sp, #28
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
 80068c0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068c6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068cc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a7f      	ldr	r2, [pc, #508]	; (8006ad0 <DMA_SetConfig+0x21c>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d072      	beq.n	80069be <DMA_SetConfig+0x10a>
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a7d      	ldr	r2, [pc, #500]	; (8006ad4 <DMA_SetConfig+0x220>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d06d      	beq.n	80069be <DMA_SetConfig+0x10a>
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a7c      	ldr	r2, [pc, #496]	; (8006ad8 <DMA_SetConfig+0x224>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d068      	beq.n	80069be <DMA_SetConfig+0x10a>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a7a      	ldr	r2, [pc, #488]	; (8006adc <DMA_SetConfig+0x228>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d063      	beq.n	80069be <DMA_SetConfig+0x10a>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a79      	ldr	r2, [pc, #484]	; (8006ae0 <DMA_SetConfig+0x22c>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d05e      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a77      	ldr	r2, [pc, #476]	; (8006ae4 <DMA_SetConfig+0x230>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d059      	beq.n	80069be <DMA_SetConfig+0x10a>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a76      	ldr	r2, [pc, #472]	; (8006ae8 <DMA_SetConfig+0x234>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d054      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a74      	ldr	r2, [pc, #464]	; (8006aec <DMA_SetConfig+0x238>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d04f      	beq.n	80069be <DMA_SetConfig+0x10a>
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a73      	ldr	r2, [pc, #460]	; (8006af0 <DMA_SetConfig+0x23c>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d04a      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a71      	ldr	r2, [pc, #452]	; (8006af4 <DMA_SetConfig+0x240>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d045      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a70      	ldr	r2, [pc, #448]	; (8006af8 <DMA_SetConfig+0x244>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d040      	beq.n	80069be <DMA_SetConfig+0x10a>
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a6e      	ldr	r2, [pc, #440]	; (8006afc <DMA_SetConfig+0x248>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d03b      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a6d      	ldr	r2, [pc, #436]	; (8006b00 <DMA_SetConfig+0x24c>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d036      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a6b      	ldr	r2, [pc, #428]	; (8006b04 <DMA_SetConfig+0x250>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d031      	beq.n	80069be <DMA_SetConfig+0x10a>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a6a      	ldr	r2, [pc, #424]	; (8006b08 <DMA_SetConfig+0x254>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d02c      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a68      	ldr	r2, [pc, #416]	; (8006b0c <DMA_SetConfig+0x258>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d027      	beq.n	80069be <DMA_SetConfig+0x10a>
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a67      	ldr	r2, [pc, #412]	; (8006b10 <DMA_SetConfig+0x25c>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d022      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a65      	ldr	r2, [pc, #404]	; (8006b14 <DMA_SetConfig+0x260>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d01d      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a64      	ldr	r2, [pc, #400]	; (8006b18 <DMA_SetConfig+0x264>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d018      	beq.n	80069be <DMA_SetConfig+0x10a>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a62      	ldr	r2, [pc, #392]	; (8006b1c <DMA_SetConfig+0x268>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d013      	beq.n	80069be <DMA_SetConfig+0x10a>
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a61      	ldr	r2, [pc, #388]	; (8006b20 <DMA_SetConfig+0x26c>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d00e      	beq.n	80069be <DMA_SetConfig+0x10a>
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a5f      	ldr	r2, [pc, #380]	; (8006b24 <DMA_SetConfig+0x270>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d009      	beq.n	80069be <DMA_SetConfig+0x10a>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a5e      	ldr	r2, [pc, #376]	; (8006b28 <DMA_SetConfig+0x274>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d004      	beq.n	80069be <DMA_SetConfig+0x10a>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a5c      	ldr	r2, [pc, #368]	; (8006b2c <DMA_SetConfig+0x278>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d101      	bne.n	80069c2 <DMA_SetConfig+0x10e>
 80069be:	2301      	movs	r3, #1
 80069c0:	e000      	b.n	80069c4 <DMA_SetConfig+0x110>
 80069c2:	2300      	movs	r3, #0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d00d      	beq.n	80069e4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80069d0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d004      	beq.n	80069e4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80069e2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a39      	ldr	r2, [pc, #228]	; (8006ad0 <DMA_SetConfig+0x21c>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d04a      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a38      	ldr	r2, [pc, #224]	; (8006ad4 <DMA_SetConfig+0x220>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d045      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a36      	ldr	r2, [pc, #216]	; (8006ad8 <DMA_SetConfig+0x224>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d040      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a35      	ldr	r2, [pc, #212]	; (8006adc <DMA_SetConfig+0x228>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d03b      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a33      	ldr	r2, [pc, #204]	; (8006ae0 <DMA_SetConfig+0x22c>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d036      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a32      	ldr	r2, [pc, #200]	; (8006ae4 <DMA_SetConfig+0x230>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d031      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a30      	ldr	r2, [pc, #192]	; (8006ae8 <DMA_SetConfig+0x234>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d02c      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a2f      	ldr	r2, [pc, #188]	; (8006aec <DMA_SetConfig+0x238>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d027      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a2d      	ldr	r2, [pc, #180]	; (8006af0 <DMA_SetConfig+0x23c>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d022      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a2c      	ldr	r2, [pc, #176]	; (8006af4 <DMA_SetConfig+0x240>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d01d      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a2a      	ldr	r2, [pc, #168]	; (8006af8 <DMA_SetConfig+0x244>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d018      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a29      	ldr	r2, [pc, #164]	; (8006afc <DMA_SetConfig+0x248>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d013      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a27      	ldr	r2, [pc, #156]	; (8006b00 <DMA_SetConfig+0x24c>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d00e      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a26      	ldr	r2, [pc, #152]	; (8006b04 <DMA_SetConfig+0x250>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d009      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a24      	ldr	r2, [pc, #144]	; (8006b08 <DMA_SetConfig+0x254>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d004      	beq.n	8006a84 <DMA_SetConfig+0x1d0>
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a23      	ldr	r2, [pc, #140]	; (8006b0c <DMA_SetConfig+0x258>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d101      	bne.n	8006a88 <DMA_SetConfig+0x1d4>
 8006a84:	2301      	movs	r3, #1
 8006a86:	e000      	b.n	8006a8a <DMA_SetConfig+0x1d6>
 8006a88:	2300      	movs	r3, #0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d059      	beq.n	8006b42 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a92:	f003 031f 	and.w	r3, r3, #31
 8006a96:	223f      	movs	r2, #63	; 0x3f
 8006a98:	409a      	lsls	r2, r3
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006aac:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	683a      	ldr	r2, [r7, #0]
 8006ab4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	2b40      	cmp	r3, #64	; 0x40
 8006abc:	d138      	bne.n	8006b30 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006ace:	e0ae      	b.n	8006c2e <DMA_SetConfig+0x37a>
 8006ad0:	40020010 	.word	0x40020010
 8006ad4:	40020028 	.word	0x40020028
 8006ad8:	40020040 	.word	0x40020040
 8006adc:	40020058 	.word	0x40020058
 8006ae0:	40020070 	.word	0x40020070
 8006ae4:	40020088 	.word	0x40020088
 8006ae8:	400200a0 	.word	0x400200a0
 8006aec:	400200b8 	.word	0x400200b8
 8006af0:	40020410 	.word	0x40020410
 8006af4:	40020428 	.word	0x40020428
 8006af8:	40020440 	.word	0x40020440
 8006afc:	40020458 	.word	0x40020458
 8006b00:	40020470 	.word	0x40020470
 8006b04:	40020488 	.word	0x40020488
 8006b08:	400204a0 	.word	0x400204a0
 8006b0c:	400204b8 	.word	0x400204b8
 8006b10:	58025408 	.word	0x58025408
 8006b14:	5802541c 	.word	0x5802541c
 8006b18:	58025430 	.word	0x58025430
 8006b1c:	58025444 	.word	0x58025444
 8006b20:	58025458 	.word	0x58025458
 8006b24:	5802546c 	.word	0x5802546c
 8006b28:	58025480 	.word	0x58025480
 8006b2c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	60da      	str	r2, [r3, #12]
}
 8006b40:	e075      	b.n	8006c2e <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a3d      	ldr	r2, [pc, #244]	; (8006c3c <DMA_SetConfig+0x388>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d04a      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a3b      	ldr	r2, [pc, #236]	; (8006c40 <DMA_SetConfig+0x38c>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d045      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a3a      	ldr	r2, [pc, #232]	; (8006c44 <DMA_SetConfig+0x390>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d040      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a38      	ldr	r2, [pc, #224]	; (8006c48 <DMA_SetConfig+0x394>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d03b      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a37      	ldr	r2, [pc, #220]	; (8006c4c <DMA_SetConfig+0x398>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d036      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a35      	ldr	r2, [pc, #212]	; (8006c50 <DMA_SetConfig+0x39c>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d031      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a34      	ldr	r2, [pc, #208]	; (8006c54 <DMA_SetConfig+0x3a0>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d02c      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a32      	ldr	r2, [pc, #200]	; (8006c58 <DMA_SetConfig+0x3a4>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d027      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a31      	ldr	r2, [pc, #196]	; (8006c5c <DMA_SetConfig+0x3a8>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d022      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a2f      	ldr	r2, [pc, #188]	; (8006c60 <DMA_SetConfig+0x3ac>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d01d      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a2e      	ldr	r2, [pc, #184]	; (8006c64 <DMA_SetConfig+0x3b0>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d018      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a2c      	ldr	r2, [pc, #176]	; (8006c68 <DMA_SetConfig+0x3b4>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d013      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a2b      	ldr	r2, [pc, #172]	; (8006c6c <DMA_SetConfig+0x3b8>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d00e      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a29      	ldr	r2, [pc, #164]	; (8006c70 <DMA_SetConfig+0x3bc>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d009      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a28      	ldr	r2, [pc, #160]	; (8006c74 <DMA_SetConfig+0x3c0>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d004      	beq.n	8006be2 <DMA_SetConfig+0x32e>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a26      	ldr	r2, [pc, #152]	; (8006c78 <DMA_SetConfig+0x3c4>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d101      	bne.n	8006be6 <DMA_SetConfig+0x332>
 8006be2:	2301      	movs	r3, #1
 8006be4:	e000      	b.n	8006be8 <DMA_SetConfig+0x334>
 8006be6:	2300      	movs	r3, #0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d020      	beq.n	8006c2e <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bf0:	f003 031f 	and.w	r3, r3, #31
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	409a      	lsls	r2, r3
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	683a      	ldr	r2, [r7, #0]
 8006c02:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	2b40      	cmp	r3, #64	; 0x40
 8006c0a:	d108      	bne.n	8006c1e <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	68ba      	ldr	r2, [r7, #8]
 8006c1a:	60da      	str	r2, [r3, #12]
}
 8006c1c:	e007      	b.n	8006c2e <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68ba      	ldr	r2, [r7, #8]
 8006c24:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	60da      	str	r2, [r3, #12]
}
 8006c2e:	bf00      	nop
 8006c30:	371c      	adds	r7, #28
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	48022c08 	.word	0x48022c08
 8006c40:	48022c1c 	.word	0x48022c1c
 8006c44:	48022c30 	.word	0x48022c30
 8006c48:	48022c44 	.word	0x48022c44
 8006c4c:	48022c58 	.word	0x48022c58
 8006c50:	48022c6c 	.word	0x48022c6c
 8006c54:	48022c80 	.word	0x48022c80
 8006c58:	48022c94 	.word	0x48022c94
 8006c5c:	58025408 	.word	0x58025408
 8006c60:	5802541c 	.word	0x5802541c
 8006c64:	58025430 	.word	0x58025430
 8006c68:	58025444 	.word	0x58025444
 8006c6c:	58025458 	.word	0x58025458
 8006c70:	5802546c 	.word	0x5802546c
 8006c74:	58025480 	.word	0x58025480
 8006c78:	58025494 	.word	0x58025494

08006c7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a42      	ldr	r2, [pc, #264]	; (8006d94 <DMA_CalcBaseAndBitshift+0x118>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d04a      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a41      	ldr	r2, [pc, #260]	; (8006d98 <DMA_CalcBaseAndBitshift+0x11c>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d045      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a3f      	ldr	r2, [pc, #252]	; (8006d9c <DMA_CalcBaseAndBitshift+0x120>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d040      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a3e      	ldr	r2, [pc, #248]	; (8006da0 <DMA_CalcBaseAndBitshift+0x124>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d03b      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a3c      	ldr	r2, [pc, #240]	; (8006da4 <DMA_CalcBaseAndBitshift+0x128>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d036      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a3b      	ldr	r2, [pc, #236]	; (8006da8 <DMA_CalcBaseAndBitshift+0x12c>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d031      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a39      	ldr	r2, [pc, #228]	; (8006dac <DMA_CalcBaseAndBitshift+0x130>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d02c      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a38      	ldr	r2, [pc, #224]	; (8006db0 <DMA_CalcBaseAndBitshift+0x134>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d027      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a36      	ldr	r2, [pc, #216]	; (8006db4 <DMA_CalcBaseAndBitshift+0x138>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d022      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a35      	ldr	r2, [pc, #212]	; (8006db8 <DMA_CalcBaseAndBitshift+0x13c>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d01d      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a33      	ldr	r2, [pc, #204]	; (8006dbc <DMA_CalcBaseAndBitshift+0x140>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d018      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a32      	ldr	r2, [pc, #200]	; (8006dc0 <DMA_CalcBaseAndBitshift+0x144>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d013      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a30      	ldr	r2, [pc, #192]	; (8006dc4 <DMA_CalcBaseAndBitshift+0x148>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d00e      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a2f      	ldr	r2, [pc, #188]	; (8006dc8 <DMA_CalcBaseAndBitshift+0x14c>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d009      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a2d      	ldr	r2, [pc, #180]	; (8006dcc <DMA_CalcBaseAndBitshift+0x150>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d004      	beq.n	8006d24 <DMA_CalcBaseAndBitshift+0xa8>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a2c      	ldr	r2, [pc, #176]	; (8006dd0 <DMA_CalcBaseAndBitshift+0x154>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d101      	bne.n	8006d28 <DMA_CalcBaseAndBitshift+0xac>
 8006d24:	2301      	movs	r3, #1
 8006d26:	e000      	b.n	8006d2a <DMA_CalcBaseAndBitshift+0xae>
 8006d28:	2300      	movs	r3, #0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d024      	beq.n	8006d78 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	3b10      	subs	r3, #16
 8006d36:	4a27      	ldr	r2, [pc, #156]	; (8006dd4 <DMA_CalcBaseAndBitshift+0x158>)
 8006d38:	fba2 2303 	umull	r2, r3, r2, r3
 8006d3c:	091b      	lsrs	r3, r3, #4
 8006d3e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f003 0307 	and.w	r3, r3, #7
 8006d46:	4a24      	ldr	r2, [pc, #144]	; (8006dd8 <DMA_CalcBaseAndBitshift+0x15c>)
 8006d48:	5cd3      	ldrb	r3, [r2, r3]
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2b03      	cmp	r3, #3
 8006d54:	d908      	bls.n	8006d68 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	4b1f      	ldr	r3, [pc, #124]	; (8006ddc <DMA_CalcBaseAndBitshift+0x160>)
 8006d5e:	4013      	ands	r3, r2
 8006d60:	1d1a      	adds	r2, r3, #4
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	659a      	str	r2, [r3, #88]	; 0x58
 8006d66:	e00d      	b.n	8006d84 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	4b1b      	ldr	r3, [pc, #108]	; (8006ddc <DMA_CalcBaseAndBitshift+0x160>)
 8006d70:	4013      	ands	r3, r2
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	6593      	str	r3, [r2, #88]	; 0x58
 8006d76:	e005      	b.n	8006d84 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3714      	adds	r7, #20
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr
 8006d94:	40020010 	.word	0x40020010
 8006d98:	40020028 	.word	0x40020028
 8006d9c:	40020040 	.word	0x40020040
 8006da0:	40020058 	.word	0x40020058
 8006da4:	40020070 	.word	0x40020070
 8006da8:	40020088 	.word	0x40020088
 8006dac:	400200a0 	.word	0x400200a0
 8006db0:	400200b8 	.word	0x400200b8
 8006db4:	40020410 	.word	0x40020410
 8006db8:	40020428 	.word	0x40020428
 8006dbc:	40020440 	.word	0x40020440
 8006dc0:	40020458 	.word	0x40020458
 8006dc4:	40020470 	.word	0x40020470
 8006dc8:	40020488 	.word	0x40020488
 8006dcc:	400204a0 	.word	0x400204a0
 8006dd0:	400204b8 	.word	0x400204b8
 8006dd4:	aaaaaaab 	.word	0xaaaaaaab
 8006dd8:	08011c5c 	.word	0x08011c5c
 8006ddc:	fffffc00 	.word	0xfffffc00

08006de0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b085      	sub	sp, #20
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006de8:	2300      	movs	r3, #0
 8006dea:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d120      	bne.n	8006e36 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006df8:	2b03      	cmp	r3, #3
 8006dfa:	d858      	bhi.n	8006eae <DMA_CheckFifoParam+0xce>
 8006dfc:	a201      	add	r2, pc, #4	; (adr r2, 8006e04 <DMA_CheckFifoParam+0x24>)
 8006dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e02:	bf00      	nop
 8006e04:	08006e15 	.word	0x08006e15
 8006e08:	08006e27 	.word	0x08006e27
 8006e0c:	08006e15 	.word	0x08006e15
 8006e10:	08006eaf 	.word	0x08006eaf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d048      	beq.n	8006eb2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006e24:	e045      	b.n	8006eb2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e2a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006e2e:	d142      	bne.n	8006eb6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006e34:	e03f      	b.n	8006eb6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e3e:	d123      	bne.n	8006e88 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e44:	2b03      	cmp	r3, #3
 8006e46:	d838      	bhi.n	8006eba <DMA_CheckFifoParam+0xda>
 8006e48:	a201      	add	r2, pc, #4	; (adr r2, 8006e50 <DMA_CheckFifoParam+0x70>)
 8006e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e4e:	bf00      	nop
 8006e50:	08006e61 	.word	0x08006e61
 8006e54:	08006e67 	.word	0x08006e67
 8006e58:	08006e61 	.word	0x08006e61
 8006e5c:	08006e79 	.word	0x08006e79
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	73fb      	strb	r3, [r7, #15]
        break;
 8006e64:	e030      	b.n	8006ec8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d025      	beq.n	8006ebe <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006e76:	e022      	b.n	8006ebe <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006e80:	d11f      	bne.n	8006ec2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006e86:	e01c      	b.n	8006ec2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d902      	bls.n	8006e96 <DMA_CheckFifoParam+0xb6>
 8006e90:	2b03      	cmp	r3, #3
 8006e92:	d003      	beq.n	8006e9c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006e94:	e018      	b.n	8006ec8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	73fb      	strb	r3, [r7, #15]
        break;
 8006e9a:	e015      	b.n	8006ec8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d00e      	beq.n	8006ec6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	73fb      	strb	r3, [r7, #15]
    break;
 8006eac:	e00b      	b.n	8006ec6 <DMA_CheckFifoParam+0xe6>
        break;
 8006eae:	bf00      	nop
 8006eb0:	e00a      	b.n	8006ec8 <DMA_CheckFifoParam+0xe8>
        break;
 8006eb2:	bf00      	nop
 8006eb4:	e008      	b.n	8006ec8 <DMA_CheckFifoParam+0xe8>
        break;
 8006eb6:	bf00      	nop
 8006eb8:	e006      	b.n	8006ec8 <DMA_CheckFifoParam+0xe8>
        break;
 8006eba:	bf00      	nop
 8006ebc:	e004      	b.n	8006ec8 <DMA_CheckFifoParam+0xe8>
        break;
 8006ebe:	bf00      	nop
 8006ec0:	e002      	b.n	8006ec8 <DMA_CheckFifoParam+0xe8>
        break;
 8006ec2:	bf00      	nop
 8006ec4:	e000      	b.n	8006ec8 <DMA_CheckFifoParam+0xe8>
    break;
 8006ec6:	bf00      	nop
    }
  }

  return status;
 8006ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3714      	adds	r7, #20
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop

08006ed8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b085      	sub	sp, #20
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a38      	ldr	r2, [pc, #224]	; (8006fcc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d022      	beq.n	8006f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a36      	ldr	r2, [pc, #216]	; (8006fd0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d01d      	beq.n	8006f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a35      	ldr	r2, [pc, #212]	; (8006fd4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d018      	beq.n	8006f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a33      	ldr	r2, [pc, #204]	; (8006fd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d013      	beq.n	8006f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a32      	ldr	r2, [pc, #200]	; (8006fdc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d00e      	beq.n	8006f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a30      	ldr	r2, [pc, #192]	; (8006fe0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d009      	beq.n	8006f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a2f      	ldr	r2, [pc, #188]	; (8006fe4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d004      	beq.n	8006f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a2d      	ldr	r2, [pc, #180]	; (8006fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d101      	bne.n	8006f3a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006f36:	2301      	movs	r3, #1
 8006f38:	e000      	b.n	8006f3c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d01a      	beq.n	8006f76 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	3b08      	subs	r3, #8
 8006f48:	4a28      	ldr	r2, [pc, #160]	; (8006fec <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f4e:	091b      	lsrs	r3, r3, #4
 8006f50:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	4b26      	ldr	r3, [pc, #152]	; (8006ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006f56:	4413      	add	r3, r2
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a24      	ldr	r2, [pc, #144]	; (8006ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006f64:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f003 031f 	and.w	r3, r3, #31
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	409a      	lsls	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006f74:	e024      	b.n	8006fc0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	3b10      	subs	r3, #16
 8006f7e:	4a1e      	ldr	r2, [pc, #120]	; (8006ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006f80:	fba2 2303 	umull	r2, r3, r2, r3
 8006f84:	091b      	lsrs	r3, r3, #4
 8006f86:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	4a1c      	ldr	r2, [pc, #112]	; (8006ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d806      	bhi.n	8006f9e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	4a1b      	ldr	r2, [pc, #108]	; (8007000 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d902      	bls.n	8006f9e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	3308      	adds	r3, #8
 8006f9c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	4b18      	ldr	r3, [pc, #96]	; (8007004 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006fa2:	4413      	add	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a16      	ldr	r2, [pc, #88]	; (8007008 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006fb0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f003 031f 	and.w	r3, r3, #31
 8006fb8:	2201      	movs	r2, #1
 8006fba:	409a      	lsls	r2, r3
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006fc0:	bf00      	nop
 8006fc2:	3714      	adds	r7, #20
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr
 8006fcc:	58025408 	.word	0x58025408
 8006fd0:	5802541c 	.word	0x5802541c
 8006fd4:	58025430 	.word	0x58025430
 8006fd8:	58025444 	.word	0x58025444
 8006fdc:	58025458 	.word	0x58025458
 8006fe0:	5802546c 	.word	0x5802546c
 8006fe4:	58025480 	.word	0x58025480
 8006fe8:	58025494 	.word	0x58025494
 8006fec:	cccccccd 	.word	0xcccccccd
 8006ff0:	16009600 	.word	0x16009600
 8006ff4:	58025880 	.word	0x58025880
 8006ff8:	aaaaaaab 	.word	0xaaaaaaab
 8006ffc:	400204b8 	.word	0x400204b8
 8007000:	4002040f 	.word	0x4002040f
 8007004:	10008200 	.word	0x10008200
 8007008:	40020880 	.word	0x40020880

0800700c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800700c:	b480      	push	{r7}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	b2db      	uxtb	r3, r3
 800701a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d04a      	beq.n	80070b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2b08      	cmp	r3, #8
 8007026:	d847      	bhi.n	80070b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a25      	ldr	r2, [pc, #148]	; (80070c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d022      	beq.n	8007078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a24      	ldr	r2, [pc, #144]	; (80070c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d01d      	beq.n	8007078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a22      	ldr	r2, [pc, #136]	; (80070cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d018      	beq.n	8007078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a21      	ldr	r2, [pc, #132]	; (80070d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d013      	beq.n	8007078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a1f      	ldr	r2, [pc, #124]	; (80070d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d00e      	beq.n	8007078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a1e      	ldr	r2, [pc, #120]	; (80070d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d009      	beq.n	8007078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a1c      	ldr	r2, [pc, #112]	; (80070dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d004      	beq.n	8007078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a1b      	ldr	r2, [pc, #108]	; (80070e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d101      	bne.n	800707c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007078:	2301      	movs	r3, #1
 800707a:	e000      	b.n	800707e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800707c:	2300      	movs	r3, #0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00a      	beq.n	8007098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4b17      	ldr	r3, [pc, #92]	; (80070e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007086:	4413      	add	r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	461a      	mov	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a15      	ldr	r2, [pc, #84]	; (80070e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007094:	671a      	str	r2, [r3, #112]	; 0x70
 8007096:	e009      	b.n	80070ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007098:	68fa      	ldr	r2, [r7, #12]
 800709a:	4b14      	ldr	r3, [pc, #80]	; (80070ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800709c:	4413      	add	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	461a      	mov	r2, r3
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a11      	ldr	r2, [pc, #68]	; (80070f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80070aa:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	3b01      	subs	r3, #1
 80070b0:	2201      	movs	r2, #1
 80070b2:	409a      	lsls	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80070b8:	bf00      	nop
 80070ba:	3714      	adds	r7, #20
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr
 80070c4:	58025408 	.word	0x58025408
 80070c8:	5802541c 	.word	0x5802541c
 80070cc:	58025430 	.word	0x58025430
 80070d0:	58025444 	.word	0x58025444
 80070d4:	58025458 	.word	0x58025458
 80070d8:	5802546c 	.word	0x5802546c
 80070dc:	58025480 	.word	0x58025480
 80070e0:	58025494 	.word	0x58025494
 80070e4:	1600963f 	.word	0x1600963f
 80070e8:	58025940 	.word	0x58025940
 80070ec:	1000823f 	.word	0x1000823f
 80070f0:	40020940 	.word	0x40020940

080070f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b089      	sub	sp, #36	; 0x24
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80070fe:	2300      	movs	r3, #0
 8007100:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007102:	4b89      	ldr	r3, [pc, #548]	; (8007328 <HAL_GPIO_Init+0x234>)
 8007104:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007106:	e194      	b.n	8007432 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	2101      	movs	r1, #1
 800710e:	69fb      	ldr	r3, [r7, #28]
 8007110:	fa01 f303 	lsl.w	r3, r1, r3
 8007114:	4013      	ands	r3, r2
 8007116:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	2b00      	cmp	r3, #0
 800711c:	f000 8186 	beq.w	800742c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	f003 0303 	and.w	r3, r3, #3
 8007128:	2b01      	cmp	r3, #1
 800712a:	d005      	beq.n	8007138 <HAL_GPIO_Init+0x44>
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	f003 0303 	and.w	r3, r3, #3
 8007134:	2b02      	cmp	r3, #2
 8007136:	d130      	bne.n	800719a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	005b      	lsls	r3, r3, #1
 8007142:	2203      	movs	r2, #3
 8007144:	fa02 f303 	lsl.w	r3, r2, r3
 8007148:	43db      	mvns	r3, r3
 800714a:	69ba      	ldr	r2, [r7, #24]
 800714c:	4013      	ands	r3, r2
 800714e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	68da      	ldr	r2, [r3, #12]
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	005b      	lsls	r3, r3, #1
 8007158:	fa02 f303 	lsl.w	r3, r2, r3
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	4313      	orrs	r3, r2
 8007160:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	69ba      	ldr	r2, [r7, #24]
 8007166:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800716e:	2201      	movs	r2, #1
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	fa02 f303 	lsl.w	r3, r2, r3
 8007176:	43db      	mvns	r3, r3
 8007178:	69ba      	ldr	r2, [r7, #24]
 800717a:	4013      	ands	r3, r2
 800717c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	091b      	lsrs	r3, r3, #4
 8007184:	f003 0201 	and.w	r2, r3, #1
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	fa02 f303 	lsl.w	r3, r2, r3
 800718e:	69ba      	ldr	r2, [r7, #24]
 8007190:	4313      	orrs	r3, r2
 8007192:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	69ba      	ldr	r2, [r7, #24]
 8007198:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	f003 0303 	and.w	r3, r3, #3
 80071a2:	2b03      	cmp	r3, #3
 80071a4:	d017      	beq.n	80071d6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80071ac:	69fb      	ldr	r3, [r7, #28]
 80071ae:	005b      	lsls	r3, r3, #1
 80071b0:	2203      	movs	r2, #3
 80071b2:	fa02 f303 	lsl.w	r3, r2, r3
 80071b6:	43db      	mvns	r3, r3
 80071b8:	69ba      	ldr	r2, [r7, #24]
 80071ba:	4013      	ands	r3, r2
 80071bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	689a      	ldr	r2, [r3, #8]
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	005b      	lsls	r3, r3, #1
 80071c6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ca:	69ba      	ldr	r2, [r7, #24]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	69ba      	ldr	r2, [r7, #24]
 80071d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f003 0303 	and.w	r3, r3, #3
 80071de:	2b02      	cmp	r3, #2
 80071e0:	d123      	bne.n	800722a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	08da      	lsrs	r2, r3, #3
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	3208      	adds	r2, #8
 80071ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	f003 0307 	and.w	r3, r3, #7
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	220f      	movs	r2, #15
 80071fa:	fa02 f303 	lsl.w	r3, r2, r3
 80071fe:	43db      	mvns	r3, r3
 8007200:	69ba      	ldr	r2, [r7, #24]
 8007202:	4013      	ands	r3, r2
 8007204:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	691a      	ldr	r2, [r3, #16]
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	f003 0307 	and.w	r3, r3, #7
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	fa02 f303 	lsl.w	r3, r2, r3
 8007216:	69ba      	ldr	r2, [r7, #24]
 8007218:	4313      	orrs	r3, r2
 800721a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	08da      	lsrs	r2, r3, #3
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	3208      	adds	r2, #8
 8007224:	69b9      	ldr	r1, [r7, #24]
 8007226:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	2203      	movs	r2, #3
 8007236:	fa02 f303 	lsl.w	r3, r2, r3
 800723a:	43db      	mvns	r3, r3
 800723c:	69ba      	ldr	r2, [r7, #24]
 800723e:	4013      	ands	r3, r2
 8007240:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f003 0203 	and.w	r2, r3, #3
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	005b      	lsls	r3, r3, #1
 800724e:	fa02 f303 	lsl.w	r3, r2, r3
 8007252:	69ba      	ldr	r2, [r7, #24]
 8007254:	4313      	orrs	r3, r2
 8007256:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	69ba      	ldr	r2, [r7, #24]
 800725c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 80e0 	beq.w	800742c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800726c:	4b2f      	ldr	r3, [pc, #188]	; (800732c <HAL_GPIO_Init+0x238>)
 800726e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8007272:	4a2e      	ldr	r2, [pc, #184]	; (800732c <HAL_GPIO_Init+0x238>)
 8007274:	f043 0302 	orr.w	r3, r3, #2
 8007278:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800727c:	4b2b      	ldr	r3, [pc, #172]	; (800732c <HAL_GPIO_Init+0x238>)
 800727e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	60fb      	str	r3, [r7, #12]
 8007288:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800728a:	4a29      	ldr	r2, [pc, #164]	; (8007330 <HAL_GPIO_Init+0x23c>)
 800728c:	69fb      	ldr	r3, [r7, #28]
 800728e:	089b      	lsrs	r3, r3, #2
 8007290:	3302      	adds	r3, #2
 8007292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007296:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	f003 0303 	and.w	r3, r3, #3
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	220f      	movs	r2, #15
 80072a2:	fa02 f303 	lsl.w	r3, r2, r3
 80072a6:	43db      	mvns	r3, r3
 80072a8:	69ba      	ldr	r2, [r7, #24]
 80072aa:	4013      	ands	r3, r2
 80072ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a20      	ldr	r2, [pc, #128]	; (8007334 <HAL_GPIO_Init+0x240>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d052      	beq.n	800735c <HAL_GPIO_Init+0x268>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a1f      	ldr	r2, [pc, #124]	; (8007338 <HAL_GPIO_Init+0x244>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d031      	beq.n	8007322 <HAL_GPIO_Init+0x22e>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a1e      	ldr	r2, [pc, #120]	; (800733c <HAL_GPIO_Init+0x248>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d02b      	beq.n	800731e <HAL_GPIO_Init+0x22a>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4a1d      	ldr	r2, [pc, #116]	; (8007340 <HAL_GPIO_Init+0x24c>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d025      	beq.n	800731a <HAL_GPIO_Init+0x226>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a1c      	ldr	r2, [pc, #112]	; (8007344 <HAL_GPIO_Init+0x250>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d01f      	beq.n	8007316 <HAL_GPIO_Init+0x222>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	4a1b      	ldr	r2, [pc, #108]	; (8007348 <HAL_GPIO_Init+0x254>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d019      	beq.n	8007312 <HAL_GPIO_Init+0x21e>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	4a1a      	ldr	r2, [pc, #104]	; (800734c <HAL_GPIO_Init+0x258>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d013      	beq.n	800730e <HAL_GPIO_Init+0x21a>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4a19      	ldr	r2, [pc, #100]	; (8007350 <HAL_GPIO_Init+0x25c>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d00d      	beq.n	800730a <HAL_GPIO_Init+0x216>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a18      	ldr	r2, [pc, #96]	; (8007354 <HAL_GPIO_Init+0x260>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d007      	beq.n	8007306 <HAL_GPIO_Init+0x212>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	4a17      	ldr	r2, [pc, #92]	; (8007358 <HAL_GPIO_Init+0x264>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d101      	bne.n	8007302 <HAL_GPIO_Init+0x20e>
 80072fe:	2309      	movs	r3, #9
 8007300:	e02d      	b.n	800735e <HAL_GPIO_Init+0x26a>
 8007302:	230a      	movs	r3, #10
 8007304:	e02b      	b.n	800735e <HAL_GPIO_Init+0x26a>
 8007306:	2308      	movs	r3, #8
 8007308:	e029      	b.n	800735e <HAL_GPIO_Init+0x26a>
 800730a:	2307      	movs	r3, #7
 800730c:	e027      	b.n	800735e <HAL_GPIO_Init+0x26a>
 800730e:	2306      	movs	r3, #6
 8007310:	e025      	b.n	800735e <HAL_GPIO_Init+0x26a>
 8007312:	2305      	movs	r3, #5
 8007314:	e023      	b.n	800735e <HAL_GPIO_Init+0x26a>
 8007316:	2304      	movs	r3, #4
 8007318:	e021      	b.n	800735e <HAL_GPIO_Init+0x26a>
 800731a:	2303      	movs	r3, #3
 800731c:	e01f      	b.n	800735e <HAL_GPIO_Init+0x26a>
 800731e:	2302      	movs	r3, #2
 8007320:	e01d      	b.n	800735e <HAL_GPIO_Init+0x26a>
 8007322:	2301      	movs	r3, #1
 8007324:	e01b      	b.n	800735e <HAL_GPIO_Init+0x26a>
 8007326:	bf00      	nop
 8007328:	58000080 	.word	0x58000080
 800732c:	58024400 	.word	0x58024400
 8007330:	58000400 	.word	0x58000400
 8007334:	58020000 	.word	0x58020000
 8007338:	58020400 	.word	0x58020400
 800733c:	58020800 	.word	0x58020800
 8007340:	58020c00 	.word	0x58020c00
 8007344:	58021000 	.word	0x58021000
 8007348:	58021400 	.word	0x58021400
 800734c:	58021800 	.word	0x58021800
 8007350:	58021c00 	.word	0x58021c00
 8007354:	58022000 	.word	0x58022000
 8007358:	58022400 	.word	0x58022400
 800735c:	2300      	movs	r3, #0
 800735e:	69fa      	ldr	r2, [r7, #28]
 8007360:	f002 0203 	and.w	r2, r2, #3
 8007364:	0092      	lsls	r2, r2, #2
 8007366:	4093      	lsls	r3, r2
 8007368:	69ba      	ldr	r2, [r7, #24]
 800736a:	4313      	orrs	r3, r2
 800736c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800736e:	4938      	ldr	r1, [pc, #224]	; (8007450 <HAL_GPIO_Init+0x35c>)
 8007370:	69fb      	ldr	r3, [r7, #28]
 8007372:	089b      	lsrs	r3, r3, #2
 8007374:	3302      	adds	r3, #2
 8007376:	69ba      	ldr	r2, [r7, #24]
 8007378:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800737c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	43db      	mvns	r3, r3
 8007388:	69ba      	ldr	r2, [r7, #24]
 800738a:	4013      	ands	r3, r2
 800738c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007396:	2b00      	cmp	r3, #0
 8007398:	d003      	beq.n	80073a2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800739a:	69ba      	ldr	r2, [r7, #24]
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	4313      	orrs	r3, r2
 80073a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80073a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80073aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	43db      	mvns	r3, r3
 80073b6:	69ba      	ldr	r2, [r7, #24]
 80073b8:	4013      	ands	r3, r2
 80073ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d003      	beq.n	80073d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80073c8:	69ba      	ldr	r2, [r7, #24]
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80073d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	43db      	mvns	r3, r3
 80073e2:	69ba      	ldr	r2, [r7, #24]
 80073e4:	4013      	ands	r3, r2
 80073e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d003      	beq.n	80073fc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80073f4:	69ba      	ldr	r2, [r7, #24]
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	4313      	orrs	r3, r2
 80073fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	69ba      	ldr	r2, [r7, #24]
 8007400:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	43db      	mvns	r3, r3
 800740c:	69ba      	ldr	r2, [r7, #24]
 800740e:	4013      	ands	r3, r2
 8007410:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d003      	beq.n	8007426 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800741e:	69ba      	ldr	r2, [r7, #24]
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	4313      	orrs	r3, r2
 8007424:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	69ba      	ldr	r2, [r7, #24]
 800742a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800742c:	69fb      	ldr	r3, [r7, #28]
 800742e:	3301      	adds	r3, #1
 8007430:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	fa22 f303 	lsr.w	r3, r2, r3
 800743c:	2b00      	cmp	r3, #0
 800743e:	f47f ae63 	bne.w	8007108 <HAL_GPIO_Init+0x14>
  }
}
 8007442:	bf00      	nop
 8007444:	bf00      	nop
 8007446:	3724      	adds	r7, #36	; 0x24
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr
 8007450:	58000400 	.word	0x58000400

08007454 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007454:	b480      	push	{r7}
 8007456:	b085      	sub	sp, #20
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	691a      	ldr	r2, [r3, #16]
 8007464:	887b      	ldrh	r3, [r7, #2]
 8007466:	4013      	ands	r3, r2
 8007468:	2b00      	cmp	r3, #0
 800746a:	d002      	beq.n	8007472 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800746c:	2301      	movs	r3, #1
 800746e:	73fb      	strb	r3, [r7, #15]
 8007470:	e001      	b.n	8007476 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007472:	2300      	movs	r3, #0
 8007474:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007476:	7bfb      	ldrb	r3, [r7, #15]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3714      	adds	r7, #20
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	460b      	mov	r3, r1
 800748e:	807b      	strh	r3, [r7, #2]
 8007490:	4613      	mov	r3, r2
 8007492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007494:	787b      	ldrb	r3, [r7, #1]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d003      	beq.n	80074a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800749a:	887a      	ldrh	r2, [r7, #2]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80074a0:	e003      	b.n	80074aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80074a2:	887b      	ldrh	r3, [r7, #2]
 80074a4:	041a      	lsls	r2, r3, #16
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	619a      	str	r2, [r3, #24]
}
 80074aa:	bf00      	nop
 80074ac:	370c      	adds	r7, #12
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr

080074b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80074b6:	b480      	push	{r7}
 80074b8:	b085      	sub	sp, #20
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	6078      	str	r0, [r7, #4]
 80074be:	460b      	mov	r3, r1
 80074c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	695b      	ldr	r3, [r3, #20]
 80074c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80074c8:	887a      	ldrh	r2, [r7, #2]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	4013      	ands	r3, r2
 80074ce:	041a      	lsls	r2, r3, #16
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	43d9      	mvns	r1, r3
 80074d4:	887b      	ldrh	r3, [r7, #2]
 80074d6:	400b      	ands	r3, r1
 80074d8:	431a      	orrs	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	619a      	str	r2, [r3, #24]
}
 80074de:	bf00      	nop
 80074e0:	3714      	adds	r7, #20
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr
	...

080074ec <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80074f4:	4b29      	ldr	r3, [pc, #164]	; (800759c <HAL_PWREx_ConfigSupply+0xb0>)
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	f003 0307 	and.w	r3, r3, #7
 80074fc:	2b06      	cmp	r3, #6
 80074fe:	d00a      	beq.n	8007516 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007500:	4b26      	ldr	r3, [pc, #152]	; (800759c <HAL_PWREx_ConfigSupply+0xb0>)
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	429a      	cmp	r2, r3
 800750c:	d001      	beq.n	8007512 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	e040      	b.n	8007594 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007512:	2300      	movs	r3, #0
 8007514:	e03e      	b.n	8007594 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007516:	4b21      	ldr	r3, [pc, #132]	; (800759c <HAL_PWREx_ConfigSupply+0xb0>)
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800751e:	491f      	ldr	r1, [pc, #124]	; (800759c <HAL_PWREx_ConfigSupply+0xb0>)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4313      	orrs	r3, r2
 8007524:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007526:	f7fa ffed 	bl	8002504 <HAL_GetTick>
 800752a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800752c:	e009      	b.n	8007542 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800752e:	f7fa ffe9 	bl	8002504 <HAL_GetTick>
 8007532:	4602      	mov	r2, r0
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	1ad3      	subs	r3, r2, r3
 8007538:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800753c:	d901      	bls.n	8007542 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e028      	b.n	8007594 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007542:	4b16      	ldr	r3, [pc, #88]	; (800759c <HAL_PWREx_ConfigSupply+0xb0>)
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800754a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800754e:	d1ee      	bne.n	800752e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b1e      	cmp	r3, #30
 8007554:	d008      	beq.n	8007568 <HAL_PWREx_ConfigSupply+0x7c>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2b2e      	cmp	r3, #46	; 0x2e
 800755a:	d005      	beq.n	8007568 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2b1d      	cmp	r3, #29
 8007560:	d002      	beq.n	8007568 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2b2d      	cmp	r3, #45	; 0x2d
 8007566:	d114      	bne.n	8007592 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8007568:	f7fa ffcc 	bl	8002504 <HAL_GetTick>
 800756c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800756e:	e009      	b.n	8007584 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007570:	f7fa ffc8 	bl	8002504 <HAL_GetTick>
 8007574:	4602      	mov	r2, r0
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800757e:	d901      	bls.n	8007584 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e007      	b.n	8007594 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007584:	4b05      	ldr	r3, [pc, #20]	; (800759c <HAL_PWREx_ConfigSupply+0xb0>)
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800758c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007590:	d1ee      	bne.n	8007570 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007592:	2300      	movs	r3, #0
}
 8007594:	4618      	mov	r0, r3
 8007596:	3710      	adds	r7, #16
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}
 800759c:	58024800 	.word	0x58024800

080075a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08c      	sub	sp, #48	; 0x30
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d101      	bne.n	80075b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	e3f4      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	f000 80b3 	beq.w	8007726 <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075c0:	4b95      	ldr	r3, [pc, #596]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80075c2:	691b      	ldr	r3, [r3, #16]
 80075c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80075c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80075ca:	4b93      	ldr	r3, [pc, #588]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80075cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ce:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80075d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075d2:	2b10      	cmp	r3, #16
 80075d4:	d007      	beq.n	80075e6 <HAL_RCC_OscConfig+0x46>
 80075d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075d8:	2b18      	cmp	r3, #24
 80075da:	d112      	bne.n	8007602 <HAL_RCC_OscConfig+0x62>
 80075dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075de:	f003 0303 	and.w	r3, r3, #3
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d10d      	bne.n	8007602 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075e6:	4b8c      	ldr	r3, [pc, #560]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 8098 	beq.w	8007724 <HAL_RCC_OscConfig+0x184>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	f040 8093 	bne.w	8007724 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e3cc      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800760a:	d106      	bne.n	800761a <HAL_RCC_OscConfig+0x7a>
 800760c:	4b82      	ldr	r3, [pc, #520]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a81      	ldr	r2, [pc, #516]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007612:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007616:	6013      	str	r3, [r2, #0]
 8007618:	e058      	b.n	80076cc <HAL_RCC_OscConfig+0x12c>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d112      	bne.n	8007648 <HAL_RCC_OscConfig+0xa8>
 8007622:	4b7d      	ldr	r3, [pc, #500]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a7c      	ldr	r2, [pc, #496]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007628:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800762c:	6013      	str	r3, [r2, #0]
 800762e:	4b7a      	ldr	r3, [pc, #488]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a79      	ldr	r2, [pc, #484]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007634:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007638:	6013      	str	r3, [r2, #0]
 800763a:	4b77      	ldr	r3, [pc, #476]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a76      	ldr	r2, [pc, #472]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007640:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007644:	6013      	str	r3, [r2, #0]
 8007646:	e041      	b.n	80076cc <HAL_RCC_OscConfig+0x12c>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007650:	d112      	bne.n	8007678 <HAL_RCC_OscConfig+0xd8>
 8007652:	4b71      	ldr	r3, [pc, #452]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a70      	ldr	r2, [pc, #448]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007658:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800765c:	6013      	str	r3, [r2, #0]
 800765e:	4b6e      	ldr	r3, [pc, #440]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a6d      	ldr	r2, [pc, #436]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007664:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007668:	6013      	str	r3, [r2, #0]
 800766a:	4b6b      	ldr	r3, [pc, #428]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a6a      	ldr	r2, [pc, #424]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007674:	6013      	str	r3, [r2, #0]
 8007676:	e029      	b.n	80076cc <HAL_RCC_OscConfig+0x12c>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8007680:	d112      	bne.n	80076a8 <HAL_RCC_OscConfig+0x108>
 8007682:	4b65      	ldr	r3, [pc, #404]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a64      	ldr	r2, [pc, #400]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007688:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800768c:	6013      	str	r3, [r2, #0]
 800768e:	4b62      	ldr	r3, [pc, #392]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a61      	ldr	r2, [pc, #388]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007698:	6013      	str	r3, [r2, #0]
 800769a:	4b5f      	ldr	r3, [pc, #380]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a5e      	ldr	r2, [pc, #376]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80076a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076a4:	6013      	str	r3, [r2, #0]
 80076a6:	e011      	b.n	80076cc <HAL_RCC_OscConfig+0x12c>
 80076a8:	4b5b      	ldr	r3, [pc, #364]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a5a      	ldr	r2, [pc, #360]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80076ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076b2:	6013      	str	r3, [r2, #0]
 80076b4:	4b58      	ldr	r3, [pc, #352]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a57      	ldr	r2, [pc, #348]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80076ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076be:	6013      	str	r3, [r2, #0]
 80076c0:	4b55      	ldr	r3, [pc, #340]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a54      	ldr	r2, [pc, #336]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80076c6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80076ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d013      	beq.n	80076fc <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076d4:	f7fa ff16 	bl	8002504 <HAL_GetTick>
 80076d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80076da:	e008      	b.n	80076ee <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80076dc:	f7fa ff12 	bl	8002504 <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	2b64      	cmp	r3, #100	; 0x64
 80076e8:	d901      	bls.n	80076ee <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	e356      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80076ee:	4b4a      	ldr	r3, [pc, #296]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d0f0      	beq.n	80076dc <HAL_RCC_OscConfig+0x13c>
 80076fa:	e014      	b.n	8007726 <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076fc:	f7fa ff02 	bl	8002504 <HAL_GetTick>
 8007700:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007702:	e008      	b.n	8007716 <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007704:	f7fa fefe 	bl	8002504 <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	2b64      	cmp	r3, #100	; 0x64
 8007710:	d901      	bls.n	8007716 <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e342      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007716:	4b40      	ldr	r3, [pc, #256]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800771e:	2b00      	cmp	r3, #0
 8007720:	d1f0      	bne.n	8007704 <HAL_RCC_OscConfig+0x164>
 8007722:	e000      	b.n	8007726 <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f003 0302 	and.w	r3, r3, #2
 800772e:	2b00      	cmp	r3, #0
 8007730:	f000 808d 	beq.w	800784e <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007734:	4b38      	ldr	r3, [pc, #224]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007736:	691b      	ldr	r3, [r3, #16]
 8007738:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800773c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800773e:	4b36      	ldr	r3, [pc, #216]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007742:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007744:	6a3b      	ldr	r3, [r7, #32]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d007      	beq.n	800775a <HAL_RCC_OscConfig+0x1ba>
 800774a:	6a3b      	ldr	r3, [r7, #32]
 800774c:	2b18      	cmp	r3, #24
 800774e:	d137      	bne.n	80077c0 <HAL_RCC_OscConfig+0x220>
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	f003 0303 	and.w	r3, r3, #3
 8007756:	2b00      	cmp	r3, #0
 8007758:	d132      	bne.n	80077c0 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800775a:	4b2f      	ldr	r3, [pc, #188]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 0304 	and.w	r3, r3, #4
 8007762:	2b00      	cmp	r3, #0
 8007764:	d005      	beq.n	8007772 <HAL_RCC_OscConfig+0x1d2>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d101      	bne.n	8007772 <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	e314      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007772:	4b29      	ldr	r3, [pc, #164]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f023 0219 	bic.w	r2, r3, #25
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	68db      	ldr	r3, [r3, #12]
 800777e:	4926      	ldr	r1, [pc, #152]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007780:	4313      	orrs	r3, r2
 8007782:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007784:	f7fa febe 	bl	8002504 <HAL_GetTick>
 8007788:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800778a:	e008      	b.n	800779e <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800778c:	f7fa feba 	bl	8002504 <HAL_GetTick>
 8007790:	4602      	mov	r2, r0
 8007792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007794:	1ad3      	subs	r3, r2, r3
 8007796:	2b02      	cmp	r3, #2
 8007798:	d901      	bls.n	800779e <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e2fe      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800779e:	4b1e      	ldr	r3, [pc, #120]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f003 0304 	and.w	r3, r3, #4
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d0f0      	beq.n	800778c <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077aa:	4b1b      	ldr	r3, [pc, #108]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	061b      	lsls	r3, r3, #24
 80077b8:	4917      	ldr	r1, [pc, #92]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80077ba:	4313      	orrs	r3, r2
 80077bc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80077be:	e046      	b.n	800784e <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d029      	beq.n	800781c <HAL_RCC_OscConfig+0x27c>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80077c8:	4b13      	ldr	r3, [pc, #76]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f023 0219 	bic.w	r2, r3, #25
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	68db      	ldr	r3, [r3, #12]
 80077d4:	4910      	ldr	r1, [pc, #64]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80077d6:	4313      	orrs	r3, r2
 80077d8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077da:	f7fa fe93 	bl	8002504 <HAL_GetTick>
 80077de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80077e0:	e008      	b.n	80077f4 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80077e2:	f7fa fe8f 	bl	8002504 <HAL_GetTick>
 80077e6:	4602      	mov	r2, r0
 80077e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ea:	1ad3      	subs	r3, r2, r3
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	d901      	bls.n	80077f4 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e2d3      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80077f4:	4b08      	ldr	r3, [pc, #32]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0304 	and.w	r3, r3, #4
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d0f0      	beq.n	80077e2 <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007800:	4b05      	ldr	r3, [pc, #20]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	061b      	lsls	r3, r3, #24
 800780e:	4902      	ldr	r1, [pc, #8]	; (8007818 <HAL_RCC_OscConfig+0x278>)
 8007810:	4313      	orrs	r3, r2
 8007812:	604b      	str	r3, [r1, #4]
 8007814:	e01b      	b.n	800784e <HAL_RCC_OscConfig+0x2ae>
 8007816:	bf00      	nop
 8007818:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800781c:	4b97      	ldr	r3, [pc, #604]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a96      	ldr	r2, [pc, #600]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007822:	f023 0301 	bic.w	r3, r3, #1
 8007826:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007828:	f7fa fe6c 	bl	8002504 <HAL_GetTick>
 800782c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800782e:	e008      	b.n	8007842 <HAL_RCC_OscConfig+0x2a2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007830:	f7fa fe68 	bl	8002504 <HAL_GetTick>
 8007834:	4602      	mov	r2, r0
 8007836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007838:	1ad3      	subs	r3, r2, r3
 800783a:	2b02      	cmp	r3, #2
 800783c:	d901      	bls.n	8007842 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	e2ac      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007842:	4b8e      	ldr	r3, [pc, #568]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 0304 	and.w	r3, r3, #4
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1f0      	bne.n	8007830 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 0310 	and.w	r3, r3, #16
 8007856:	2b00      	cmp	r3, #0
 8007858:	d06a      	beq.n	8007930 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800785a:	4b88      	ldr	r3, [pc, #544]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007862:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007864:	4b85      	ldr	r3, [pc, #532]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007868:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800786a:	69bb      	ldr	r3, [r7, #24]
 800786c:	2b08      	cmp	r3, #8
 800786e:	d007      	beq.n	8007880 <HAL_RCC_OscConfig+0x2e0>
 8007870:	69bb      	ldr	r3, [r7, #24]
 8007872:	2b18      	cmp	r3, #24
 8007874:	d11b      	bne.n	80078ae <HAL_RCC_OscConfig+0x30e>
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	f003 0303 	and.w	r3, r3, #3
 800787c:	2b01      	cmp	r3, #1
 800787e:	d116      	bne.n	80078ae <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007880:	4b7e      	ldr	r3, [pc, #504]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007888:	2b00      	cmp	r3, #0
 800788a:	d005      	beq.n	8007898 <HAL_RCC_OscConfig+0x2f8>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	69db      	ldr	r3, [r3, #28]
 8007890:	2b80      	cmp	r3, #128	; 0x80
 8007892:	d001      	beq.n	8007898 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e281      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007898:	4b78      	ldr	r3, [pc, #480]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6a1b      	ldr	r3, [r3, #32]
 80078a4:	061b      	lsls	r3, r3, #24
 80078a6:	4975      	ldr	r1, [pc, #468]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80078a8:	4313      	orrs	r3, r2
 80078aa:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80078ac:	e040      	b.n	8007930 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	69db      	ldr	r3, [r3, #28]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d023      	beq.n	80078fe <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80078b6:	4b71      	ldr	r3, [pc, #452]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a70      	ldr	r2, [pc, #448]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80078bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078c2:	f7fa fe1f 	bl	8002504 <HAL_GetTick>
 80078c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80078c8:	e008      	b.n	80078dc <HAL_RCC_OscConfig+0x33c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80078ca:	f7fa fe1b 	bl	8002504 <HAL_GetTick>
 80078ce:	4602      	mov	r2, r0
 80078d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d2:	1ad3      	subs	r3, r2, r3
 80078d4:	2b02      	cmp	r3, #2
 80078d6:	d901      	bls.n	80078dc <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 80078d8:	2303      	movs	r3, #3
 80078da:	e25f      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80078dc:	4b67      	ldr	r3, [pc, #412]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d0f0      	beq.n	80078ca <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80078e8:	4b64      	ldr	r3, [pc, #400]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6a1b      	ldr	r3, [r3, #32]
 80078f4:	061b      	lsls	r3, r3, #24
 80078f6:	4961      	ldr	r1, [pc, #388]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80078f8:	4313      	orrs	r3, r2
 80078fa:	60cb      	str	r3, [r1, #12]
 80078fc:	e018      	b.n	8007930 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80078fe:	4b5f      	ldr	r3, [pc, #380]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a5e      	ldr	r2, [pc, #376]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007904:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007908:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800790a:	f7fa fdfb 	bl	8002504 <HAL_GetTick>
 800790e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007910:	e008      	b.n	8007924 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007912:	f7fa fdf7 	bl	8002504 <HAL_GetTick>
 8007916:	4602      	mov	r2, r0
 8007918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	2b02      	cmp	r3, #2
 800791e:	d901      	bls.n	8007924 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8007920:	2303      	movs	r3, #3
 8007922:	e23b      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007924:	4b55      	ldr	r3, [pc, #340]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1f0      	bne.n	8007912 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 0308 	and.w	r3, r3, #8
 8007938:	2b00      	cmp	r3, #0
 800793a:	d036      	beq.n	80079aa <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	695b      	ldr	r3, [r3, #20]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d019      	beq.n	8007978 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007944:	4b4d      	ldr	r3, [pc, #308]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007946:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007948:	4a4c      	ldr	r2, [pc, #304]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 800794a:	f043 0301 	orr.w	r3, r3, #1
 800794e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007950:	f7fa fdd8 	bl	8002504 <HAL_GetTick>
 8007954:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007956:	e008      	b.n	800796a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007958:	f7fa fdd4 	bl	8002504 <HAL_GetTick>
 800795c:	4602      	mov	r2, r0
 800795e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	2b02      	cmp	r3, #2
 8007964:	d901      	bls.n	800796a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8007966:	2303      	movs	r3, #3
 8007968:	e218      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800796a:	4b44      	ldr	r3, [pc, #272]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 800796c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800796e:	f003 0302 	and.w	r3, r3, #2
 8007972:	2b00      	cmp	r3, #0
 8007974:	d0f0      	beq.n	8007958 <HAL_RCC_OscConfig+0x3b8>
 8007976:	e018      	b.n	80079aa <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007978:	4b40      	ldr	r3, [pc, #256]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 800797a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800797c:	4a3f      	ldr	r2, [pc, #252]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 800797e:	f023 0301 	bic.w	r3, r3, #1
 8007982:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007984:	f7fa fdbe 	bl	8002504 <HAL_GetTick>
 8007988:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800798a:	e008      	b.n	800799e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800798c:	f7fa fdba 	bl	8002504 <HAL_GetTick>
 8007990:	4602      	mov	r2, r0
 8007992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	2b02      	cmp	r3, #2
 8007998:	d901      	bls.n	800799e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800799a:	2303      	movs	r3, #3
 800799c:	e1fe      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800799e:	4b37      	ldr	r3, [pc, #220]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80079a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079a2:	f003 0302 	and.w	r3, r3, #2
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d1f0      	bne.n	800798c <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f003 0320 	and.w	r3, r3, #32
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d036      	beq.n	8007a24 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d019      	beq.n	80079f2 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80079be:	4b2f      	ldr	r3, [pc, #188]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4a2e      	ldr	r2, [pc, #184]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80079c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80079c8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80079ca:	f7fa fd9b 	bl	8002504 <HAL_GetTick>
 80079ce:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80079d0:	e008      	b.n	80079e4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80079d2:	f7fa fd97 	bl	8002504 <HAL_GetTick>
 80079d6:	4602      	mov	r2, r0
 80079d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079da:	1ad3      	subs	r3, r2, r3
 80079dc:	2b02      	cmp	r3, #2
 80079de:	d901      	bls.n	80079e4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80079e0:	2303      	movs	r3, #3
 80079e2:	e1db      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80079e4:	4b25      	ldr	r3, [pc, #148]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d0f0      	beq.n	80079d2 <HAL_RCC_OscConfig+0x432>
 80079f0:	e018      	b.n	8007a24 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80079f2:	4b22      	ldr	r3, [pc, #136]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a21      	ldr	r2, [pc, #132]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 80079f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079fc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80079fe:	f7fa fd81 	bl	8002504 <HAL_GetTick>
 8007a02:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007a04:	e008      	b.n	8007a18 <HAL_RCC_OscConfig+0x478>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007a06:	f7fa fd7d 	bl	8002504 <HAL_GetTick>
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a0e:	1ad3      	subs	r3, r2, r3
 8007a10:	2b02      	cmp	r3, #2
 8007a12:	d901      	bls.n	8007a18 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8007a14:	2303      	movs	r3, #3
 8007a16:	e1c1      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007a18:	4b18      	ldr	r3, [pc, #96]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d1f0      	bne.n	8007a06 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 0304 	and.w	r3, r3, #4
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	f000 80af 	beq.w	8007b90 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007a32:	4b13      	ldr	r3, [pc, #76]	; (8007a80 <HAL_RCC_OscConfig+0x4e0>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a12      	ldr	r2, [pc, #72]	; (8007a80 <HAL_RCC_OscConfig+0x4e0>)
 8007a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a3c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a3e:	f7fa fd61 	bl	8002504 <HAL_GetTick>
 8007a42:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a44:	e008      	b.n	8007a58 <HAL_RCC_OscConfig+0x4b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007a46:	f7fa fd5d 	bl	8002504 <HAL_GetTick>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4e:	1ad3      	subs	r3, r2, r3
 8007a50:	2b64      	cmp	r3, #100	; 0x64
 8007a52:	d901      	bls.n	8007a58 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8007a54:	2303      	movs	r3, #3
 8007a56:	e1a1      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a58:	4b09      	ldr	r3, [pc, #36]	; (8007a80 <HAL_RCC_OscConfig+0x4e0>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d0f0      	beq.n	8007a46 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d10b      	bne.n	8007a84 <HAL_RCC_OscConfig+0x4e4>
 8007a6c:	4b03      	ldr	r3, [pc, #12]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a70:	4a02      	ldr	r2, [pc, #8]	; (8007a7c <HAL_RCC_OscConfig+0x4dc>)
 8007a72:	f043 0301 	orr.w	r3, r3, #1
 8007a76:	6713      	str	r3, [r2, #112]	; 0x70
 8007a78:	e05b      	b.n	8007b32 <HAL_RCC_OscConfig+0x592>
 8007a7a:	bf00      	nop
 8007a7c:	58024400 	.word	0x58024400
 8007a80:	58024800 	.word	0x58024800
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d112      	bne.n	8007ab2 <HAL_RCC_OscConfig+0x512>
 8007a8c:	4b9d      	ldr	r3, [pc, #628]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a90:	4a9c      	ldr	r2, [pc, #624]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007a92:	f023 0301 	bic.w	r3, r3, #1
 8007a96:	6713      	str	r3, [r2, #112]	; 0x70
 8007a98:	4b9a      	ldr	r3, [pc, #616]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a9c:	4a99      	ldr	r2, [pc, #612]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007a9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aa2:	6713      	str	r3, [r2, #112]	; 0x70
 8007aa4:	4b97      	ldr	r3, [pc, #604]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aa8:	4a96      	ldr	r2, [pc, #600]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007aaa:	f023 0304 	bic.w	r3, r3, #4
 8007aae:	6713      	str	r3, [r2, #112]	; 0x70
 8007ab0:	e03f      	b.n	8007b32 <HAL_RCC_OscConfig+0x592>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	2b05      	cmp	r3, #5
 8007ab8:	d112      	bne.n	8007ae0 <HAL_RCC_OscConfig+0x540>
 8007aba:	4b92      	ldr	r3, [pc, #584]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007abe:	4a91      	ldr	r2, [pc, #580]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007ac0:	f043 0304 	orr.w	r3, r3, #4
 8007ac4:	6713      	str	r3, [r2, #112]	; 0x70
 8007ac6:	4b8f      	ldr	r3, [pc, #572]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aca:	4a8e      	ldr	r2, [pc, #568]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007acc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ad0:	6713      	str	r3, [r2, #112]	; 0x70
 8007ad2:	4b8c      	ldr	r3, [pc, #560]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ad6:	4a8b      	ldr	r2, [pc, #556]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007ad8:	f043 0301 	orr.w	r3, r3, #1
 8007adc:	6713      	str	r3, [r2, #112]	; 0x70
 8007ade:	e028      	b.n	8007b32 <HAL_RCC_OscConfig+0x592>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	2b85      	cmp	r3, #133	; 0x85
 8007ae6:	d112      	bne.n	8007b0e <HAL_RCC_OscConfig+0x56e>
 8007ae8:	4b86      	ldr	r3, [pc, #536]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aec:	4a85      	ldr	r2, [pc, #532]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007aee:	f043 0304 	orr.w	r3, r3, #4
 8007af2:	6713      	str	r3, [r2, #112]	; 0x70
 8007af4:	4b83      	ldr	r3, [pc, #524]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007af8:	4a82      	ldr	r2, [pc, #520]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007afa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007afe:	6713      	str	r3, [r2, #112]	; 0x70
 8007b00:	4b80      	ldr	r3, [pc, #512]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b04:	4a7f      	ldr	r2, [pc, #508]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b06:	f043 0301 	orr.w	r3, r3, #1
 8007b0a:	6713      	str	r3, [r2, #112]	; 0x70
 8007b0c:	e011      	b.n	8007b32 <HAL_RCC_OscConfig+0x592>
 8007b0e:	4b7d      	ldr	r3, [pc, #500]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b12:	4a7c      	ldr	r2, [pc, #496]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b14:	f023 0301 	bic.w	r3, r3, #1
 8007b18:	6713      	str	r3, [r2, #112]	; 0x70
 8007b1a:	4b7a      	ldr	r3, [pc, #488]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b1e:	4a79      	ldr	r2, [pc, #484]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b20:	f023 0304 	bic.w	r3, r3, #4
 8007b24:	6713      	str	r3, [r2, #112]	; 0x70
 8007b26:	4b77      	ldr	r3, [pc, #476]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b2a:	4a76      	ldr	r2, [pc, #472]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b30:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d015      	beq.n	8007b66 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b3a:	f7fa fce3 	bl	8002504 <HAL_GetTick>
 8007b3e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b40:	e00a      	b.n	8007b58 <HAL_RCC_OscConfig+0x5b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b42:	f7fa fcdf 	bl	8002504 <HAL_GetTick>
 8007b46:	4602      	mov	r2, r0
 8007b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4a:	1ad3      	subs	r3, r2, r3
 8007b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d901      	bls.n	8007b58 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8007b54:	2303      	movs	r3, #3
 8007b56:	e121      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b58:	4b6a      	ldr	r3, [pc, #424]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b5c:	f003 0302 	and.w	r3, r3, #2
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d0ee      	beq.n	8007b42 <HAL_RCC_OscConfig+0x5a2>
 8007b64:	e014      	b.n	8007b90 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b66:	f7fa fccd 	bl	8002504 <HAL_GetTick>
 8007b6a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007b6c:	e00a      	b.n	8007b84 <HAL_RCC_OscConfig+0x5e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b6e:	f7fa fcc9 	bl	8002504 <HAL_GetTick>
 8007b72:	4602      	mov	r2, r0
 8007b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b76:	1ad3      	subs	r3, r2, r3
 8007b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d901      	bls.n	8007b84 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8007b80:	2303      	movs	r3, #3
 8007b82:	e10b      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007b84:	4b5f      	ldr	r3, [pc, #380]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b88:	f003 0302 	and.w	r3, r3, #2
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d1ee      	bne.n	8007b6e <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f000 8100 	beq.w	8007d9a <HAL_RCC_OscConfig+0x7fa>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007b9a:	4b5a      	ldr	r3, [pc, #360]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007b9c:	691b      	ldr	r3, [r3, #16]
 8007b9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007ba2:	2b18      	cmp	r3, #24
 8007ba4:	f000 80bb 	beq.w	8007d1e <HAL_RCC_OscConfig+0x77e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	f040 8095 	bne.w	8007cdc <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bb2:	4b54      	ldr	r3, [pc, #336]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a53      	ldr	r2, [pc, #332]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007bb8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007bbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bbe:	f7fa fca1 	bl	8002504 <HAL_GetTick>
 8007bc2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007bc4:	e008      	b.n	8007bd8 <HAL_RCC_OscConfig+0x638>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007bc6:	f7fa fc9d 	bl	8002504 <HAL_GetTick>
 8007bca:	4602      	mov	r2, r0
 8007bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bce:	1ad3      	subs	r3, r2, r3
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	d901      	bls.n	8007bd8 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8007bd4:	2303      	movs	r3, #3
 8007bd6:	e0e1      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007bd8:	4b4a      	ldr	r3, [pc, #296]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d1f0      	bne.n	8007bc6 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007be4:	4b47      	ldr	r3, [pc, #284]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007be6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007be8:	4b47      	ldr	r3, [pc, #284]	; (8007d08 <HAL_RCC_OscConfig+0x768>)
 8007bea:	4013      	ands	r3, r2
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007bf4:	0112      	lsls	r2, r2, #4
 8007bf6:	430a      	orrs	r2, r1
 8007bf8:	4942      	ldr	r1, [pc, #264]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	628b      	str	r3, [r1, #40]	; 0x28
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c02:	3b01      	subs	r3, #1
 8007c04:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	025b      	lsls	r3, r3, #9
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	431a      	orrs	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c18:	3b01      	subs	r3, #1
 8007c1a:	041b      	lsls	r3, r3, #16
 8007c1c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007c20:	431a      	orrs	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c26:	3b01      	subs	r3, #1
 8007c28:	061b      	lsls	r3, r3, #24
 8007c2a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007c2e:	4935      	ldr	r1, [pc, #212]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c30:	4313      	orrs	r3, r2
 8007c32:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8007c34:	4b33      	ldr	r3, [pc, #204]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c38:	4a32      	ldr	r2, [pc, #200]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c3a:	f023 0301 	bic.w	r3, r3, #1
 8007c3e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007c40:	4b30      	ldr	r3, [pc, #192]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c44:	4b31      	ldr	r3, [pc, #196]	; (8007d0c <HAL_RCC_OscConfig+0x76c>)
 8007c46:	4013      	ands	r3, r2
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007c4c:	00d2      	lsls	r2, r2, #3
 8007c4e:	492d      	ldr	r1, [pc, #180]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c50:	4313      	orrs	r3, r2
 8007c52:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007c54:	4b2b      	ldr	r3, [pc, #172]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c58:	f023 020c 	bic.w	r2, r3, #12
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c60:	4928      	ldr	r1, [pc, #160]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c62:	4313      	orrs	r3, r2
 8007c64:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007c66:	4b27      	ldr	r3, [pc, #156]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c6a:	f023 0202 	bic.w	r2, r3, #2
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c72:	4924      	ldr	r1, [pc, #144]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c74:	4313      	orrs	r3, r2
 8007c76:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007c78:	4b22      	ldr	r3, [pc, #136]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c7c:	4a21      	ldr	r2, [pc, #132]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c82:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c84:	4b1f      	ldr	r3, [pc, #124]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c88:	4a1e      	ldr	r2, [pc, #120]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c8e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007c90:	4b1c      	ldr	r3, [pc, #112]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c94:	4a1b      	ldr	r2, [pc, #108]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007c9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8007c9c:	4b19      	ldr	r3, [pc, #100]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca0:	4a18      	ldr	r2, [pc, #96]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007ca2:	f043 0301 	orr.w	r3, r3, #1
 8007ca6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ca8:	4b16      	ldr	r3, [pc, #88]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a15      	ldr	r2, [pc, #84]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007cae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007cb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb4:	f7fa fc26 	bl	8002504 <HAL_GetTick>
 8007cb8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007cba:	e008      	b.n	8007cce <HAL_RCC_OscConfig+0x72e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007cbc:	f7fa fc22 	bl	8002504 <HAL_GetTick>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	2b02      	cmp	r3, #2
 8007cc8:	d901      	bls.n	8007cce <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8007cca:	2303      	movs	r3, #3
 8007ccc:	e066      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007cce:	4b0d      	ldr	r3, [pc, #52]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d0f0      	beq.n	8007cbc <HAL_RCC_OscConfig+0x71c>
 8007cda:	e05e      	b.n	8007d9a <HAL_RCC_OscConfig+0x7fa>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cdc:	4b09      	ldr	r3, [pc, #36]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a08      	ldr	r2, [pc, #32]	; (8007d04 <HAL_RCC_OscConfig+0x764>)
 8007ce2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ce8:	f7fa fc0c 	bl	8002504 <HAL_GetTick>
 8007cec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007cee:	e00f      	b.n	8007d10 <HAL_RCC_OscConfig+0x770>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007cf0:	f7fa fc08 	bl	8002504 <HAL_GetTick>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf8:	1ad3      	subs	r3, r2, r3
 8007cfa:	2b02      	cmp	r3, #2
 8007cfc:	d908      	bls.n	8007d10 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8007cfe:	2303      	movs	r3, #3
 8007d00:	e04c      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
 8007d02:	bf00      	nop
 8007d04:	58024400 	.word	0x58024400
 8007d08:	fffffc0c 	.word	0xfffffc0c
 8007d0c:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007d10:	4b24      	ldr	r3, [pc, #144]	; (8007da4 <HAL_RCC_OscConfig+0x804>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d1e9      	bne.n	8007cf0 <HAL_RCC_OscConfig+0x750>
 8007d1c:	e03d      	b.n	8007d9a <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007d1e:	4b21      	ldr	r3, [pc, #132]	; (8007da4 <HAL_RCC_OscConfig+0x804>)
 8007d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d22:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007d24:	4b1f      	ldr	r3, [pc, #124]	; (8007da4 <HAL_RCC_OscConfig+0x804>)
 8007d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d28:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d031      	beq.n	8007d96 <HAL_RCC_OscConfig+0x7f6>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	f003 0203 	and.w	r2, r3, #3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d12a      	bne.n	8007d96 <HAL_RCC_OscConfig+0x7f6>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	091b      	lsrs	r3, r3, #4
 8007d44:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d122      	bne.n	8007d96 <HAL_RCC_OscConfig+0x7f6>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d5a:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d11a      	bne.n	8007d96 <HAL_RCC_OscConfig+0x7f6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	0a5b      	lsrs	r3, r3, #9
 8007d64:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d6c:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d111      	bne.n	8007d96 <HAL_RCC_OscConfig+0x7f6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	0c1b      	lsrs	r3, r3, #16
 8007d76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d7e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d108      	bne.n	8007d96 <HAL_RCC_OscConfig+0x7f6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	0e1b      	lsrs	r3, r3, #24
 8007d88:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d90:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d001      	beq.n	8007d9a <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
 8007d98:	e000      	b.n	8007d9c <HAL_RCC_OscConfig+0x7fc>
      }
    }
  }
  return HAL_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3730      	adds	r7, #48	; 0x30
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}
 8007da4:	58024400 	.word	0x58024400

08007da8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d101      	bne.n	8007dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e19c      	b.n	80080f6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007dbc:	4b8a      	ldr	r3, [pc, #552]	; (8007fe8 <HAL_RCC_ClockConfig+0x240>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 030f 	and.w	r3, r3, #15
 8007dc4:	683a      	ldr	r2, [r7, #0]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d910      	bls.n	8007dec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dca:	4b87      	ldr	r3, [pc, #540]	; (8007fe8 <HAL_RCC_ClockConfig+0x240>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f023 020f 	bic.w	r2, r3, #15
 8007dd2:	4985      	ldr	r1, [pc, #532]	; (8007fe8 <HAL_RCC_ClockConfig+0x240>)
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dda:	4b83      	ldr	r3, [pc, #524]	; (8007fe8 <HAL_RCC_ClockConfig+0x240>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f003 030f 	and.w	r3, r3, #15
 8007de2:	683a      	ldr	r2, [r7, #0]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d001      	beq.n	8007dec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e184      	b.n	80080f6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 0304 	and.w	r3, r3, #4
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d010      	beq.n	8007e1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	691a      	ldr	r2, [r3, #16]
 8007dfc:	4b7b      	ldr	r3, [pc, #492]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007dfe:	699b      	ldr	r3, [r3, #24]
 8007e00:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d908      	bls.n	8007e1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007e08:	4b78      	ldr	r3, [pc, #480]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e0a:	699b      	ldr	r3, [r3, #24]
 8007e0c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	691b      	ldr	r3, [r3, #16]
 8007e14:	4975      	ldr	r1, [pc, #468]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e16:	4313      	orrs	r3, r2
 8007e18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 0308 	and.w	r3, r3, #8
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d010      	beq.n	8007e48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	695a      	ldr	r2, [r3, #20]
 8007e2a:	4b70      	ldr	r3, [pc, #448]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e2c:	69db      	ldr	r3, [r3, #28]
 8007e2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d908      	bls.n	8007e48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007e36:	4b6d      	ldr	r3, [pc, #436]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e38:	69db      	ldr	r3, [r3, #28]
 8007e3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	695b      	ldr	r3, [r3, #20]
 8007e42:	496a      	ldr	r1, [pc, #424]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e44:	4313      	orrs	r3, r2
 8007e46:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 0310 	and.w	r3, r3, #16
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d010      	beq.n	8007e76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	699a      	ldr	r2, [r3, #24]
 8007e58:	4b64      	ldr	r3, [pc, #400]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e5a:	69db      	ldr	r3, [r3, #28]
 8007e5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d908      	bls.n	8007e76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007e64:	4b61      	ldr	r3, [pc, #388]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e66:	69db      	ldr	r3, [r3, #28]
 8007e68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	699b      	ldr	r3, [r3, #24]
 8007e70:	495e      	ldr	r1, [pc, #376]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e72:	4313      	orrs	r3, r2
 8007e74:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f003 0320 	and.w	r3, r3, #32
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d010      	beq.n	8007ea4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	69da      	ldr	r2, [r3, #28]
 8007e86:	4b59      	ldr	r3, [pc, #356]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e88:	6a1b      	ldr	r3, [r3, #32]
 8007e8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d908      	bls.n	8007ea4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007e92:	4b56      	ldr	r3, [pc, #344]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007e94:	6a1b      	ldr	r3, [r3, #32]
 8007e96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	69db      	ldr	r3, [r3, #28]
 8007e9e:	4953      	ldr	r1, [pc, #332]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f003 0302 	and.w	r3, r3, #2
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d010      	beq.n	8007ed2 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	68da      	ldr	r2, [r3, #12]
 8007eb4:	4b4d      	ldr	r3, [pc, #308]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	f003 030f 	and.w	r3, r3, #15
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	d908      	bls.n	8007ed2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ec0:	4b4a      	ldr	r3, [pc, #296]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007ec2:	699b      	ldr	r3, [r3, #24]
 8007ec4:	f023 020f 	bic.w	r2, r3, #15
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	4947      	ldr	r1, [pc, #284]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f003 0301 	and.w	r3, r3, #1
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d055      	beq.n	8007f8a <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007ede:	4b43      	ldr	r3, [pc, #268]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007ee0:	699b      	ldr	r3, [r3, #24]
 8007ee2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	4940      	ldr	r1, [pc, #256]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007eec:	4313      	orrs	r3, r2
 8007eee:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	2b02      	cmp	r3, #2
 8007ef6:	d107      	bne.n	8007f08 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007ef8:	4b3c      	ldr	r3, [pc, #240]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d121      	bne.n	8007f48 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e0f6      	b.n	80080f6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	2b03      	cmp	r3, #3
 8007f0e:	d107      	bne.n	8007f20 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007f10:	4b36      	ldr	r3, [pc, #216]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d115      	bne.n	8007f48 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	e0ea      	b.n	80080f6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d107      	bne.n	8007f38 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007f28:	4b30      	ldr	r3, [pc, #192]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d109      	bne.n	8007f48 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	e0de      	b.n	80080f6 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f38:	4b2c      	ldr	r3, [pc, #176]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0304 	and.w	r3, r3, #4
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e0d6      	b.n	80080f6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007f48:	4b28      	ldr	r3, [pc, #160]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007f4a:	691b      	ldr	r3, [r3, #16]
 8007f4c:	f023 0207 	bic.w	r2, r3, #7
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	4925      	ldr	r1, [pc, #148]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007f56:	4313      	orrs	r3, r2
 8007f58:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f5a:	f7fa fad3 	bl	8002504 <HAL_GetTick>
 8007f5e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f60:	e00a      	b.n	8007f78 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f62:	f7fa facf 	bl	8002504 <HAL_GetTick>
 8007f66:	4602      	mov	r2, r0
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	1ad3      	subs	r3, r2, r3
 8007f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d901      	bls.n	8007f78 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007f74:	2303      	movs	r3, #3
 8007f76:	e0be      	b.n	80080f6 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f78:	4b1c      	ldr	r3, [pc, #112]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	00db      	lsls	r3, r3, #3
 8007f86:	429a      	cmp	r2, r3
 8007f88:	d1eb      	bne.n	8007f62 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f003 0302 	and.w	r3, r3, #2
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d010      	beq.n	8007fb8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	68da      	ldr	r2, [r3, #12]
 8007f9a:	4b14      	ldr	r3, [pc, #80]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007f9c:	699b      	ldr	r3, [r3, #24]
 8007f9e:	f003 030f 	and.w	r3, r3, #15
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d208      	bcs.n	8007fb8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007fa6:	4b11      	ldr	r3, [pc, #68]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	f023 020f 	bic.w	r2, r3, #15
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	490e      	ldr	r1, [pc, #56]	; (8007fec <HAL_RCC_ClockConfig+0x244>)
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007fb8:	4b0b      	ldr	r3, [pc, #44]	; (8007fe8 <HAL_RCC_ClockConfig+0x240>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 030f 	and.w	r3, r3, #15
 8007fc0:	683a      	ldr	r2, [r7, #0]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d214      	bcs.n	8007ff0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fc6:	4b08      	ldr	r3, [pc, #32]	; (8007fe8 <HAL_RCC_ClockConfig+0x240>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f023 020f 	bic.w	r2, r3, #15
 8007fce:	4906      	ldr	r1, [pc, #24]	; (8007fe8 <HAL_RCC_ClockConfig+0x240>)
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fd6:	4b04      	ldr	r3, [pc, #16]	; (8007fe8 <HAL_RCC_ClockConfig+0x240>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f003 030f 	and.w	r3, r3, #15
 8007fde:	683a      	ldr	r2, [r7, #0]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d005      	beq.n	8007ff0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e086      	b.n	80080f6 <HAL_RCC_ClockConfig+0x34e>
 8007fe8:	52002000 	.word	0x52002000
 8007fec:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f003 0304 	and.w	r3, r3, #4
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d010      	beq.n	800801e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	691a      	ldr	r2, [r3, #16]
 8008000:	4b3f      	ldr	r3, [pc, #252]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 8008002:	699b      	ldr	r3, [r3, #24]
 8008004:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008008:	429a      	cmp	r2, r3
 800800a:	d208      	bcs.n	800801e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800800c:	4b3c      	ldr	r3, [pc, #240]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 800800e:	699b      	ldr	r3, [r3, #24]
 8008010:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	691b      	ldr	r3, [r3, #16]
 8008018:	4939      	ldr	r1, [pc, #228]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 800801a:	4313      	orrs	r3, r2
 800801c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f003 0308 	and.w	r3, r3, #8
 8008026:	2b00      	cmp	r3, #0
 8008028:	d010      	beq.n	800804c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	695a      	ldr	r2, [r3, #20]
 800802e:	4b34      	ldr	r3, [pc, #208]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 8008030:	69db      	ldr	r3, [r3, #28]
 8008032:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008036:	429a      	cmp	r2, r3
 8008038:	d208      	bcs.n	800804c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800803a:	4b31      	ldr	r3, [pc, #196]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 800803c:	69db      	ldr	r3, [r3, #28]
 800803e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	695b      	ldr	r3, [r3, #20]
 8008046:	492e      	ldr	r1, [pc, #184]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 8008048:	4313      	orrs	r3, r2
 800804a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 0310 	and.w	r3, r3, #16
 8008054:	2b00      	cmp	r3, #0
 8008056:	d010      	beq.n	800807a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	699a      	ldr	r2, [r3, #24]
 800805c:	4b28      	ldr	r3, [pc, #160]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 800805e:	69db      	ldr	r3, [r3, #28]
 8008060:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008064:	429a      	cmp	r2, r3
 8008066:	d208      	bcs.n	800807a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008068:	4b25      	ldr	r3, [pc, #148]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 800806a:	69db      	ldr	r3, [r3, #28]
 800806c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	699b      	ldr	r3, [r3, #24]
 8008074:	4922      	ldr	r1, [pc, #136]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 8008076:	4313      	orrs	r3, r2
 8008078:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f003 0320 	and.w	r3, r3, #32
 8008082:	2b00      	cmp	r3, #0
 8008084:	d010      	beq.n	80080a8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	69da      	ldr	r2, [r3, #28]
 800808a:	4b1d      	ldr	r3, [pc, #116]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 800808c:	6a1b      	ldr	r3, [r3, #32]
 800808e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008092:	429a      	cmp	r2, r3
 8008094:	d208      	bcs.n	80080a8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008096:	4b1a      	ldr	r3, [pc, #104]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	69db      	ldr	r3, [r3, #28]
 80080a2:	4917      	ldr	r1, [pc, #92]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 80080a4:	4313      	orrs	r3, r2
 80080a6:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80080a8:	f000 f834 	bl	8008114 <HAL_RCC_GetSysClockFreq>
 80080ac:	4602      	mov	r2, r0
 80080ae:	4b14      	ldr	r3, [pc, #80]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 80080b0:	699b      	ldr	r3, [r3, #24]
 80080b2:	0a1b      	lsrs	r3, r3, #8
 80080b4:	f003 030f 	and.w	r3, r3, #15
 80080b8:	4912      	ldr	r1, [pc, #72]	; (8008104 <HAL_RCC_ClockConfig+0x35c>)
 80080ba:	5ccb      	ldrb	r3, [r1, r3]
 80080bc:	f003 031f 	and.w	r3, r3, #31
 80080c0:	fa22 f303 	lsr.w	r3, r2, r3
 80080c4:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80080c6:	4b0e      	ldr	r3, [pc, #56]	; (8008100 <HAL_RCC_ClockConfig+0x358>)
 80080c8:	699b      	ldr	r3, [r3, #24]
 80080ca:	f003 030f 	and.w	r3, r3, #15
 80080ce:	4a0d      	ldr	r2, [pc, #52]	; (8008104 <HAL_RCC_ClockConfig+0x35c>)
 80080d0:	5cd3      	ldrb	r3, [r2, r3]
 80080d2:	f003 031f 	and.w	r3, r3, #31
 80080d6:	693a      	ldr	r2, [r7, #16]
 80080d8:	fa22 f303 	lsr.w	r3, r2, r3
 80080dc:	4a0a      	ldr	r2, [pc, #40]	; (8008108 <HAL_RCC_ClockConfig+0x360>)
 80080de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80080e0:	4a0a      	ldr	r2, [pc, #40]	; (800810c <HAL_RCC_ClockConfig+0x364>)
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80080e6:	4b0a      	ldr	r3, [pc, #40]	; (8008110 <HAL_RCC_ClockConfig+0x368>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7fa f85a 	bl	80021a4 <HAL_InitTick>
 80080f0:	4603      	mov	r3, r0
 80080f2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80080f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3718      	adds	r7, #24
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	58024400 	.word	0x58024400
 8008104:	08011c4c 	.word	0x08011c4c
 8008108:	24000008 	.word	0x24000008
 800810c:	24000004 	.word	0x24000004
 8008110:	2400000c 	.word	0x2400000c

08008114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008114:	b480      	push	{r7}
 8008116:	b089      	sub	sp, #36	; 0x24
 8008118:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800811a:	4bb3      	ldr	r3, [pc, #716]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800811c:	691b      	ldr	r3, [r3, #16]
 800811e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008122:	2b18      	cmp	r3, #24
 8008124:	f200 8155 	bhi.w	80083d2 <HAL_RCC_GetSysClockFreq+0x2be>
 8008128:	a201      	add	r2, pc, #4	; (adr r2, 8008130 <HAL_RCC_GetSysClockFreq+0x1c>)
 800812a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800812e:	bf00      	nop
 8008130:	08008195 	.word	0x08008195
 8008134:	080083d3 	.word	0x080083d3
 8008138:	080083d3 	.word	0x080083d3
 800813c:	080083d3 	.word	0x080083d3
 8008140:	080083d3 	.word	0x080083d3
 8008144:	080083d3 	.word	0x080083d3
 8008148:	080083d3 	.word	0x080083d3
 800814c:	080083d3 	.word	0x080083d3
 8008150:	080081bb 	.word	0x080081bb
 8008154:	080083d3 	.word	0x080083d3
 8008158:	080083d3 	.word	0x080083d3
 800815c:	080083d3 	.word	0x080083d3
 8008160:	080083d3 	.word	0x080083d3
 8008164:	080083d3 	.word	0x080083d3
 8008168:	080083d3 	.word	0x080083d3
 800816c:	080083d3 	.word	0x080083d3
 8008170:	080081c1 	.word	0x080081c1
 8008174:	080083d3 	.word	0x080083d3
 8008178:	080083d3 	.word	0x080083d3
 800817c:	080083d3 	.word	0x080083d3
 8008180:	080083d3 	.word	0x080083d3
 8008184:	080083d3 	.word	0x080083d3
 8008188:	080083d3 	.word	0x080083d3
 800818c:	080083d3 	.word	0x080083d3
 8008190:	080081c7 	.word	0x080081c7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008194:	4b94      	ldr	r3, [pc, #592]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f003 0320 	and.w	r3, r3, #32
 800819c:	2b00      	cmp	r3, #0
 800819e:	d009      	beq.n	80081b4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80081a0:	4b91      	ldr	r3, [pc, #580]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	08db      	lsrs	r3, r3, #3
 80081a6:	f003 0303 	and.w	r3, r3, #3
 80081aa:	4a90      	ldr	r2, [pc, #576]	; (80083ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 80081ac:	fa22 f303 	lsr.w	r3, r2, r3
 80081b0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80081b2:	e111      	b.n	80083d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80081b4:	4b8d      	ldr	r3, [pc, #564]	; (80083ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 80081b6:	61bb      	str	r3, [r7, #24]
    break;
 80081b8:	e10e      	b.n	80083d8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80081ba:	4b8d      	ldr	r3, [pc, #564]	; (80083f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80081bc:	61bb      	str	r3, [r7, #24]
    break;
 80081be:	e10b      	b.n	80083d8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80081c0:	4b8c      	ldr	r3, [pc, #560]	; (80083f4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80081c2:	61bb      	str	r3, [r7, #24]
    break;
 80081c4:	e108      	b.n	80083d8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80081c6:	4b88      	ldr	r3, [pc, #544]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80081c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ca:	f003 0303 	and.w	r3, r3, #3
 80081ce:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80081d0:	4b85      	ldr	r3, [pc, #532]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80081d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081d4:	091b      	lsrs	r3, r3, #4
 80081d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80081da:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80081dc:	4b82      	ldr	r3, [pc, #520]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80081de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e0:	f003 0301 	and.w	r3, r3, #1
 80081e4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80081e6:	4b80      	ldr	r3, [pc, #512]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80081e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081ea:	08db      	lsrs	r3, r3, #3
 80081ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	fb02 f303 	mul.w	r3, r2, r3
 80081f6:	ee07 3a90 	vmov	s15, r3
 80081fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081fe:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	2b00      	cmp	r3, #0
 8008206:	f000 80e1 	beq.w	80083cc <HAL_RCC_GetSysClockFreq+0x2b8>
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	2b02      	cmp	r3, #2
 800820e:	f000 8083 	beq.w	8008318 <HAL_RCC_GetSysClockFreq+0x204>
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	2b02      	cmp	r3, #2
 8008216:	f200 80a1 	bhi.w	800835c <HAL_RCC_GetSysClockFreq+0x248>
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d003      	beq.n	8008228 <HAL_RCC_GetSysClockFreq+0x114>
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	2b01      	cmp	r3, #1
 8008224:	d056      	beq.n	80082d4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008226:	e099      	b.n	800835c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008228:	4b6f      	ldr	r3, [pc, #444]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f003 0320 	and.w	r3, r3, #32
 8008230:	2b00      	cmp	r3, #0
 8008232:	d02d      	beq.n	8008290 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008234:	4b6c      	ldr	r3, [pc, #432]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	08db      	lsrs	r3, r3, #3
 800823a:	f003 0303 	and.w	r3, r3, #3
 800823e:	4a6b      	ldr	r2, [pc, #428]	; (80083ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008240:	fa22 f303 	lsr.w	r3, r2, r3
 8008244:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	ee07 3a90 	vmov	s15, r3
 800824c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	ee07 3a90 	vmov	s15, r3
 8008256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800825a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800825e:	4b62      	ldr	r3, [pc, #392]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008266:	ee07 3a90 	vmov	s15, r3
 800826a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800826e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008272:	eddf 5a61 	vldr	s11, [pc, #388]	; 80083f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800827a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800827e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800828a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800828e:	e087      	b.n	80083a0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	ee07 3a90 	vmov	s15, r3
 8008296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800829a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80083fc <HAL_RCC_GetSysClockFreq+0x2e8>
 800829e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082a2:	4b51      	ldr	r3, [pc, #324]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80082a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082aa:	ee07 3a90 	vmov	s15, r3
 80082ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80082b6:	eddf 5a50 	vldr	s11, [pc, #320]	; 80083f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80082ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80082c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082d2:	e065      	b.n	80083a0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	ee07 3a90 	vmov	s15, r3
 80082da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082de:	eddf 6a48 	vldr	s13, [pc, #288]	; 8008400 <HAL_RCC_GetSysClockFreq+0x2ec>
 80082e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082e6:	4b40      	ldr	r3, [pc, #256]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80082e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082ee:	ee07 3a90 	vmov	s15, r3
 80082f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80082fa:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80083f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80082fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008306:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800830a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800830e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008312:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008316:	e043      	b.n	80083a0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	ee07 3a90 	vmov	s15, r3
 800831e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008322:	eddf 6a38 	vldr	s13, [pc, #224]	; 8008404 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800832a:	4b2f      	ldr	r3, [pc, #188]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800832c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800832e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008332:	ee07 3a90 	vmov	s15, r3
 8008336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800833a:	ed97 6a02 	vldr	s12, [r7, #8]
 800833e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80083f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800834a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800834e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008356:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800835a:	e021      	b.n	80083a0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	ee07 3a90 	vmov	s15, r3
 8008362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008366:	eddf 6a26 	vldr	s13, [pc, #152]	; 8008400 <HAL_RCC_GetSysClockFreq+0x2ec>
 800836a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800836e:	4b1e      	ldr	r3, [pc, #120]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008372:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008376:	ee07 3a90 	vmov	s15, r3
 800837a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800837e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008382:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80083f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008386:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800838a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800838e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008392:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800839a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800839e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80083a0:	4b11      	ldr	r3, [pc, #68]	; (80083e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80083a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083a4:	0a5b      	lsrs	r3, r3, #9
 80083a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083aa:	3301      	adds	r3, #1
 80083ac:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	ee07 3a90 	vmov	s15, r3
 80083b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80083b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80083bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083c4:	ee17 3a90 	vmov	r3, s15
 80083c8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80083ca:	e005      	b.n	80083d8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80083cc:	2300      	movs	r3, #0
 80083ce:	61bb      	str	r3, [r7, #24]
    break;
 80083d0:	e002      	b.n	80083d8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80083d2:	4b07      	ldr	r3, [pc, #28]	; (80083f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80083d4:	61bb      	str	r3, [r7, #24]
    break;
 80083d6:	bf00      	nop
  }

  return sysclockfreq;
 80083d8:	69bb      	ldr	r3, [r7, #24]
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3724      	adds	r7, #36	; 0x24
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr
 80083e6:	bf00      	nop
 80083e8:	58024400 	.word	0x58024400
 80083ec:	03d09000 	.word	0x03d09000
 80083f0:	003d0900 	.word	0x003d0900
 80083f4:	007a1200 	.word	0x007a1200
 80083f8:	46000000 	.word	0x46000000
 80083fc:	4c742400 	.word	0x4c742400
 8008400:	4a742400 	.word	0x4a742400
 8008404:	4af42400 	.word	0x4af42400

08008408 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800840e:	f7ff fe81 	bl	8008114 <HAL_RCC_GetSysClockFreq>
 8008412:	4602      	mov	r2, r0
 8008414:	4b10      	ldr	r3, [pc, #64]	; (8008458 <HAL_RCC_GetHCLKFreq+0x50>)
 8008416:	699b      	ldr	r3, [r3, #24]
 8008418:	0a1b      	lsrs	r3, r3, #8
 800841a:	f003 030f 	and.w	r3, r3, #15
 800841e:	490f      	ldr	r1, [pc, #60]	; (800845c <HAL_RCC_GetHCLKFreq+0x54>)
 8008420:	5ccb      	ldrb	r3, [r1, r3]
 8008422:	f003 031f 	and.w	r3, r3, #31
 8008426:	fa22 f303 	lsr.w	r3, r2, r3
 800842a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800842c:	4b0a      	ldr	r3, [pc, #40]	; (8008458 <HAL_RCC_GetHCLKFreq+0x50>)
 800842e:	699b      	ldr	r3, [r3, #24]
 8008430:	f003 030f 	and.w	r3, r3, #15
 8008434:	4a09      	ldr	r2, [pc, #36]	; (800845c <HAL_RCC_GetHCLKFreq+0x54>)
 8008436:	5cd3      	ldrb	r3, [r2, r3]
 8008438:	f003 031f 	and.w	r3, r3, #31
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	fa22 f303 	lsr.w	r3, r2, r3
 8008442:	4a07      	ldr	r2, [pc, #28]	; (8008460 <HAL_RCC_GetHCLKFreq+0x58>)
 8008444:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008446:	4a07      	ldr	r2, [pc, #28]	; (8008464 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800844c:	4b04      	ldr	r3, [pc, #16]	; (8008460 <HAL_RCC_GetHCLKFreq+0x58>)
 800844e:	681b      	ldr	r3, [r3, #0]
}
 8008450:	4618      	mov	r0, r3
 8008452:	3708      	adds	r7, #8
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}
 8008458:	58024400 	.word	0x58024400
 800845c:	08011c4c 	.word	0x08011c4c
 8008460:	24000008 	.word	0x24000008
 8008464:	24000004 	.word	0x24000004

08008468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800846c:	f7ff ffcc 	bl	8008408 <HAL_RCC_GetHCLKFreq>
 8008470:	4602      	mov	r2, r0
 8008472:	4b06      	ldr	r3, [pc, #24]	; (800848c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	091b      	lsrs	r3, r3, #4
 8008478:	f003 0307 	and.w	r3, r3, #7
 800847c:	4904      	ldr	r1, [pc, #16]	; (8008490 <HAL_RCC_GetPCLK1Freq+0x28>)
 800847e:	5ccb      	ldrb	r3, [r1, r3]
 8008480:	f003 031f 	and.w	r3, r3, #31
 8008484:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008488:	4618      	mov	r0, r3
 800848a:	bd80      	pop	{r7, pc}
 800848c:	58024400 	.word	0x58024400
 8008490:	08011c4c 	.word	0x08011c4c

08008494 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8008498:	f7ff ffb6 	bl	8008408 <HAL_RCC_GetHCLKFreq>
 800849c:	4602      	mov	r2, r0
 800849e:	4b06      	ldr	r3, [pc, #24]	; (80084b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80084a0:	69db      	ldr	r3, [r3, #28]
 80084a2:	0a1b      	lsrs	r3, r3, #8
 80084a4:	f003 0307 	and.w	r3, r3, #7
 80084a8:	4904      	ldr	r1, [pc, #16]	; (80084bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80084aa:	5ccb      	ldrb	r3, [r1, r3]
 80084ac:	f003 031f 	and.w	r3, r3, #31
 80084b0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	58024400 	.word	0x58024400
 80084bc:	08011c4c 	.word	0x08011c4c

080084c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	223f      	movs	r2, #63	; 0x3f
 80084ce:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80084d0:	4b1a      	ldr	r3, [pc, #104]	; (800853c <HAL_RCC_GetClockConfig+0x7c>)
 80084d2:	691b      	ldr	r3, [r3, #16]
 80084d4:	f003 0207 	and.w	r2, r3, #7
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 80084dc:	4b17      	ldr	r3, [pc, #92]	; (800853c <HAL_RCC_GetClockConfig+0x7c>)
 80084de:	699b      	ldr	r3, [r3, #24]
 80084e0:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 80084e8:	4b14      	ldr	r3, [pc, #80]	; (800853c <HAL_RCC_GetClockConfig+0x7c>)
 80084ea:	699b      	ldr	r3, [r3, #24]
 80084ec:	f003 020f 	and.w	r2, r3, #15
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 80084f4:	4b11      	ldr	r3, [pc, #68]	; (800853c <HAL_RCC_GetClockConfig+0x7c>)
 80084f6:	699b      	ldr	r3, [r3, #24]
 80084f8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 8008500:	4b0e      	ldr	r3, [pc, #56]	; (800853c <HAL_RCC_GetClockConfig+0x7c>)
 8008502:	69db      	ldr	r3, [r3, #28]
 8008504:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 800850c:	4b0b      	ldr	r3, [pc, #44]	; (800853c <HAL_RCC_GetClockConfig+0x7c>)
 800850e:	69db      	ldr	r3, [r3, #28]
 8008510:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8008518:	4b08      	ldr	r3, [pc, #32]	; (800853c <HAL_RCC_GetClockConfig+0x7c>)
 800851a:	6a1b      	ldr	r3, [r3, #32]
 800851c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008524:	4b06      	ldr	r3, [pc, #24]	; (8008540 <HAL_RCC_GetClockConfig+0x80>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 020f 	and.w	r2, r3, #15
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	601a      	str	r2, [r3, #0]
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr
 800853c:	58024400 	.word	0x58024400
 8008540:	52002000 	.word	0x52002000

08008544 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b086      	sub	sp, #24
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800854c:	2300      	movs	r3, #0
 800854e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008550:	2300      	movs	r3, #0
 8008552:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d03f      	beq.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008564:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008568:	d02a      	beq.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800856a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800856e:	d824      	bhi.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008570:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008574:	d018      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008576:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800857a:	d81e      	bhi.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800857c:	2b00      	cmp	r3, #0
 800857e:	d003      	beq.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008580:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008584:	d007      	beq.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008586:	e018      	b.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008588:	4b9f      	ldr	r3, [pc, #636]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800858a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800858c:	4a9e      	ldr	r2, [pc, #632]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800858e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008592:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008594:	e015      	b.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	3304      	adds	r3, #4
 800859a:	2102      	movs	r1, #2
 800859c:	4618      	mov	r0, r3
 800859e:	f001 ff1b 	bl	800a3d8 <RCCEx_PLL2_Config>
 80085a2:	4603      	mov	r3, r0
 80085a4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80085a6:	e00c      	b.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	3324      	adds	r3, #36	; 0x24
 80085ac:	2102      	movs	r1, #2
 80085ae:	4618      	mov	r0, r3
 80085b0:	f001 ffc4 	bl	800a53c <RCCEx_PLL3_Config>
 80085b4:	4603      	mov	r3, r0
 80085b6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80085b8:	e003      	b.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	75fb      	strb	r3, [r7, #23]
      break;
 80085be:	e000      	b.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80085c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80085c2:	7dfb      	ldrb	r3, [r7, #23]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d109      	bne.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80085c8:	4b8f      	ldr	r3, [pc, #572]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80085ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085d4:	498c      	ldr	r1, [pc, #560]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80085d6:	4313      	orrs	r3, r2
 80085d8:	650b      	str	r3, [r1, #80]	; 0x50
 80085da:	e001      	b.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085dc:	7dfb      	ldrb	r3, [r7, #23]
 80085de:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d03d      	beq.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085f0:	2b04      	cmp	r3, #4
 80085f2:	d826      	bhi.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80085f4:	a201      	add	r2, pc, #4	; (adr r2, 80085fc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80085f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085fa:	bf00      	nop
 80085fc:	08008611 	.word	0x08008611
 8008600:	0800861f 	.word	0x0800861f
 8008604:	08008631 	.word	0x08008631
 8008608:	08008649 	.word	0x08008649
 800860c:	08008649 	.word	0x08008649
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008610:	4b7d      	ldr	r3, [pc, #500]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008614:	4a7c      	ldr	r2, [pc, #496]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008616:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800861a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800861c:	e015      	b.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	3304      	adds	r3, #4
 8008622:	2100      	movs	r1, #0
 8008624:	4618      	mov	r0, r3
 8008626:	f001 fed7 	bl	800a3d8 <RCCEx_PLL2_Config>
 800862a:	4603      	mov	r3, r0
 800862c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800862e:	e00c      	b.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	3324      	adds	r3, #36	; 0x24
 8008634:	2100      	movs	r1, #0
 8008636:	4618      	mov	r0, r3
 8008638:	f001 ff80 	bl	800a53c <RCCEx_PLL3_Config>
 800863c:	4603      	mov	r3, r0
 800863e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008640:	e003      	b.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	75fb      	strb	r3, [r7, #23]
      break;
 8008646:	e000      	b.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8008648:	bf00      	nop
    }

    if(ret == HAL_OK)
 800864a:	7dfb      	ldrb	r3, [r7, #23]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d109      	bne.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008650:	4b6d      	ldr	r3, [pc, #436]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008654:	f023 0207 	bic.w	r2, r3, #7
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800865c:	496a      	ldr	r1, [pc, #424]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800865e:	4313      	orrs	r3, r2
 8008660:	650b      	str	r3, [r1, #80]	; 0x50
 8008662:	e001      	b.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008664:	7dfb      	ldrb	r3, [r7, #23]
 8008666:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008670:	2b00      	cmp	r3, #0
 8008672:	d04a      	beq.n	800870a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008678:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800867c:	d031      	beq.n	80086e2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 800867e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8008682:	d82b      	bhi.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008684:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008688:	d02d      	beq.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800868a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800868e:	d825      	bhi.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008690:	2bc0      	cmp	r3, #192	; 0xc0
 8008692:	d02a      	beq.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8008694:	2bc0      	cmp	r3, #192	; 0xc0
 8008696:	d821      	bhi.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008698:	2b80      	cmp	r3, #128	; 0x80
 800869a:	d016      	beq.n	80086ca <HAL_RCCEx_PeriphCLKConfig+0x186>
 800869c:	2b80      	cmp	r3, #128	; 0x80
 800869e:	d81d      	bhi.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x198>
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d002      	beq.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0x166>
 80086a4:	2b40      	cmp	r3, #64	; 0x40
 80086a6:	d007      	beq.n	80086b8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 80086a8:	e018      	b.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086aa:	4b57      	ldr	r3, [pc, #348]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ae:	4a56      	ldr	r2, [pc, #344]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086b4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80086b6:	e019      	b.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	3304      	adds	r3, #4
 80086bc:	2100      	movs	r1, #0
 80086be:	4618      	mov	r0, r3
 80086c0:	f001 fe8a 	bl	800a3d8 <RCCEx_PLL2_Config>
 80086c4:	4603      	mov	r3, r0
 80086c6:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80086c8:	e010      	b.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	3324      	adds	r3, #36	; 0x24
 80086ce:	2100      	movs	r1, #0
 80086d0:	4618      	mov	r0, r3
 80086d2:	f001 ff33 	bl	800a53c <RCCEx_PLL3_Config>
 80086d6:	4603      	mov	r3, r0
 80086d8:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80086da:	e007      	b.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
 80086de:	75fb      	strb	r3, [r7, #23]
      break;
 80086e0:	e004      	b.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 80086e2:	bf00      	nop
 80086e4:	e002      	b.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 80086e6:	bf00      	nop
 80086e8:	e000      	b.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 80086ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80086ec:	7dfb      	ldrb	r3, [r7, #23]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d109      	bne.n	8008706 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80086f2:	4b45      	ldr	r3, [pc, #276]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086f6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086fe:	4942      	ldr	r1, [pc, #264]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008700:	4313      	orrs	r3, r2
 8008702:	650b      	str	r3, [r1, #80]	; 0x50
 8008704:	e001      	b.n	800870a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008706:	7dfb      	ldrb	r3, [r7, #23]
 8008708:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008712:	2b00      	cmp	r3, #0
 8008714:	d04f      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800871a:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800871e:	d036      	beq.n	800878e <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8008720:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8008724:	d830      	bhi.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8008726:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800872a:	d032      	beq.n	8008792 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 800872c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008730:	d82a      	bhi.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8008732:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008736:	d02e      	beq.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8008738:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800873c:	d824      	bhi.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800873e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008742:	d018      	beq.n	8008776 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8008744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008748:	d81e      	bhi.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800874a:	2b00      	cmp	r3, #0
 800874c:	d003      	beq.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x212>
 800874e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008752:	d007      	beq.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8008754:	e018      	b.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008756:	4b2c      	ldr	r3, [pc, #176]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800875a:	4a2b      	ldr	r2, [pc, #172]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800875c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008760:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8008762:	e019      	b.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	3304      	adds	r3, #4
 8008768:	2100      	movs	r1, #0
 800876a:	4618      	mov	r0, r3
 800876c:	f001 fe34 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008770:	4603      	mov	r3, r0
 8008772:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8008774:	e010      	b.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	3324      	adds	r3, #36	; 0x24
 800877a:	2100      	movs	r1, #0
 800877c:	4618      	mov	r0, r3
 800877e:	f001 fedd 	bl	800a53c <RCCEx_PLL3_Config>
 8008782:	4603      	mov	r3, r0
 8008784:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8008786:	e007      	b.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008788:	2301      	movs	r3, #1
 800878a:	75fb      	strb	r3, [r7, #23]
      break;
 800878c:	e004      	b.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 800878e:	bf00      	nop
 8008790:	e002      	b.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8008792:	bf00      	nop
 8008794:	e000      	b.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8008796:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008798:	7dfb      	ldrb	r3, [r7, #23]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d109      	bne.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800879e:	4b1a      	ldr	r3, [pc, #104]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087a2:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087aa:	4917      	ldr	r1, [pc, #92]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087ac:	4313      	orrs	r3, r2
 80087ae:	650b      	str	r3, [r1, #80]	; 0x50
 80087b0:	e001      	b.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087b2:	7dfb      	ldrb	r3, [r7, #23]
 80087b4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d034      	beq.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087c6:	2b30      	cmp	r3, #48	; 0x30
 80087c8:	d01c      	beq.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80087ca:	2b30      	cmp	r3, #48	; 0x30
 80087cc:	d817      	bhi.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80087ce:	2b20      	cmp	r3, #32
 80087d0:	d00c      	beq.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80087d2:	2b20      	cmp	r3, #32
 80087d4:	d813      	bhi.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d018      	beq.n	800880c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 80087da:	2b10      	cmp	r3, #16
 80087dc:	d10f      	bne.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80087de:	4b0a      	ldr	r3, [pc, #40]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087e2:	4a09      	ldr	r2, [pc, #36]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80087e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80087ea:	e010      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x2ca>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	3304      	adds	r3, #4
 80087f0:	2102      	movs	r1, #2
 80087f2:	4618      	mov	r0, r3
 80087f4:	f001 fdf0 	bl	800a3d8 <RCCEx_PLL2_Config>
 80087f8:	4603      	mov	r3, r0
 80087fa:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80087fc:	e007      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	75fb      	strb	r3, [r7, #23]
      break;
 8008802:	e004      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      break;
 8008804:	bf00      	nop
 8008806:	e002      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8008808:	58024400 	.word	0x58024400
      break;
 800880c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800880e:	7dfb      	ldrb	r3, [r7, #23]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d109      	bne.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008814:	4b9b      	ldr	r3, [pc, #620]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008818:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008820:	4998      	ldr	r1, [pc, #608]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008822:	4313      	orrs	r3, r2
 8008824:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008826:	e001      	b.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008828:	7dfb      	ldrb	r3, [r7, #23]
 800882a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008834:	2b00      	cmp	r3, #0
 8008836:	d047      	beq.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800883c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008840:	d030      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008842:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008846:	d82a      	bhi.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8008848:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800884c:	d02c      	beq.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0x364>
 800884e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008852:	d824      	bhi.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8008854:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008858:	d018      	beq.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x348>
 800885a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800885e:	d81e      	bhi.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8008860:	2b00      	cmp	r3, #0
 8008862:	d003      	beq.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x328>
 8008864:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008868:	d007      	beq.n	800887a <HAL_RCCEx_PeriphCLKConfig+0x336>
 800886a:	e018      	b.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800886c:	4b85      	ldr	r3, [pc, #532]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800886e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008870:	4a84      	ldr	r2, [pc, #528]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008872:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008876:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8008878:	e017      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	3304      	adds	r3, #4
 800887e:	2100      	movs	r1, #0
 8008880:	4618      	mov	r0, r3
 8008882:	f001 fda9 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008886:	4603      	mov	r3, r0
 8008888:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800888a:	e00e      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	3324      	adds	r3, #36	; 0x24
 8008890:	2100      	movs	r1, #0
 8008892:	4618      	mov	r0, r3
 8008894:	f001 fe52 	bl	800a53c <RCCEx_PLL3_Config>
 8008898:	4603      	mov	r3, r0
 800889a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800889c:	e005      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	75fb      	strb	r3, [r7, #23]
      break;
 80088a2:	e002      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80088a4:	bf00      	nop
 80088a6:	e000      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80088a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80088aa:	7dfb      	ldrb	r3, [r7, #23]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d109      	bne.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80088b0:	4b74      	ldr	r3, [pc, #464]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80088b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088b4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088bc:	4971      	ldr	r1, [pc, #452]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80088be:	4313      	orrs	r3, r2
 80088c0:	650b      	str	r3, [r1, #80]	; 0x50
 80088c2:	e001      	b.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088c4:	7dfb      	ldrb	r3, [r7, #23]
 80088c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d049      	beq.n	8008968 <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80088d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80088dc:	d02e      	beq.n	800893c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80088de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80088e2:	d828      	bhi.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 80088e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80088e8:	d02a      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80088ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80088ee:	d822      	bhi.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 80088f0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80088f4:	d026      	beq.n	8008944 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80088f6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80088fa:	d81c      	bhi.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 80088fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008900:	d010      	beq.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8008902:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008906:	d816      	bhi.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8008908:	2b00      	cmp	r3, #0
 800890a:	d01d      	beq.n	8008948 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800890c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008910:	d111      	bne.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	3304      	adds	r3, #4
 8008916:	2101      	movs	r1, #1
 8008918:	4618      	mov	r0, r3
 800891a:	f001 fd5d 	bl	800a3d8 <RCCEx_PLL2_Config>
 800891e:	4603      	mov	r3, r0
 8008920:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8008922:	e012      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	3324      	adds	r3, #36	; 0x24
 8008928:	2101      	movs	r1, #1
 800892a:	4618      	mov	r0, r3
 800892c:	f001 fe06 	bl	800a53c <RCCEx_PLL3_Config>
 8008930:	4603      	mov	r3, r0
 8008932:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8008934:	e009      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008936:	2301      	movs	r3, #1
 8008938:	75fb      	strb	r3, [r7, #23]
      break;
 800893a:	e006      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 800893c:	bf00      	nop
 800893e:	e004      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8008940:	bf00      	nop
 8008942:	e002      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8008944:	bf00      	nop
 8008946:	e000      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8008948:	bf00      	nop
    }

    if(ret == HAL_OK)
 800894a:	7dfb      	ldrb	r3, [r7, #23]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d109      	bne.n	8008964 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008950:	4b4c      	ldr	r3, [pc, #304]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008952:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008954:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800895c:	4949      	ldr	r1, [pc, #292]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800895e:	4313      	orrs	r3, r2
 8008960:	650b      	str	r3, [r1, #80]	; 0x50
 8008962:	e001      	b.n	8008968 <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008964:	7dfb      	ldrb	r3, [r7, #23]
 8008966:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008970:	2b00      	cmp	r3, #0
 8008972:	d053      	beq.n	8008a1c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800897a:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800897e:	d034      	beq.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8008980:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8008984:	d82e      	bhi.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8008986:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800898a:	d030      	beq.n	80089ee <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800898c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008990:	d828      	bhi.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8008992:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008996:	d02c      	beq.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8008998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800899c:	d822      	bhi.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800899e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80089a2:	d028      	beq.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80089a4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80089a8:	d81c      	bhi.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80089aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089ae:	d010      	beq.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 80089b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089b4:	d816      	bhi.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d01f      	beq.n	80089fa <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 80089ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80089be:	d111      	bne.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	3304      	adds	r3, #4
 80089c4:	2101      	movs	r1, #1
 80089c6:	4618      	mov	r0, r3
 80089c8:	f001 fd06 	bl	800a3d8 <RCCEx_PLL2_Config>
 80089cc:	4603      	mov	r3, r0
 80089ce:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80089d0:	e014      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	3324      	adds	r3, #36	; 0x24
 80089d6:	2101      	movs	r1, #1
 80089d8:	4618      	mov	r0, r3
 80089da:	f001 fdaf 	bl	800a53c <RCCEx_PLL3_Config>
 80089de:	4603      	mov	r3, r0
 80089e0:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80089e2:	e00b      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	75fb      	strb	r3, [r7, #23]
      break;
 80089e8:	e008      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80089ea:	bf00      	nop
 80089ec:	e006      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80089ee:	bf00      	nop
 80089f0:	e004      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80089f2:	bf00      	nop
 80089f4:	e002      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80089f6:	bf00      	nop
 80089f8:	e000      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80089fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80089fc:	7dfb      	ldrb	r3, [r7, #23]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10a      	bne.n	8008a18 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008a02:	4b20      	ldr	r3, [pc, #128]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a06:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008a10:	491c      	ldr	r1, [pc, #112]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008a12:	4313      	orrs	r3, r2
 8008a14:	658b      	str	r3, [r1, #88]	; 0x58
 8008a16:	e001      	b.n	8008a1c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a18:	7dfb      	ldrb	r3, [r7, #23]
 8008a1a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d031      	beq.n	8008a8c <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a30:	d00e      	beq.n	8008a50 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8008a32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a36:	d814      	bhi.n	8008a62 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d015      	beq.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8008a3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a40:	d10f      	bne.n	8008a62 <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a42:	4b10      	ldr	r3, [pc, #64]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a46:	4a0f      	ldr	r2, [pc, #60]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a4c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8008a4e:	e00c      	b.n	8008a6a <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	3304      	adds	r3, #4
 8008a54:	2101      	movs	r1, #1
 8008a56:	4618      	mov	r0, r3
 8008a58:	f001 fcbe 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8008a60:	e003      	b.n	8008a6a <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008a62:	2301      	movs	r3, #1
 8008a64:	75fb      	strb	r3, [r7, #23]
      break;
 8008a66:	e000      	b.n	8008a6a <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 8008a68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008a6a:	7dfb      	ldrb	r3, [r7, #23]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d10b      	bne.n	8008a88 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008a70:	4b04      	ldr	r3, [pc, #16]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008a72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a74:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a7c:	4901      	ldr	r1, [pc, #4]	; (8008a84 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	650b      	str	r3, [r1, #80]	; 0x50
 8008a82:	e003      	b.n	8008a8c <HAL_RCCEx_PeriphCLKConfig+0x548>
 8008a84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a88:	7dfb      	ldrb	r3, [r7, #23]
 8008a8a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d032      	beq.n	8008afe <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a9c:	2b03      	cmp	r3, #3
 8008a9e:	d81b      	bhi.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8008aa0:	a201      	add	r2, pc, #4	; (adr r2, 8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8008aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa6:	bf00      	nop
 8008aa8:	08008adf 	.word	0x08008adf
 8008aac:	08008ab9 	.word	0x08008ab9
 8008ab0:	08008ac7 	.word	0x08008ac7
 8008ab4:	08008adf 	.word	0x08008adf
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ab8:	4bb2      	ldr	r3, [pc, #712]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008abc:	4ab1      	ldr	r2, [pc, #708]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008abe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ac2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008ac4:	e00c      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	3304      	adds	r3, #4
 8008aca:	2102      	movs	r1, #2
 8008acc:	4618      	mov	r0, r3
 8008ace:	f001 fc83 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008ad6:	e003      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	75fb      	strb	r3, [r7, #23]
      break;
 8008adc:	e000      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8008ade:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ae0:	7dfb      	ldrb	r3, [r7, #23]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d109      	bne.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008ae6:	4ba7      	ldr	r3, [pc, #668]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008aea:	f023 0203 	bic.w	r2, r3, #3
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008af2:	49a4      	ldr	r1, [pc, #656]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008af4:	4313      	orrs	r3, r2
 8008af6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008af8:	e001      	b.n	8008afe <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008afa:	7dfb      	ldrb	r3, [r7, #23]
 8008afc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f000 8086 	beq.w	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b0c:	4b9e      	ldr	r3, [pc, #632]	; (8008d88 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a9d      	ldr	r2, [pc, #628]	; (8008d88 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8008b12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008b18:	f7f9 fcf4 	bl	8002504 <HAL_GetTick>
 8008b1c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b1e:	e009      	b.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b20:	f7f9 fcf0 	bl	8002504 <HAL_GetTick>
 8008b24:	4602      	mov	r2, r0
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	1ad3      	subs	r3, r2, r3
 8008b2a:	2b64      	cmp	r3, #100	; 0x64
 8008b2c:	d902      	bls.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      {
        ret = HAL_TIMEOUT;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	75fb      	strb	r3, [r7, #23]
        break;
 8008b32:	e005      	b.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b34:	4b94      	ldr	r3, [pc, #592]	; (8008d88 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d0ef      	beq.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8008b40:	7dfb      	ldrb	r3, [r7, #23]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d166      	bne.n	8008c14 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008b46:	4b8f      	ldr	r3, [pc, #572]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008b48:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008b50:	4053      	eors	r3, r2
 8008b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d013      	beq.n	8008b82 <HAL_RCCEx_PeriphCLKConfig+0x63e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008b5a:	4b8a      	ldr	r3, [pc, #552]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b62:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008b64:	4b87      	ldr	r3, [pc, #540]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b68:	4a86      	ldr	r2, [pc, #536]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008b6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b6e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008b70:	4b84      	ldr	r3, [pc, #528]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b74:	4a83      	ldr	r2, [pc, #524]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008b76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b7a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008b7c:	4a81      	ldr	r2, [pc, #516]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008b88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b8c:	d115      	bne.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b8e:	f7f9 fcb9 	bl	8002504 <HAL_GetTick>
 8008b92:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008b94:	e00b      	b.n	8008bae <HAL_RCCEx_PeriphCLKConfig+0x66a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b96:	f7f9 fcb5 	bl	8002504 <HAL_GetTick>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	693b      	ldr	r3, [r7, #16]
 8008b9e:	1ad3      	subs	r3, r2, r3
 8008ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d902      	bls.n	8008bae <HAL_RCCEx_PeriphCLKConfig+0x66a>
          {
            ret = HAL_TIMEOUT;
 8008ba8:	2303      	movs	r3, #3
 8008baa:	75fb      	strb	r3, [r7, #23]
            break;
 8008bac:	e005      	b.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0x676>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008bae:	4b75      	ldr	r3, [pc, #468]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bb2:	f003 0302 	and.w	r3, r3, #2
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d0ed      	beq.n	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if(ret == HAL_OK)
 8008bba:	7dfb      	ldrb	r3, [r7, #23]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d126      	bne.n	8008c0e <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008bc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008bce:	d10d      	bne.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 8008bd0:	4b6c      	ldr	r3, [pc, #432]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008bde:	0919      	lsrs	r1, r3, #4
 8008be0:	4b6a      	ldr	r3, [pc, #424]	; (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008be2:	400b      	ands	r3, r1
 8008be4:	4967      	ldr	r1, [pc, #412]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008be6:	4313      	orrs	r3, r2
 8008be8:	610b      	str	r3, [r1, #16]
 8008bea:	e005      	b.n	8008bf8 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
 8008bec:	4b65      	ldr	r3, [pc, #404]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	4a64      	ldr	r2, [pc, #400]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008bf2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008bf6:	6113      	str	r3, [r2, #16]
 8008bf8:	4b62      	ldr	r3, [pc, #392]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008bfa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008c06:	495f      	ldr	r1, [pc, #380]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	670b      	str	r3, [r1, #112]	; 0x70
 8008c0c:	e004      	b.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008c0e:	7dfb      	ldrb	r3, [r7, #23]
 8008c10:	75bb      	strb	r3, [r7, #22]
 8008c12:	e001      	b.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c14:	7dfb      	ldrb	r3, [r7, #23]
 8008c16:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f003 0301 	and.w	r3, r3, #1
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d07f      	beq.n	8008d24 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c2a:	2b28      	cmp	r3, #40	; 0x28
 8008c2c:	d866      	bhi.n	8008cfc <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8008c2e:	a201      	add	r2, pc, #4	; (adr r2, 8008c34 <HAL_RCCEx_PeriphCLKConfig+0x6f0>)
 8008c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c34:	08008d03 	.word	0x08008d03
 8008c38:	08008cfd 	.word	0x08008cfd
 8008c3c:	08008cfd 	.word	0x08008cfd
 8008c40:	08008cfd 	.word	0x08008cfd
 8008c44:	08008cfd 	.word	0x08008cfd
 8008c48:	08008cfd 	.word	0x08008cfd
 8008c4c:	08008cfd 	.word	0x08008cfd
 8008c50:	08008cfd 	.word	0x08008cfd
 8008c54:	08008cd9 	.word	0x08008cd9
 8008c58:	08008cfd 	.word	0x08008cfd
 8008c5c:	08008cfd 	.word	0x08008cfd
 8008c60:	08008cfd 	.word	0x08008cfd
 8008c64:	08008cfd 	.word	0x08008cfd
 8008c68:	08008cfd 	.word	0x08008cfd
 8008c6c:	08008cfd 	.word	0x08008cfd
 8008c70:	08008cfd 	.word	0x08008cfd
 8008c74:	08008ceb 	.word	0x08008ceb
 8008c78:	08008cfd 	.word	0x08008cfd
 8008c7c:	08008cfd 	.word	0x08008cfd
 8008c80:	08008cfd 	.word	0x08008cfd
 8008c84:	08008cfd 	.word	0x08008cfd
 8008c88:	08008cfd 	.word	0x08008cfd
 8008c8c:	08008cfd 	.word	0x08008cfd
 8008c90:	08008cfd 	.word	0x08008cfd
 8008c94:	08008d03 	.word	0x08008d03
 8008c98:	08008cfd 	.word	0x08008cfd
 8008c9c:	08008cfd 	.word	0x08008cfd
 8008ca0:	08008cfd 	.word	0x08008cfd
 8008ca4:	08008cfd 	.word	0x08008cfd
 8008ca8:	08008cfd 	.word	0x08008cfd
 8008cac:	08008cfd 	.word	0x08008cfd
 8008cb0:	08008cfd 	.word	0x08008cfd
 8008cb4:	08008d03 	.word	0x08008d03
 8008cb8:	08008cfd 	.word	0x08008cfd
 8008cbc:	08008cfd 	.word	0x08008cfd
 8008cc0:	08008cfd 	.word	0x08008cfd
 8008cc4:	08008cfd 	.word	0x08008cfd
 8008cc8:	08008cfd 	.word	0x08008cfd
 8008ccc:	08008cfd 	.word	0x08008cfd
 8008cd0:	08008cfd 	.word	0x08008cfd
 8008cd4:	08008d03 	.word	0x08008d03
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	3304      	adds	r3, #4
 8008cdc:	2101      	movs	r1, #1
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f001 fb7a 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008ce8:	e00c      	b.n	8008d04 <HAL_RCCEx_PeriphCLKConfig+0x7c0>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	3324      	adds	r3, #36	; 0x24
 8008cee:	2101      	movs	r1, #1
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f001 fc23 	bl	800a53c <RCCEx_PLL3_Config>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008cfa:	e003      	b.n	8008d04 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	75fb      	strb	r3, [r7, #23]
      break;
 8008d00:	e000      	b.n	8008d04 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      break;
 8008d02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008d04:	7dfb      	ldrb	r3, [r7, #23]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d10a      	bne.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008d0a:	4b1e      	ldr	r3, [pc, #120]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d0e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d18:	491a      	ldr	r1, [pc, #104]	; (8008d84 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	654b      	str	r3, [r1, #84]	; 0x54
 8008d1e:	e001      	b.n	8008d24 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d20:	7dfb      	ldrb	r3, [r7, #23]
 8008d22:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f003 0302 	and.w	r3, r3, #2
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d03f      	beq.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d34:	2b05      	cmp	r3, #5
 8008d36:	d821      	bhi.n	8008d7c <HAL_RCCEx_PeriphCLKConfig+0x838>
 8008d38:	a201      	add	r2, pc, #4	; (adr r2, 8008d40 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 8008d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d3e:	bf00      	nop
 8008d40:	08008d91 	.word	0x08008d91
 8008d44:	08008d59 	.word	0x08008d59
 8008d48:	08008d6b 	.word	0x08008d6b
 8008d4c:	08008d91 	.word	0x08008d91
 8008d50:	08008d91 	.word	0x08008d91
 8008d54:	08008d91 	.word	0x08008d91
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	3304      	adds	r3, #4
 8008d5c:	2101      	movs	r1, #1
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f001 fb3a 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008d64:	4603      	mov	r3, r0
 8008d66:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008d68:	e013      	b.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	3324      	adds	r3, #36	; 0x24
 8008d6e:	2101      	movs	r1, #1
 8008d70:	4618      	mov	r0, r3
 8008d72:	f001 fbe3 	bl	800a53c <RCCEx_PLL3_Config>
 8008d76:	4603      	mov	r3, r0
 8008d78:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008d7a:	e00a      	b.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	75fb      	strb	r3, [r7, #23]
      break;
 8008d80:	e007      	b.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x84e>
 8008d82:	bf00      	nop
 8008d84:	58024400 	.word	0x58024400
 8008d88:	58024800 	.word	0x58024800
 8008d8c:	00ffffcf 	.word	0x00ffffcf
      break;
 8008d90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008d92:	7dfb      	ldrb	r3, [r7, #23]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d109      	bne.n	8008dac <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008d98:	4b9f      	ldr	r3, [pc, #636]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d9c:	f023 0207 	bic.w	r2, r3, #7
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008da4:	499c      	ldr	r1, [pc, #624]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008da6:	4313      	orrs	r3, r2
 8008da8:	654b      	str	r3, [r1, #84]	; 0x54
 8008daa:	e001      	b.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dac:	7dfb      	ldrb	r3, [r7, #23]
 8008dae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f003 0304 	and.w	r3, r3, #4
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d039      	beq.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008dc2:	2b05      	cmp	r3, #5
 8008dc4:	d820      	bhi.n	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 8008dc6:	a201      	add	r2, pc, #4	; (adr r2, 8008dcc <HAL_RCCEx_PeriphCLKConfig+0x888>)
 8008dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dcc:	08008e0f 	.word	0x08008e0f
 8008dd0:	08008de5 	.word	0x08008de5
 8008dd4:	08008df7 	.word	0x08008df7
 8008dd8:	08008e0f 	.word	0x08008e0f
 8008ddc:	08008e0f 	.word	0x08008e0f
 8008de0:	08008e0f 	.word	0x08008e0f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	3304      	adds	r3, #4
 8008de8:	2101      	movs	r1, #1
 8008dea:	4618      	mov	r0, r3
 8008dec:	f001 faf4 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008df0:	4603      	mov	r3, r0
 8008df2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008df4:	e00c      	b.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	3324      	adds	r3, #36	; 0x24
 8008dfa:	2101      	movs	r1, #1
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f001 fb9d 	bl	800a53c <RCCEx_PLL3_Config>
 8008e02:	4603      	mov	r3, r0
 8008e04:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008e06:	e003      	b.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	75fb      	strb	r3, [r7, #23]
      break;
 8008e0c:	e000      	b.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 8008e0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008e10:	7dfb      	ldrb	r3, [r7, #23]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d10a      	bne.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008e16:	4b80      	ldr	r3, [pc, #512]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e1a:	f023 0207 	bic.w	r2, r3, #7
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008e24:	497c      	ldr	r1, [pc, #496]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008e26:	4313      	orrs	r3, r2
 8008e28:	658b      	str	r3, [r1, #88]	; 0x58
 8008e2a:	e001      	b.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e2c:	7dfb      	ldrb	r3, [r7, #23]
 8008e2e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 0320 	and.w	r3, r3, #32
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d04b      	beq.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e46:	d02e      	beq.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0x962>
 8008e48:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e4c:	d828      	bhi.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e52:	d02a      	beq.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0x966>
 8008e54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e58:	d822      	bhi.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008e5a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008e5e:	d026      	beq.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8008e60:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008e64:	d81c      	bhi.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008e66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e6a:	d010      	beq.n	8008e8e <HAL_RCCEx_PeriphCLKConfig+0x94a>
 8008e6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e70:	d816      	bhi.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d01d      	beq.n	8008eb2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8008e76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008e7a:	d111      	bne.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	3304      	adds	r3, #4
 8008e80:	2100      	movs	r1, #0
 8008e82:	4618      	mov	r0, r3
 8008e84:	f001 faa8 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008e8c:	e012      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	3324      	adds	r3, #36	; 0x24
 8008e92:	2102      	movs	r1, #2
 8008e94:	4618      	mov	r0, r3
 8008e96:	f001 fb51 	bl	800a53c <RCCEx_PLL3_Config>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008e9e:	e009      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	75fb      	strb	r3, [r7, #23]
      break;
 8008ea4:	e006      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008ea6:	bf00      	nop
 8008ea8:	e004      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008eaa:	bf00      	nop
 8008eac:	e002      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008eae:	bf00      	nop
 8008eb0:	e000      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008eb2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008eb4:	7dfb      	ldrb	r3, [r7, #23]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d10a      	bne.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008eba:	4b57      	ldr	r3, [pc, #348]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ebe:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008ec8:	4953      	ldr	r1, [pc, #332]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	654b      	str	r3, [r1, #84]	; 0x54
 8008ece:	e001      	b.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ed0:	7dfb      	ldrb	r3, [r7, #23]
 8008ed2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d04b      	beq.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008ee6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008eea:	d02e      	beq.n	8008f4a <HAL_RCCEx_PeriphCLKConfig+0xa06>
 8008eec:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008ef0:	d828      	bhi.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008ef2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ef6:	d02a      	beq.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8008ef8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008efc:	d822      	bhi.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008efe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008f02:	d026      	beq.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8008f04:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008f08:	d81c      	bhi.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008f0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f0e:	d010      	beq.n	8008f32 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 8008f10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f14:	d816      	bhi.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d01d      	beq.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8008f1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f1e:	d111      	bne.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	3304      	adds	r3, #4
 8008f24:	2100      	movs	r1, #0
 8008f26:	4618      	mov	r0, r3
 8008f28:	f001 fa56 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008f30:	e012      	b.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	3324      	adds	r3, #36	; 0x24
 8008f36:	2102      	movs	r1, #2
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f001 faff 	bl	800a53c <RCCEx_PLL3_Config>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008f42:	e009      	b.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	75fb      	strb	r3, [r7, #23]
      break;
 8008f48:	e006      	b.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8008f4a:	bf00      	nop
 8008f4c:	e004      	b.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8008f4e:	bf00      	nop
 8008f50:	e002      	b.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8008f52:	bf00      	nop
 8008f54:	e000      	b.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8008f56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008f58:	7dfb      	ldrb	r3, [r7, #23]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10a      	bne.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008f5e:	4b2e      	ldr	r3, [pc, #184]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f62:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008f6c:	492a      	ldr	r1, [pc, #168]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	658b      	str	r3, [r1, #88]	; 0x58
 8008f72:	e001      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f74:	7dfb      	ldrb	r3, [r7, #23]
 8008f76:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d04d      	beq.n	8009020 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008f8a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008f8e:	d02e      	beq.n	8008fee <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 8008f90:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008f94:	d828      	bhi.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008f96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f9a:	d02a      	beq.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8008f9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fa0:	d822      	bhi.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008fa2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008fa6:	d026      	beq.n	8008ff6 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8008fa8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008fac:	d81c      	bhi.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008fae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008fb2:	d010      	beq.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0xa92>
 8008fb4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008fb8:	d816      	bhi.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d01d      	beq.n	8008ffa <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8008fbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fc2:	d111      	bne.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	3304      	adds	r3, #4
 8008fc8:	2100      	movs	r1, #0
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f001 fa04 	bl	800a3d8 <RCCEx_PLL2_Config>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008fd4:	e012      	b.n	8008ffc <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	3324      	adds	r3, #36	; 0x24
 8008fda:	2102      	movs	r1, #2
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f001 faad 	bl	800a53c <RCCEx_PLL3_Config>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008fe6:	e009      	b.n	8008ffc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	75fb      	strb	r3, [r7, #23]
      break;
 8008fec:	e006      	b.n	8008ffc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008fee:	bf00      	nop
 8008ff0:	e004      	b.n	8008ffc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008ff2:	bf00      	nop
 8008ff4:	e002      	b.n	8008ffc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008ff6:	bf00      	nop
 8008ff8:	e000      	b.n	8008ffc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008ffa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ffc:	7dfb      	ldrb	r3, [r7, #23]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d10c      	bne.n	800901c <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009002:	4b05      	ldr	r3, [pc, #20]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8009004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009006:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009010:	4901      	ldr	r1, [pc, #4]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8009012:	4313      	orrs	r3, r2
 8009014:	658b      	str	r3, [r1, #88]	; 0x58
 8009016:	e003      	b.n	8009020 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8009018:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800901c:	7dfb      	ldrb	r3, [r7, #23]
 800901e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f003 0308 	and.w	r3, r3, #8
 8009028:	2b00      	cmp	r3, #0
 800902a:	d01a      	beq.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009032:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009036:	d10a      	bne.n	800904e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	3324      	adds	r3, #36	; 0x24
 800903c:	2102      	movs	r1, #2
 800903e:	4618      	mov	r0, r3
 8009040:	f001 fa7c 	bl	800a53c <RCCEx_PLL3_Config>
 8009044:	4603      	mov	r3, r0
 8009046:	2b00      	cmp	r3, #0
 8009048:	d001      	beq.n	800904e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 800904a:	2301      	movs	r3, #1
 800904c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800904e:	4b8c      	ldr	r3, [pc, #560]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8009050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009052:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800905c:	4988      	ldr	r1, [pc, #544]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 800905e:	4313      	orrs	r3, r2
 8009060:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f003 0310 	and.w	r3, r3, #16
 800906a:	2b00      	cmp	r3, #0
 800906c:	d01a      	beq.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009074:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009078:	d10a      	bne.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	3324      	adds	r3, #36	; 0x24
 800907e:	2102      	movs	r1, #2
 8009080:	4618      	mov	r0, r3
 8009082:	f001 fa5b 	bl	800a53c <RCCEx_PLL3_Config>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d001      	beq.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009090:	4b7b      	ldr	r3, [pc, #492]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8009092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009094:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800909e:	4978      	ldr	r1, [pc, #480]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 80090a0:	4313      	orrs	r3, r2
 80090a2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d034      	beq.n	800911a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80090b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80090ba:	d01d      	beq.n	80090f8 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 80090bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80090c0:	d817      	bhi.n	80090f2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d003      	beq.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 80090c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090ca:	d009      	beq.n	80090e0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80090cc:	e011      	b.n	80090f2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	3304      	adds	r3, #4
 80090d2:	2100      	movs	r1, #0
 80090d4:	4618      	mov	r0, r3
 80090d6:	f001 f97f 	bl	800a3d8 <RCCEx_PLL2_Config>
 80090da:	4603      	mov	r3, r0
 80090dc:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80090de:	e00c      	b.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	3324      	adds	r3, #36	; 0x24
 80090e4:	2102      	movs	r1, #2
 80090e6:	4618      	mov	r0, r3
 80090e8:	f001 fa28 	bl	800a53c <RCCEx_PLL3_Config>
 80090ec:	4603      	mov	r3, r0
 80090ee:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80090f0:	e003      	b.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	75fb      	strb	r3, [r7, #23]
      break;
 80090f6:	e000      	b.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 80090f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80090fa:	7dfb      	ldrb	r3, [r7, #23]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d10a      	bne.n	8009116 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009100:	4b5f      	ldr	r3, [pc, #380]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8009102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009104:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800910e:	495c      	ldr	r1, [pc, #368]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8009110:	4313      	orrs	r3, r2
 8009112:	658b      	str	r3, [r1, #88]	; 0x58
 8009114:	e001      	b.n	800911a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009116:	7dfb      	ldrb	r3, [r7, #23]
 8009118:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009122:	2b00      	cmp	r3, #0
 8009124:	d033      	beq.n	800918e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800912c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009130:	d01c      	beq.n	800916c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8009132:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009136:	d816      	bhi.n	8009166 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8009138:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800913c:	d003      	beq.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 800913e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009142:	d007      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8009144:	e00f      	b.n	8009166 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009146:	4b4e      	ldr	r3, [pc, #312]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8009148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800914a:	4a4d      	ldr	r2, [pc, #308]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 800914c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009150:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8009152:	e00c      	b.n	800916e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	3324      	adds	r3, #36	; 0x24
 8009158:	2101      	movs	r1, #1
 800915a:	4618      	mov	r0, r3
 800915c:	f001 f9ee 	bl	800a53c <RCCEx_PLL3_Config>
 8009160:	4603      	mov	r3, r0
 8009162:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8009164:	e003      	b.n	800916e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009166:	2301      	movs	r3, #1
 8009168:	75fb      	strb	r3, [r7, #23]
      break;
 800916a:	e000      	b.n	800916e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 800916c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800916e:	7dfb      	ldrb	r3, [r7, #23]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d10a      	bne.n	800918a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009174:	4b42      	ldr	r3, [pc, #264]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8009176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009178:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009182:	493f      	ldr	r1, [pc, #252]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8009184:	4313      	orrs	r3, r2
 8009186:	654b      	str	r3, [r1, #84]	; 0x54
 8009188:	e001      	b.n	800918e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800918a:	7dfb      	ldrb	r3, [r7, #23]
 800918c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009196:	2b00      	cmp	r3, #0
 8009198:	d029      	beq.n	80091ee <HAL_RCCEx_PeriphCLKConfig+0xcaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d003      	beq.n	80091aa <HAL_RCCEx_PeriphCLKConfig+0xc66>
 80091a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091a6:	d007      	beq.n	80091b8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80091a8:	e00f      	b.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0xc86>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091aa:	4b35      	ldr	r3, [pc, #212]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 80091ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091ae:	4a34      	ldr	r2, [pc, #208]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 80091b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80091b4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80091b6:	e00b      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0xc8c>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	3304      	adds	r3, #4
 80091bc:	2102      	movs	r1, #2
 80091be:	4618      	mov	r0, r3
 80091c0:	f001 f90a 	bl	800a3d8 <RCCEx_PLL2_Config>
 80091c4:	4603      	mov	r3, r0
 80091c6:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80091c8:	e002      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0xc8c>

    default:
      ret = HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	75fb      	strb	r3, [r7, #23]
      break;
 80091ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80091d0:	7dfb      	ldrb	r3, [r7, #23]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d109      	bne.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0xca6>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80091d6:	4b2a      	ldr	r3, [pc, #168]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 80091d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091e2:	4927      	ldr	r1, [pc, #156]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 80091e4:	4313      	orrs	r3, r2
 80091e6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80091e8:	e001      	b.n	80091ee <HAL_RCCEx_PeriphCLKConfig+0xcaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091ea:	7dfb      	ldrb	r3, [r7, #23]
 80091ec:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00a      	beq.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0xccc>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	3324      	adds	r3, #36	; 0x24
 80091fe:	2102      	movs	r1, #2
 8009200:	4618      	mov	r0, r3
 8009202:	f001 f99b 	bl	800a53c <RCCEx_PLL3_Config>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d001      	beq.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    {
      status=HAL_ERROR;
 800920c:	2301      	movs	r3, #1
 800920e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009218:	2b00      	cmp	r3, #0
 800921a:	d035      	beq.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009222:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009226:	d017      	beq.n	8009258 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009228:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800922c:	d811      	bhi.n	8009252 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800922e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009232:	d013      	beq.n	800925c <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8009234:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009238:	d80b      	bhi.n	8009252 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800923a:	2b00      	cmp	r3, #0
 800923c:	d010      	beq.n	8009260 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 800923e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009242:	d106      	bne.n	8009252 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009244:	4b0e      	ldr	r3, [pc, #56]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8009246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009248:	4a0d      	ldr	r2, [pc, #52]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 800924a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800924e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8009250:	e007      	b.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009252:	2301      	movs	r3, #1
 8009254:	75fb      	strb	r3, [r7, #23]
      break;
 8009256:	e004      	b.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8009258:	bf00      	nop
 800925a:	e002      	b.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 800925c:	bf00      	nop
 800925e:	e000      	b.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8009260:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009262:	7dfb      	ldrb	r3, [r7, #23]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d10d      	bne.n	8009284 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009268:	4b05      	ldr	r3, [pc, #20]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 800926a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800926c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009276:	4902      	ldr	r1, [pc, #8]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8009278:	4313      	orrs	r3, r2
 800927a:	654b      	str	r3, [r1, #84]	; 0x54
 800927c:	e004      	b.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800927e:	bf00      	nop
 8009280:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009284:	7dfb      	ldrb	r3, [r7, #23]
 8009286:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009290:	2b00      	cmp	r3, #0
 8009292:	d008      	beq.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009294:	4b30      	ldr	r3, [pc, #192]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8009296:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009298:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092a0:	492d      	ldr	r1, [pc, #180]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80092a2:	4313      	orrs	r3, r2
 80092a4:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d008      	beq.n	80092c4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80092b2:	4b29      	ldr	r3, [pc, #164]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80092b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092b6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092be:	4926      	ldr	r1, [pc, #152]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80092c0:	4313      	orrs	r3, r2
 80092c2:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d008      	beq.n	80092e2 <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80092d0:	4b21      	ldr	r3, [pc, #132]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80092d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092d4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092dc:	491e      	ldr	r1, [pc, #120]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80092de:	4313      	orrs	r3, r2
 80092e0:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d00d      	beq.n	800930a <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80092ee:	4b1a      	ldr	r3, [pc, #104]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80092f0:	691b      	ldr	r3, [r3, #16]
 80092f2:	4a19      	ldr	r2, [pc, #100]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80092f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80092f8:	6113      	str	r3, [r2, #16]
 80092fa:	4b17      	ldr	r3, [pc, #92]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80092fc:	691a      	ldr	r2, [r3, #16]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009304:	4914      	ldr	r1, [pc, #80]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8009306:	4313      	orrs	r3, r2
 8009308:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	da08      	bge.n	8009324 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009312:	4b11      	ldr	r3, [pc, #68]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8009314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009316:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800931e:	490e      	ldr	r1, [pc, #56]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8009320:	4313      	orrs	r3, r2
 8009322:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800932c:	2b00      	cmp	r3, #0
 800932e:	d009      	beq.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009330:	4b09      	ldr	r3, [pc, #36]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8009332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009334:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800933e:	4906      	ldr	r1, [pc, #24]	; (8009358 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8009340:	4313      	orrs	r3, r2
 8009342:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8009344:	7dbb      	ldrb	r3, [r7, #22]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d101      	bne.n	800934e <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 800934a:	2300      	movs	r3, #0
 800934c:	e000      	b.n	8009350 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 800934e:	2301      	movs	r3, #1
}
 8009350:	4618      	mov	r0, r3
 8009352:	3718      	adds	r7, #24
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}
 8009358:	58024400 	.word	0x58024400

0800935c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b090      	sub	sp, #64	; 0x40
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800936a:	f040 8089 	bne.w	8009480 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800936e:	4b91      	ldr	r3, [pc, #580]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009372:	f003 0307 	and.w	r3, r3, #7
 8009376:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8009378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800937a:	2b04      	cmp	r3, #4
 800937c:	d87d      	bhi.n	800947a <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 800937e:	a201      	add	r2, pc, #4	; (adr r2, 8009384 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8009380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009384:	08009399 	.word	0x08009399
 8009388:	080093bd 	.word	0x080093bd
 800938c:	080093e1 	.word	0x080093e1
 8009390:	08009475 	.word	0x08009475
 8009394:	08009405 	.word	0x08009405
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009398:	4b86      	ldr	r3, [pc, #536]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80093a4:	d107      	bne.n	80093b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80093a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80093aa:	4618      	mov	r0, r3
 80093ac:	f000 fec2 	bl	800a134 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80093b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093b2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80093b4:	e3f4      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80093b6:	2300      	movs	r3, #0
 80093b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80093ba:	e3f1      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80093bc:	4b7d      	ldr	r3, [pc, #500]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80093c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80093c8:	d107      	bne.n	80093da <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80093ca:	f107 0318 	add.w	r3, r7, #24
 80093ce:	4618      	mov	r0, r3
 80093d0:	f000 fc08 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80093d4:	69bb      	ldr	r3, [r7, #24]
 80093d6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80093d8:	e3e2      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80093da:	2300      	movs	r3, #0
 80093dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80093de:	e3df      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80093e0:	4b74      	ldr	r3, [pc, #464]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80093e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093ec:	d107      	bne.n	80093fe <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80093ee:	f107 030c 	add.w	r3, r7, #12
 80093f2:	4618      	mov	r0, r3
 80093f4:	f000 fd4a 	bl	8009e8c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80093fc:	e3d0      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80093fe:	2300      	movs	r3, #0
 8009400:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009402:	e3cd      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009404:	4b6b      	ldr	r3, [pc, #428]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009408:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800940c:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800940e:	4b69      	ldr	r3, [pc, #420]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f003 0304 	and.w	r3, r3, #4
 8009416:	2b04      	cmp	r3, #4
 8009418:	d10c      	bne.n	8009434 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 800941a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800941c:	2b00      	cmp	r3, #0
 800941e:	d109      	bne.n	8009434 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009420:	4b64      	ldr	r3, [pc, #400]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	08db      	lsrs	r3, r3, #3
 8009426:	f003 0303 	and.w	r3, r3, #3
 800942a:	4a63      	ldr	r2, [pc, #396]	; (80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 800942c:	fa22 f303 	lsr.w	r3, r2, r3
 8009430:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009432:	e01e      	b.n	8009472 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009434:	4b5f      	ldr	r3, [pc, #380]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800943c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009440:	d106      	bne.n	8009450 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009444:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009448:	d102      	bne.n	8009450 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800944a:	4b5c      	ldr	r3, [pc, #368]	; (80095bc <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 800944c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800944e:	e010      	b.n	8009472 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009450:	4b58      	ldr	r3, [pc, #352]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009458:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800945c:	d106      	bne.n	800946c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800945e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009460:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009464:	d102      	bne.n	800946c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8009466:	4b56      	ldr	r3, [pc, #344]	; (80095c0 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8009468:	63fb      	str	r3, [r7, #60]	; 0x3c
 800946a:	e002      	b.n	8009472 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800946c:	2300      	movs	r3, #0
 800946e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8009470:	e396      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8009472:	e395      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8009474:	4b53      	ldr	r3, [pc, #332]	; (80095c4 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8009476:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009478:	e392      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      default :
        {
          frequency = 0;
 800947a:	2300      	movs	r3, #0
 800947c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800947e:	e38f      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
    }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

    else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009486:	f040 809f 	bne.w	80095c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
    {
      saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
 800948a:	4b4a      	ldr	r3, [pc, #296]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800948c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800948e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8009492:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8009494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009496:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800949a:	d04d      	beq.n	8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 800949c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800949e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094a2:	f200 8084 	bhi.w	80095ae <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 80094a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094a8:	2bc0      	cmp	r3, #192	; 0xc0
 80094aa:	d07d      	beq.n	80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>
 80094ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ae:	2bc0      	cmp	r3, #192	; 0xc0
 80094b0:	d87d      	bhi.n	80095ae <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 80094b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094b4:	2b80      	cmp	r3, #128	; 0x80
 80094b6:	d02d      	beq.n	8009514 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 80094b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ba:	2b80      	cmp	r3, #128	; 0x80
 80094bc:	d877      	bhi.n	80095ae <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 80094be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d003      	beq.n	80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 80094c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094c6:	2b40      	cmp	r3, #64	; 0x40
 80094c8:	d012      	beq.n	80094f0 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 80094ca:	e070      	b.n	80095ae <HAL_RCCEx_GetPeriphCLKFreq+0x252>
      {
      case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80094cc:	4b39      	ldr	r3, [pc, #228]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80094d8:	d107      	bne.n	80094ea <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80094da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80094de:	4618      	mov	r0, r3
 80094e0:	f000 fe28 	bl	800a134 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80094e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094e6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80094e8:	e35a      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80094ea:	2300      	movs	r3, #0
 80094ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80094ee:	e357      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80094f0:	4b30      	ldr	r3, [pc, #192]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80094fc:	d107      	bne.n	800950e <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094fe:	f107 0318 	add.w	r3, r7, #24
 8009502:	4618      	mov	r0, r3
 8009504:	f000 fb6e 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009508:	69bb      	ldr	r3, [r7, #24]
 800950a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800950c:	e348      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800950e:	2300      	movs	r3, #0
 8009510:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009512:	e345      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009514:	4b27      	ldr	r3, [pc, #156]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800951c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009520:	d107      	bne.n	8009532 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009522:	f107 030c 	add.w	r3, r7, #12
 8009526:	4618      	mov	r0, r3
 8009528:	f000 fcb0 	bl	8009e8c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009530:	e336      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009532:	2300      	movs	r3, #0
 8009534:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009536:	e333      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009538:	4b1e      	ldr	r3, [pc, #120]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800953a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800953c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009540:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009542:	4b1c      	ldr	r3, [pc, #112]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f003 0304 	and.w	r3, r3, #4
 800954a:	2b04      	cmp	r3, #4
 800954c:	d10c      	bne.n	8009568 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 800954e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009550:	2b00      	cmp	r3, #0
 8009552:	d109      	bne.n	8009568 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009554:	4b17      	ldr	r3, [pc, #92]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	08db      	lsrs	r3, r3, #3
 800955a:	f003 0303 	and.w	r3, r3, #3
 800955e:	4a16      	ldr	r2, [pc, #88]	; (80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 8009560:	fa22 f303 	lsr.w	r3, r2, r3
 8009564:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009566:	e01e      	b.n	80095a6 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009568:	4b12      	ldr	r3, [pc, #72]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009570:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009574:	d106      	bne.n	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 8009576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009578:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800957c:	d102      	bne.n	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800957e:	4b0f      	ldr	r3, [pc, #60]	; (80095bc <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 8009580:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009582:	e010      	b.n	80095a6 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009584:	4b0b      	ldr	r3, [pc, #44]	; (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800958c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009590:	d106      	bne.n	80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8009592:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009594:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009598:	d102      	bne.n	80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800959a:	4b09      	ldr	r3, [pc, #36]	; (80095c0 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800959c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800959e:	e002      	b.n	80095a6 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80095a0:	2300      	movs	r3, #0
 80095a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80095a4:	e2fc      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80095a6:	e2fb      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80095a8:	4b06      	ldr	r3, [pc, #24]	; (80095c4 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80095aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80095ac:	e2f8      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 80095ae:	2300      	movs	r3, #0
 80095b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80095b2:	e2f5      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80095b4:	58024400 	.word	0x58024400
 80095b8:	03d09000 	.word	0x03d09000
 80095bc:	003d0900 	.word	0x003d0900
 80095c0:	007a1200 	.word	0x007a1200
 80095c4:	00bb8000 	.word	0x00bb8000

    }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095ce:	f040 809c 	bne.w	800970a <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
    {

      saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
 80095d2:	4b9d      	ldr	r3, [pc, #628]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80095d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095d6:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 80095da:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80095dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80095e2:	d054      	beq.n	800968e <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 80095e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80095ea:	f200 808b 	bhi.w	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 80095ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80095f4:	f000 8083 	beq.w	80096fe <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80095f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095fa:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80095fe:	f200 8081 	bhi.w	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 8009602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009604:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009608:	d02f      	beq.n	800966a <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
 800960a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800960c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009610:	d878      	bhi.n	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 8009612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009614:	2b00      	cmp	r3, #0
 8009616:	d004      	beq.n	8009622 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 8009618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800961a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800961e:	d012      	beq.n	8009646 <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 8009620:	e070      	b.n	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
      {
      case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009622:	4b89      	ldr	r3, [pc, #548]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800962a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800962e:	d107      	bne.n	8009640 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009630:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009634:	4618      	mov	r0, r3
 8009636:	f000 fd7d 	bl	800a134 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800963a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800963e:	e2af      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009640:	2300      	movs	r3, #0
 8009642:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009644:	e2ac      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009646:	4b80      	ldr	r3, [pc, #512]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800964e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009652:	d107      	bne.n	8009664 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009654:	f107 0318 	add.w	r3, r7, #24
 8009658:	4618      	mov	r0, r3
 800965a:	f000 fac3 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009662:	e29d      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009664:	2300      	movs	r3, #0
 8009666:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009668:	e29a      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800966a:	4b77      	ldr	r3, [pc, #476]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009672:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009676:	d107      	bne.n	8009688 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009678:	f107 030c 	add.w	r3, r7, #12
 800967c:	4618      	mov	r0, r3
 800967e:	f000 fc05 	bl	8009e8c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009686:	e28b      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009688:	2300      	movs	r3, #0
 800968a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800968c:	e288      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800968e:	4b6e      	ldr	r3, [pc, #440]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009692:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009696:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009698:	4b6b      	ldr	r3, [pc, #428]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f003 0304 	and.w	r3, r3, #4
 80096a0:	2b04      	cmp	r3, #4
 80096a2:	d10c      	bne.n	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 80096a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d109      	bne.n	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80096aa:	4b67      	ldr	r3, [pc, #412]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	08db      	lsrs	r3, r3, #3
 80096b0:	f003 0303 	and.w	r3, r3, #3
 80096b4:	4a65      	ldr	r2, [pc, #404]	; (800984c <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>)
 80096b6:	fa22 f303 	lsr.w	r3, r2, r3
 80096ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80096bc:	e01e      	b.n	80096fc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80096be:	4b62      	ldr	r3, [pc, #392]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096ca:	d106      	bne.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 80096cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80096d2:	d102      	bne.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80096d4:	4b5e      	ldr	r3, [pc, #376]	; (8009850 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 80096d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80096d8:	e010      	b.n	80096fc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80096da:	4b5b      	ldr	r3, [pc, #364]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80096e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80096e6:	d106      	bne.n	80096f6 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 80096e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80096ee:	d102      	bne.n	80096f6 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80096f0:	4b58      	ldr	r3, [pc, #352]	; (8009854 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>)
 80096f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80096f4:	e002      	b.n	80096fc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80096f6:	2300      	movs	r3, #0
 80096f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
          break;
 80096fa:	e251      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80096fc:	e250      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80096fe:	4b56      	ldr	r3, [pc, #344]	; (8009858 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8009700:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009702:	e24d      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 8009704:	2300      	movs	r3, #0
 8009706:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009708:	e24a      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          break;
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009710:	f040 80a7 	bne.w	8009862 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8009714:	4b4c      	ldr	r3, [pc, #304]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009716:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009718:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800971c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800971e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009720:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009724:	d055      	beq.n	80097d2 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 8009726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009728:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800972c:	f200 8096 	bhi.w	800985c <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 8009730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009732:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009736:	f000 8084 	beq.w	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
 800973a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800973c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009740:	f200 808c 	bhi.w	800985c <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 8009744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009746:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800974a:	d030      	beq.n	80097ae <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 800974c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800974e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009752:	f200 8083 	bhi.w	800985c <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 8009756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009758:	2b00      	cmp	r3, #0
 800975a:	d004      	beq.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x40a>
 800975c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800975e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009762:	d012      	beq.n	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
 8009764:	e07a      	b.n	800985c <HAL_RCCEx_GetPeriphCLKFreq+0x500>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009766:	4b38      	ldr	r3, [pc, #224]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800976e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009772:	d107      	bne.n	8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009774:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009778:	4618      	mov	r0, r3
 800977a:	f000 fcdb 	bl	800a134 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800977e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009780:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009782:	e20d      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009784:	2300      	movs	r3, #0
 8009786:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009788:	e20a      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800978a:	4b2f      	ldr	r3, [pc, #188]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009792:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009796:	d107      	bne.n	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009798:	f107 0318 	add.w	r3, r7, #24
 800979c:	4618      	mov	r0, r3
 800979e:	f000 fa21 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80097a6:	e1fb      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80097a8:	2300      	movs	r3, #0
 80097aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80097ac:	e1f8      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80097ae:	4b26      	ldr	r3, [pc, #152]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80097b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097ba:	d107      	bne.n	80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x470>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097bc:	f107 030c 	add.w	r3, r7, #12
 80097c0:	4618      	mov	r0, r3
 80097c2:	f000 fb63 	bl	8009e8c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80097ca:	e1e9      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80097cc:	2300      	movs	r3, #0
 80097ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80097d0:	e1e6      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80097d2:	4b1d      	ldr	r3, [pc, #116]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80097d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80097da:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80097dc:	4b1a      	ldr	r3, [pc, #104]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f003 0304 	and.w	r3, r3, #4
 80097e4:	2b04      	cmp	r3, #4
 80097e6:	d10c      	bne.n	8009802 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 80097e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d109      	bne.n	8009802 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80097ee:	4b16      	ldr	r3, [pc, #88]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	08db      	lsrs	r3, r3, #3
 80097f4:	f003 0303 	and.w	r3, r3, #3
 80097f8:	4a14      	ldr	r2, [pc, #80]	; (800984c <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>)
 80097fa:	fa22 f303 	lsr.w	r3, r2, r3
 80097fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009800:	e01e      	b.n	8009840 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009802:	4b11      	ldr	r3, [pc, #68]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800980a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800980e:	d106      	bne.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
 8009810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009812:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009816:	d102      	bne.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009818:	4b0d      	ldr	r3, [pc, #52]	; (8009850 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800981a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800981c:	e010      	b.n	8009840 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800981e:	4b0a      	ldr	r3, [pc, #40]	; (8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009826:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800982a:	d106      	bne.n	800983a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800982c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800982e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009832:	d102      	bne.n	800983a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8009834:	4b07      	ldr	r3, [pc, #28]	; (8009854 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>)
 8009836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009838:	e002      	b.n	8009840 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800983a:	2300      	movs	r3, #0
 800983c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800983e:	e1af      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8009840:	e1ae      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8009842:	4b05      	ldr	r3, [pc, #20]	; (8009858 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8009844:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009846:	e1ab      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8009848:	58024400 	.word	0x58024400
 800984c:	03d09000 	.word	0x03d09000
 8009850:	003d0900 	.word	0x003d0900
 8009854:	007a1200 	.word	0x007a1200
 8009858:	00bb8000 	.word	0x00bb8000
        }
      default :
        {
          frequency = 0;
 800985c:	2300      	movs	r3, #0
 800985e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009860:	e19e      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009868:	d173      	bne.n	8009952 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800986a:	4b9d      	ldr	r3, [pc, #628]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800986c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800986e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009872:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009876:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800987a:	d02f      	beq.n	80098dc <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 800987c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800987e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009882:	d863      	bhi.n	800994c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8009884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009886:	2b00      	cmp	r3, #0
 8009888:	d004      	beq.n	8009894 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800988a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800988c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009890:	d012      	beq.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
 8009892:	e05b      	b.n	800994c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009894:	4b92      	ldr	r3, [pc, #584]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800989c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80098a0:	d107      	bne.n	80098b2 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098a2:	f107 0318 	add.w	r3, r7, #24
 80098a6:	4618      	mov	r0, r3
 80098a8:	f000 f99c 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80098ac:	69bb      	ldr	r3, [r7, #24]
 80098ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80098b0:	e176      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80098b2:	2300      	movs	r3, #0
 80098b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80098b6:	e173      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80098b8:	4b89      	ldr	r3, [pc, #548]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80098c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098c4:	d107      	bne.n	80098d6 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098c6:	f107 030c 	add.w	r3, r7, #12
 80098ca:	4618      	mov	r0, r3
 80098cc:	f000 fade 	bl	8009e8c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80098d4:	e164      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80098d6:	2300      	movs	r3, #0
 80098d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80098da:	e161      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80098dc:	4b80      	ldr	r3, [pc, #512]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80098de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80098e4:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80098e6:	4b7e      	ldr	r3, [pc, #504]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f003 0304 	and.w	r3, r3, #4
 80098ee:	2b04      	cmp	r3, #4
 80098f0:	d10c      	bne.n	800990c <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
 80098f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d109      	bne.n	800990c <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80098f8:	4b79      	ldr	r3, [pc, #484]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	08db      	lsrs	r3, r3, #3
 80098fe:	f003 0303 	and.w	r3, r3, #3
 8009902:	4a78      	ldr	r2, [pc, #480]	; (8009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8009904:	fa22 f303 	lsr.w	r3, r2, r3
 8009908:	63fb      	str	r3, [r7, #60]	; 0x3c
 800990a:	e01e      	b.n	800994a <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800990c:	4b74      	ldr	r3, [pc, #464]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009914:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009918:	d106      	bne.n	8009928 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800991a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800991c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009920:	d102      	bne.n	8009928 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009922:	4b71      	ldr	r3, [pc, #452]	; (8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8009924:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009926:	e010      	b.n	800994a <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009928:	4b6d      	ldr	r3, [pc, #436]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009930:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009934:	d106      	bne.n	8009944 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8009936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009938:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800993c:	d102      	bne.n	8009944 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800993e:	4b6b      	ldr	r3, [pc, #428]	; (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8009940:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009942:	e002      	b.n	800994a <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8009944:	2300      	movs	r3, #0
 8009946:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8009948:	e12a      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800994a:	e129      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 800994c:	2300      	movs	r3, #0
 800994e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009950:	e126      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009958:	d133      	bne.n	80099c2 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800995a:	4b61      	ldr	r3, [pc, #388]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800995c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800995e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009962:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009966:	2b00      	cmp	r3, #0
 8009968:	d004      	beq.n	8009974 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 800996a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800996c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009970:	d012      	beq.n	8009998 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8009972:	e023      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009974:	4b5a      	ldr	r3, [pc, #360]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800997c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009980:	d107      	bne.n	8009992 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009982:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009986:	4618      	mov	r0, r3
 8009988:	f000 fbd4 	bl	800a134 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800998c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800998e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009990:	e106      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009992:	2300      	movs	r3, #0
 8009994:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009996:	e103      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009998:	4b51      	ldr	r3, [pc, #324]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80099a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80099a4:	d107      	bne.n	80099b6 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099a6:	f107 0318 	add.w	r3, r7, #24
 80099aa:	4618      	mov	r0, r3
 80099ac:	f000 f91a 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80099b0:	6a3b      	ldr	r3, [r7, #32]
 80099b2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80099b4:	e0f4      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80099b6:	2300      	movs	r3, #0
 80099b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80099ba:	e0f1      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 80099bc:	2300      	movs	r3, #0
 80099be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80099c0:	e0ee      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80099c8:	f040 809b 	bne.w	8009b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80099cc:	4b44      	ldr	r3, [pc, #272]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80099ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099d0:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80099d4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80099d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099d8:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80099dc:	f000 808b 	beq.w	8009af6 <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 80099e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099e2:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80099e6:	f200 8089 	bhi.w	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 80099ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80099f0:	d06c      	beq.n	8009acc <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80099f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80099f8:	f200 8080 	bhi.w	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 80099fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a02:	d056      	beq.n	8009ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8009a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a0a:	d877      	bhi.n	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8009a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a0e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009a12:	d03b      	beq.n	8009a8c <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 8009a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a16:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009a1a:	d86f      	bhi.n	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8009a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a22:	d021      	beq.n	8009a68 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
 8009a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a2a:	d867      	bhi.n	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8009a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d004      	beq.n	8009a3c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8009a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009a38:	d004      	beq.n	8009a44 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 8009a3a:	e05f      	b.n	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009a3c:	f000 f8bc 	bl	8009bb8 <HAL_RCCEx_GetD3PCLK1Freq>
 8009a40:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8009a42:	e0ad      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a44:	4b26      	ldr	r3, [pc, #152]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009a4c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009a50:	d107      	bne.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x706>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a52:	f107 0318 	add.w	r3, r7, #24
 8009a56:	4618      	mov	r0, r3
 8009a58:	f000 f8c4 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009a5c:	69fb      	ldr	r3, [r7, #28]
 8009a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009a60:	e09e      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009a62:	2300      	movs	r3, #0
 8009a64:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009a66:	e09b      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009a68:	4b1d      	ldr	r3, [pc, #116]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009a70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a74:	d107      	bne.n	8009a86 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a76:	f107 030c 	add.w	r3, r7, #12
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f000 fa06 	bl	8009e8c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009a84:	e08c      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009a86:	2300      	movs	r3, #0
 8009a88:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009a8a:	e089      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009a8c:	4b14      	ldr	r3, [pc, #80]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f003 0304 	and.w	r3, r3, #4
 8009a94:	2b04      	cmp	r3, #4
 8009a96:	d109      	bne.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x750>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009a98:	4b11      	ldr	r3, [pc, #68]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	08db      	lsrs	r3, r3, #3
 8009a9e:	f003 0303 	and.w	r3, r3, #3
 8009aa2:	4a10      	ldr	r2, [pc, #64]	; (8009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8009aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8009aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009aaa:	e079      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009aac:	2300      	movs	r3, #0
 8009aae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009ab0:	e076      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009ab2:	4b0b      	ldr	r3, [pc, #44]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009aba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009abe:	d102      	bne.n	8009ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
         {
          frequency = CSI_VALUE;
 8009ac0:	4b09      	ldr	r3, [pc, #36]	; (8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8009ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009ac4:	e06c      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009aca:	e069      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009acc:	4b04      	ldr	r3, [pc, #16]	; (8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ad4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ad8:	d10a      	bne.n	8009af0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          frequency = HSE_VALUE;
 8009ada:	4b04      	ldr	r3, [pc, #16]	; (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8009adc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009ade:	e05f      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8009ae0:	58024400 	.word	0x58024400
 8009ae4:	03d09000 	.word	0x03d09000
 8009ae8:	003d0900 	.word	0x003d0900
 8009aec:	007a1200 	.word	0x007a1200
          frequency = 0;
 8009af0:	2300      	movs	r3, #0
 8009af2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009af4:	e054      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8009af6:	4b2d      	ldr	r3, [pc, #180]	; (8009bac <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8009af8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009afa:	e051      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8009afc:	2300      	movs	r3, #0
 8009afe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009b00:	e04e      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b08:	d148      	bne.n	8009b9c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009b0a:	4b29      	ldr	r3, [pc, #164]	; (8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8009b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009b12:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009b1a:	d02a      	beq.n	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8009b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009b22:	d838      	bhi.n	8009b96 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d004      	beq.n	8009b34 <HAL_RCCEx_GetPeriphCLKFreq+0x7d8>
 8009b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009b30:	d00d      	beq.n	8009b4e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8009b32:	e030      	b.n	8009b96 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009b34:	4b1e      	ldr	r3, [pc, #120]	; (8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009b40:	d102      	bne.n	8009b48 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
         {
          frequency = HSE_VALUE;
 8009b42:	4b1c      	ldr	r3, [pc, #112]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 8009b44:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009b46:	e02b      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009b4c:	e028      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009b4e:	4b18      	ldr	r3, [pc, #96]	; (8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009b5a:	d107      	bne.n	8009b6c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009b5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b60:	4618      	mov	r0, r3
 8009b62:	f000 fae7 	bl	800a134 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b68:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009b6a:	e019      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009b70:	e016      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009b72:	4b0f      	ldr	r3, [pc, #60]	; (8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009b7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009b7e:	d107      	bne.n	8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b80:	f107 0318 	add.w	r3, r7, #24
 8009b84:	4618      	mov	r0, r3
 8009b86:	f000 f82d 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009b8a:	69fb      	ldr	r3, [r7, #28]
 8009b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009b8e:	e007      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009b90:	2300      	movs	r3, #0
 8009b92:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009b94:	e004      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      default :
        {
          frequency = 0;
 8009b96:	2300      	movs	r3, #0
 8009b98:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009b9a:	e001      	b.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else
    {
      frequency = 0;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8009ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3740      	adds	r7, #64	; 0x40
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop
 8009bac:	00bb8000 	.word	0x00bb8000
 8009bb0:	58024400 	.word	0x58024400
 8009bb4:	007a1200 	.word	0x007a1200

08009bb8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8009bbc:	f7fe fc24 	bl	8008408 <HAL_RCC_GetHCLKFreq>
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	4b06      	ldr	r3, [pc, #24]	; (8009bdc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009bc4:	6a1b      	ldr	r3, [r3, #32]
 8009bc6:	091b      	lsrs	r3, r3, #4
 8009bc8:	f003 0307 	and.w	r3, r3, #7
 8009bcc:	4904      	ldr	r1, [pc, #16]	; (8009be0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009bce:	5ccb      	ldrb	r3, [r1, r3]
 8009bd0:	f003 031f 	and.w	r3, r3, #31
 8009bd4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	bd80      	pop	{r7, pc}
 8009bdc:	58024400 	.word	0x58024400
 8009be0:	08011c4c 	.word	0x08011c4c

08009be4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8009be4:	b480      	push	{r7}
 8009be6:	b089      	sub	sp, #36	; 0x24
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009bec:	4ba1      	ldr	r3, [pc, #644]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bf0:	f003 0303 	and.w	r3, r3, #3
 8009bf4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009bf6:	4b9f      	ldr	r3, [pc, #636]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bfa:	0b1b      	lsrs	r3, r3, #12
 8009bfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009c00:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009c02:	4b9c      	ldr	r3, [pc, #624]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c06:	091b      	lsrs	r3, r3, #4
 8009c08:	f003 0301 	and.w	r3, r3, #1
 8009c0c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009c0e:	4b99      	ldr	r3, [pc, #612]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c12:	08db      	lsrs	r3, r3, #3
 8009c14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009c18:	693a      	ldr	r2, [r7, #16]
 8009c1a:	fb02 f303 	mul.w	r3, r2, r3
 8009c1e:	ee07 3a90 	vmov	s15, r3
 8009c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	f000 8111 	beq.w	8009e54 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009c32:	69bb      	ldr	r3, [r7, #24]
 8009c34:	2b02      	cmp	r3, #2
 8009c36:	f000 8083 	beq.w	8009d40 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	2b02      	cmp	r3, #2
 8009c3e:	f200 80a1 	bhi.w	8009d84 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d003      	beq.n	8009c50 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009c48:	69bb      	ldr	r3, [r7, #24]
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d056      	beq.n	8009cfc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009c4e:	e099      	b.n	8009d84 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009c50:	4b88      	ldr	r3, [pc, #544]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f003 0320 	and.w	r3, r3, #32
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d02d      	beq.n	8009cb8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c5c:	4b85      	ldr	r3, [pc, #532]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	08db      	lsrs	r3, r3, #3
 8009c62:	f003 0303 	and.w	r3, r3, #3
 8009c66:	4a84      	ldr	r2, [pc, #528]	; (8009e78 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009c68:	fa22 f303 	lsr.w	r3, r2, r3
 8009c6c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	ee07 3a90 	vmov	s15, r3
 8009c74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	ee07 3a90 	vmov	s15, r3
 8009c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c86:	4b7b      	ldr	r3, [pc, #492]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c8e:	ee07 3a90 	vmov	s15, r3
 8009c92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c96:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c9a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009e7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ca6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cb2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009cb6:	e087      	b.n	8009dc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	ee07 3a90 	vmov	s15, r3
 8009cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cc2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009e80 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009cca:	4b6a      	ldr	r3, [pc, #424]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cd2:	ee07 3a90 	vmov	s15, r3
 8009cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009cda:	ed97 6a03 	vldr	s12, [r7, #12]
 8009cde:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009e7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009ce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009cea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009cee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cf6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009cfa:	e065      	b.n	8009dc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	ee07 3a90 	vmov	s15, r3
 8009d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d06:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009e84 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d0e:	4b59      	ldr	r3, [pc, #356]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d16:	ee07 3a90 	vmov	s15, r3
 8009d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d22:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009e7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d3a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009d3e:	e043      	b.n	8009dc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	ee07 3a90 	vmov	s15, r3
 8009d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d4a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009e88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009d4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d52:	4b48      	ldr	r3, [pc, #288]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d5a:	ee07 3a90 	vmov	s15, r3
 8009d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d62:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d66:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009e7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009d6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009d76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d7e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009d82:	e021      	b.n	8009dc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	ee07 3a90 	vmov	s15, r3
 8009d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d8e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009e84 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009d92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d96:	4b37      	ldr	r3, [pc, #220]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d9e:	ee07 3a90 	vmov	s15, r3
 8009da2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009da6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009daa:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009e7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009dae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009db2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009db6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009dba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dc2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009dc6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009dc8:	4b2a      	ldr	r3, [pc, #168]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dcc:	0a5b      	lsrs	r3, r3, #9
 8009dce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009dd2:	ee07 3a90 	vmov	s15, r3
 8009dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dda:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009dde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009de2:	edd7 6a07 	vldr	s13, [r7, #28]
 8009de6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009dea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009dee:	ee17 2a90 	vmov	r2, s15
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009df6:	4b1f      	ldr	r3, [pc, #124]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dfa:	0c1b      	lsrs	r3, r3, #16
 8009dfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e00:	ee07 3a90 	vmov	s15, r3
 8009e04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e08:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009e0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009e10:	edd7 6a07 	vldr	s13, [r7, #28]
 8009e14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009e18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009e1c:	ee17 2a90 	vmov	r2, s15
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009e24:	4b13      	ldr	r3, [pc, #76]	; (8009e74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e28:	0e1b      	lsrs	r3, r3, #24
 8009e2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e2e:	ee07 3a90 	vmov	s15, r3
 8009e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009e3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009e3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009e42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009e46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009e4a:	ee17 2a90 	vmov	r2, s15
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009e52:	e008      	b.n	8009e66 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2200      	movs	r2, #0
 8009e64:	609a      	str	r2, [r3, #8]
}
 8009e66:	bf00      	nop
 8009e68:	3724      	adds	r7, #36	; 0x24
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr
 8009e72:	bf00      	nop
 8009e74:	58024400 	.word	0x58024400
 8009e78:	03d09000 	.word	0x03d09000
 8009e7c:	46000000 	.word	0x46000000
 8009e80:	4c742400 	.word	0x4c742400
 8009e84:	4a742400 	.word	0x4a742400
 8009e88:	4af42400 	.word	0x4af42400

08009e8c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b089      	sub	sp, #36	; 0x24
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009e94:	4ba1      	ldr	r3, [pc, #644]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e98:	f003 0303 	and.w	r3, r3, #3
 8009e9c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009e9e:	4b9f      	ldr	r3, [pc, #636]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ea2:	0d1b      	lsrs	r3, r3, #20
 8009ea4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009ea8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009eaa:	4b9c      	ldr	r3, [pc, #624]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eae:	0a1b      	lsrs	r3, r3, #8
 8009eb0:	f003 0301 	and.w	r3, r3, #1
 8009eb4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009eb6:	4b99      	ldr	r3, [pc, #612]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009eba:	08db      	lsrs	r3, r3, #3
 8009ebc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009ec0:	693a      	ldr	r2, [r7, #16]
 8009ec2:	fb02 f303 	mul.w	r3, r2, r3
 8009ec6:	ee07 3a90 	vmov	s15, r3
 8009eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ece:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	f000 8111 	beq.w	800a0fc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	2b02      	cmp	r3, #2
 8009ede:	f000 8083 	beq.w	8009fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009ee2:	69bb      	ldr	r3, [r7, #24]
 8009ee4:	2b02      	cmp	r3, #2
 8009ee6:	f200 80a1 	bhi.w	800a02c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009eea:	69bb      	ldr	r3, [r7, #24]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d003      	beq.n	8009ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009ef0:	69bb      	ldr	r3, [r7, #24]
 8009ef2:	2b01      	cmp	r3, #1
 8009ef4:	d056      	beq.n	8009fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009ef6:	e099      	b.n	800a02c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ef8:	4b88      	ldr	r3, [pc, #544]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f003 0320 	and.w	r3, r3, #32
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d02d      	beq.n	8009f60 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009f04:	4b85      	ldr	r3, [pc, #532]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	08db      	lsrs	r3, r3, #3
 8009f0a:	f003 0303 	and.w	r3, r3, #3
 8009f0e:	4a84      	ldr	r2, [pc, #528]	; (800a120 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009f10:	fa22 f303 	lsr.w	r3, r2, r3
 8009f14:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	ee07 3a90 	vmov	s15, r3
 8009f1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	ee07 3a90 	vmov	s15, r3
 8009f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f2e:	4b7b      	ldr	r3, [pc, #492]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f36:	ee07 3a90 	vmov	s15, r3
 8009f3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f42:	eddf 5a78 	vldr	s11, [pc, #480]	; 800a124 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009f52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f5a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009f5e:	e087      	b.n	800a070 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	ee07 3a90 	vmov	s15, r3
 8009f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f6a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800a128 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009f6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f72:	4b6a      	ldr	r3, [pc, #424]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f7a:	ee07 3a90 	vmov	s15, r3
 8009f7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f82:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f86:	eddf 5a67 	vldr	s11, [pc, #412]	; 800a124 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009f96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f9e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009fa2:	e065      	b.n	800a070 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	ee07 3a90 	vmov	s15, r3
 8009faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fae:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800a12c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009fb6:	4b59      	ldr	r3, [pc, #356]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fbe:	ee07 3a90 	vmov	s15, r3
 8009fc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009fc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009fca:	eddf 5a56 	vldr	s11, [pc, #344]	; 800a124 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009fce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009fd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009fd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009fda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fe2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009fe6:	e043      	b.n	800a070 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009fe8:	697b      	ldr	r3, [r7, #20]
 8009fea:	ee07 3a90 	vmov	s15, r3
 8009fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ff2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800a130 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009ff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ffa:	4b48      	ldr	r3, [pc, #288]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a002:	ee07 3a90 	vmov	s15, r3
 800a006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a00a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a00e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800a124 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a01a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a01e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a022:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a026:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a02a:	e021      	b.n	800a070 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	ee07 3a90 	vmov	s15, r3
 800a032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a036:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a12c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a03a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a03e:	4b37      	ldr	r3, [pc, #220]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a046:	ee07 3a90 	vmov	s15, r3
 800a04a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a04e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a052:	eddf 5a34 	vldr	s11, [pc, #208]	; 800a124 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a05a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a05e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a06a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a06e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800a070:	4b2a      	ldr	r3, [pc, #168]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a074:	0a5b      	lsrs	r3, r3, #9
 800a076:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a07a:	ee07 3a90 	vmov	s15, r3
 800a07e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a082:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a086:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a08a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a08e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a096:	ee17 2a90 	vmov	r2, s15
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800a09e:	4b1f      	ldr	r3, [pc, #124]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a0a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0a2:	0c1b      	lsrs	r3, r3, #16
 800a0a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0a8:	ee07 3a90 	vmov	s15, r3
 800a0ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a0b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a0b8:	edd7 6a07 	vldr	s13, [r7, #28]
 800a0bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a0c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a0c4:	ee17 2a90 	vmov	r2, s15
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800a0cc:	4b13      	ldr	r3, [pc, #76]	; (800a11c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a0ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0d0:	0e1b      	lsrs	r3, r3, #24
 800a0d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0d6:	ee07 3a90 	vmov	s15, r3
 800a0da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a0e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a0e6:	edd7 6a07 	vldr	s13, [r7, #28]
 800a0ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a0ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a0f2:	ee17 2a90 	vmov	r2, s15
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a0fa:	e008      	b.n	800a10e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2200      	movs	r2, #0
 800a100:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2200      	movs	r2, #0
 800a10c:	609a      	str	r2, [r3, #8]
}
 800a10e:	bf00      	nop
 800a110:	3724      	adds	r7, #36	; 0x24
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	58024400 	.word	0x58024400
 800a120:	03d09000 	.word	0x03d09000
 800a124:	46000000 	.word	0x46000000
 800a128:	4c742400 	.word	0x4c742400
 800a12c:	4a742400 	.word	0x4a742400
 800a130:	4af42400 	.word	0x4af42400

0800a134 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800a134:	b480      	push	{r7}
 800a136:	b089      	sub	sp, #36	; 0x24
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a13c:	4ba0      	ldr	r3, [pc, #640]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a13e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a140:	f003 0303 	and.w	r3, r3, #3
 800a144:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800a146:	4b9e      	ldr	r3, [pc, #632]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a14a:	091b      	lsrs	r3, r3, #4
 800a14c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a150:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a152:	4b9b      	ldr	r3, [pc, #620]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a156:	f003 0301 	and.w	r3, r3, #1
 800a15a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800a15c:	4b98      	ldr	r3, [pc, #608]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a15e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a160:	08db      	lsrs	r3, r3, #3
 800a162:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a166:	693a      	ldr	r2, [r7, #16]
 800a168:	fb02 f303 	mul.w	r3, r2, r3
 800a16c:	ee07 3a90 	vmov	s15, r3
 800a170:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a174:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	f000 8111 	beq.w	800a3a2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	2b02      	cmp	r3, #2
 800a184:	f000 8083 	beq.w	800a28e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a188:	69bb      	ldr	r3, [r7, #24]
 800a18a:	2b02      	cmp	r3, #2
 800a18c:	f200 80a1 	bhi.w	800a2d2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d003      	beq.n	800a19e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a196:	69bb      	ldr	r3, [r7, #24]
 800a198:	2b01      	cmp	r3, #1
 800a19a:	d056      	beq.n	800a24a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a19c:	e099      	b.n	800a2d2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a19e:	4b88      	ldr	r3, [pc, #544]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 0320 	and.w	r3, r3, #32
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d02d      	beq.n	800a206 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a1aa:	4b85      	ldr	r3, [pc, #532]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	08db      	lsrs	r3, r3, #3
 800a1b0:	f003 0303 	and.w	r3, r3, #3
 800a1b4:	4a83      	ldr	r2, [pc, #524]	; (800a3c4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a1b6:	fa22 f303 	lsr.w	r3, r2, r3
 800a1ba:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	ee07 3a90 	vmov	s15, r3
 800a1c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	ee07 3a90 	vmov	s15, r3
 800a1cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1d4:	4b7a      	ldr	r3, [pc, #488]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a1d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1dc:	ee07 3a90 	vmov	s15, r3
 800a1e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1e4:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1e8:	eddf 5a77 	vldr	s11, [pc, #476]	; 800a3c8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a1ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1f4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a1f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a200:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800a204:	e087      	b.n	800a316 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	ee07 3a90 	vmov	s15, r3
 800a20c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a210:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800a3cc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a214:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a218:	4b69      	ldr	r3, [pc, #420]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a21a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a21c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a220:	ee07 3a90 	vmov	s15, r3
 800a224:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a228:	ed97 6a03 	vldr	s12, [r7, #12]
 800a22c:	eddf 5a66 	vldr	s11, [pc, #408]	; 800a3c8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a230:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a234:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a238:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a23c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a240:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a244:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a248:	e065      	b.n	800a316 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	ee07 3a90 	vmov	s15, r3
 800a250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a254:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800a3d0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a258:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a25c:	4b58      	ldr	r3, [pc, #352]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a25e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a264:	ee07 3a90 	vmov	s15, r3
 800a268:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a26c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a270:	eddf 5a55 	vldr	s11, [pc, #340]	; 800a3c8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a274:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a278:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a27c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a280:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a284:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a288:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a28c:	e043      	b.n	800a316 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	ee07 3a90 	vmov	s15, r3
 800a294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a298:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800a3d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a29c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a2a0:	4b47      	ldr	r3, [pc, #284]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a2a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2a8:	ee07 3a90 	vmov	s15, r3
 800a2ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2b0:	ed97 6a03 	vldr	s12, [r7, #12]
 800a2b4:	eddf 5a44 	vldr	s11, [pc, #272]	; 800a3c8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a2b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a2bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a2c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a2c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2cc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a2d0:	e021      	b.n	800a316 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	ee07 3a90 	vmov	s15, r3
 800a2d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2dc:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800a3cc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a2e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a2e4:	4b36      	ldr	r3, [pc, #216]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a2e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2ec:	ee07 3a90 	vmov	s15, r3
 800a2f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2f4:	ed97 6a03 	vldr	s12, [r7, #12]
 800a2f8:	eddf 5a33 	vldr	s11, [pc, #204]	; 800a3c8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a2fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a300:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a304:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a308:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a30c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a310:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a314:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800a316:	4b2a      	ldr	r3, [pc, #168]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a31a:	0a5b      	lsrs	r3, r3, #9
 800a31c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a320:	ee07 3a90 	vmov	s15, r3
 800a324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a328:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a32c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a330:	edd7 6a07 	vldr	s13, [r7, #28]
 800a334:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a338:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a33c:	ee17 2a90 	vmov	r2, s15
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800a344:	4b1e      	ldr	r3, [pc, #120]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a348:	0c1b      	lsrs	r3, r3, #16
 800a34a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a34e:	ee07 3a90 	vmov	s15, r3
 800a352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a356:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a35a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a35e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a362:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a366:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a36a:	ee17 2a90 	vmov	r2, s15
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800a372:	4b13      	ldr	r3, [pc, #76]	; (800a3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a376:	0e1b      	lsrs	r3, r3, #24
 800a378:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a37c:	ee07 3a90 	vmov	s15, r3
 800a380:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a384:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a388:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a38c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a394:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a398:	ee17 2a90 	vmov	r2, s15
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a3a0:	e008      	b.n	800a3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	609a      	str	r2, [r3, #8]
}
 800a3b4:	bf00      	nop
 800a3b6:	3724      	adds	r7, #36	; 0x24
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr
 800a3c0:	58024400 	.word	0x58024400
 800a3c4:	03d09000 	.word	0x03d09000
 800a3c8:	46000000 	.word	0x46000000
 800a3cc:	4c742400 	.word	0x4c742400
 800a3d0:	4a742400 	.word	0x4a742400
 800a3d4:	4af42400 	.word	0x4af42400

0800a3d8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
 800a3e0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a3e6:	4b53      	ldr	r3, [pc, #332]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a3e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ea:	f003 0303 	and.w	r3, r3, #3
 800a3ee:	2b03      	cmp	r3, #3
 800a3f0:	d101      	bne.n	800a3f6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	e099      	b.n	800a52a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a3f6:	4b4f      	ldr	r3, [pc, #316]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4a4e      	ldr	r2, [pc, #312]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a3fc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a400:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a402:	f7f8 f87f 	bl	8002504 <HAL_GetTick>
 800a406:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a408:	e008      	b.n	800a41c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a40a:	f7f8 f87b 	bl	8002504 <HAL_GetTick>
 800a40e:	4602      	mov	r2, r0
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	1ad3      	subs	r3, r2, r3
 800a414:	2b02      	cmp	r3, #2
 800a416:	d901      	bls.n	800a41c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a418:	2303      	movs	r3, #3
 800a41a:	e086      	b.n	800a52a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a41c:	4b45      	ldr	r3, [pc, #276]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a424:	2b00      	cmp	r3, #0
 800a426:	d1f0      	bne.n	800a40a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a428:	4b42      	ldr	r3, [pc, #264]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a42a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a42c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	031b      	lsls	r3, r3, #12
 800a436:	493f      	ldr	r1, [pc, #252]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a438:	4313      	orrs	r3, r2
 800a43a:	628b      	str	r3, [r1, #40]	; 0x28
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	3b01      	subs	r3, #1
 800a442:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	689b      	ldr	r3, [r3, #8]
 800a44a:	3b01      	subs	r3, #1
 800a44c:	025b      	lsls	r3, r3, #9
 800a44e:	b29b      	uxth	r3, r3
 800a450:	431a      	orrs	r2, r3
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	68db      	ldr	r3, [r3, #12]
 800a456:	3b01      	subs	r3, #1
 800a458:	041b      	lsls	r3, r3, #16
 800a45a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a45e:	431a      	orrs	r2, r3
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	691b      	ldr	r3, [r3, #16]
 800a464:	3b01      	subs	r3, #1
 800a466:	061b      	lsls	r3, r3, #24
 800a468:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a46c:	4931      	ldr	r1, [pc, #196]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a46e:	4313      	orrs	r3, r2
 800a470:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a472:	4b30      	ldr	r3, [pc, #192]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a476:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	492d      	ldr	r1, [pc, #180]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a480:	4313      	orrs	r3, r2
 800a482:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a484:	4b2b      	ldr	r3, [pc, #172]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a488:	f023 0220 	bic.w	r2, r3, #32
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	699b      	ldr	r3, [r3, #24]
 800a490:	4928      	ldr	r1, [pc, #160]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a492:	4313      	orrs	r3, r2
 800a494:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a496:	4b27      	ldr	r3, [pc, #156]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a49a:	4a26      	ldr	r2, [pc, #152]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a49c:	f023 0310 	bic.w	r3, r3, #16
 800a4a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a4a2:	4b24      	ldr	r3, [pc, #144]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a4a6:	4b24      	ldr	r3, [pc, #144]	; (800a538 <RCCEx_PLL2_Config+0x160>)
 800a4a8:	4013      	ands	r3, r2
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	69d2      	ldr	r2, [r2, #28]
 800a4ae:	00d2      	lsls	r2, r2, #3
 800a4b0:	4920      	ldr	r1, [pc, #128]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a4b6:	4b1f      	ldr	r3, [pc, #124]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ba:	4a1e      	ldr	r2, [pc, #120]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4bc:	f043 0310 	orr.w	r3, r3, #16
 800a4c0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d106      	bne.n	800a4d6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a4c8:	4b1a      	ldr	r3, [pc, #104]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4cc:	4a19      	ldr	r2, [pc, #100]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a4d2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a4d4:	e00f      	b.n	800a4f6 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d106      	bne.n	800a4ea <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a4dc:	4b15      	ldr	r3, [pc, #84]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4e0:	4a14      	ldr	r2, [pc, #80]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4e6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a4e8:	e005      	b.n	800a4f6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a4ea:	4b12      	ldr	r3, [pc, #72]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ee:	4a11      	ldr	r2, [pc, #68]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a4f4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a4f6:	4b0f      	ldr	r3, [pc, #60]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	4a0e      	ldr	r2, [pc, #56]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a4fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a500:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a502:	f7f7 ffff 	bl	8002504 <HAL_GetTick>
 800a506:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a508:	e008      	b.n	800a51c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a50a:	f7f7 fffb 	bl	8002504 <HAL_GetTick>
 800a50e:	4602      	mov	r2, r0
 800a510:	68bb      	ldr	r3, [r7, #8]
 800a512:	1ad3      	subs	r3, r2, r3
 800a514:	2b02      	cmp	r3, #2
 800a516:	d901      	bls.n	800a51c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a518:	2303      	movs	r3, #3
 800a51a:	e006      	b.n	800a52a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a51c:	4b05      	ldr	r3, [pc, #20]	; (800a534 <RCCEx_PLL2_Config+0x15c>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a524:	2b00      	cmp	r3, #0
 800a526:	d0f0      	beq.n	800a50a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a528:	7bfb      	ldrb	r3, [r7, #15]
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3710      	adds	r7, #16
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}
 800a532:	bf00      	nop
 800a534:	58024400 	.word	0x58024400
 800a538:	ffff0007 	.word	0xffff0007

0800a53c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a546:	2300      	movs	r3, #0
 800a548:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a54a:	4b53      	ldr	r3, [pc, #332]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a54c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a54e:	f003 0303 	and.w	r3, r3, #3
 800a552:	2b03      	cmp	r3, #3
 800a554:	d101      	bne.n	800a55a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a556:	2301      	movs	r3, #1
 800a558:	e099      	b.n	800a68e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a55a:	4b4f      	ldr	r3, [pc, #316]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	4a4e      	ldr	r2, [pc, #312]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a560:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a564:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a566:	f7f7 ffcd 	bl	8002504 <HAL_GetTick>
 800a56a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a56c:	e008      	b.n	800a580 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a56e:	f7f7 ffc9 	bl	8002504 <HAL_GetTick>
 800a572:	4602      	mov	r2, r0
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	1ad3      	subs	r3, r2, r3
 800a578:	2b02      	cmp	r3, #2
 800a57a:	d901      	bls.n	800a580 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a57c:	2303      	movs	r3, #3
 800a57e:	e086      	b.n	800a68e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a580:	4b45      	ldr	r3, [pc, #276]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d1f0      	bne.n	800a56e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a58c:	4b42      	ldr	r3, [pc, #264]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a58e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a590:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	051b      	lsls	r3, r3, #20
 800a59a:	493f      	ldr	r1, [pc, #252]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a59c:	4313      	orrs	r3, r2
 800a59e:	628b      	str	r3, [r1, #40]	; 0x28
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	3b01      	subs	r3, #1
 800a5a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	025b      	lsls	r3, r3, #9
 800a5b2:	b29b      	uxth	r3, r3
 800a5b4:	431a      	orrs	r2, r3
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	68db      	ldr	r3, [r3, #12]
 800a5ba:	3b01      	subs	r3, #1
 800a5bc:	041b      	lsls	r3, r3, #16
 800a5be:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a5c2:	431a      	orrs	r2, r3
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	691b      	ldr	r3, [r3, #16]
 800a5c8:	3b01      	subs	r3, #1
 800a5ca:	061b      	lsls	r3, r3, #24
 800a5cc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a5d0:	4931      	ldr	r1, [pc, #196]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a5d6:	4b30      	ldr	r3, [pc, #192]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a5d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5da:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	695b      	ldr	r3, [r3, #20]
 800a5e2:	492d      	ldr	r1, [pc, #180]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a5e4:	4313      	orrs	r3, r2
 800a5e6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a5e8:	4b2b      	ldr	r3, [pc, #172]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a5ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ec:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	699b      	ldr	r3, [r3, #24]
 800a5f4:	4928      	ldr	r1, [pc, #160]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a5fa:	4b27      	ldr	r3, [pc, #156]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a5fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5fe:	4a26      	ldr	r2, [pc, #152]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a600:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a604:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a606:	4b24      	ldr	r3, [pc, #144]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a608:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a60a:	4b24      	ldr	r3, [pc, #144]	; (800a69c <RCCEx_PLL3_Config+0x160>)
 800a60c:	4013      	ands	r3, r2
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	69d2      	ldr	r2, [r2, #28]
 800a612:	00d2      	lsls	r2, r2, #3
 800a614:	4920      	ldr	r1, [pc, #128]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a616:	4313      	orrs	r3, r2
 800a618:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a61a:	4b1f      	ldr	r3, [pc, #124]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a61c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a61e:	4a1e      	ldr	r2, [pc, #120]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a620:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a624:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d106      	bne.n	800a63a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a62c:	4b1a      	ldr	r3, [pc, #104]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a62e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a630:	4a19      	ldr	r2, [pc, #100]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a632:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a636:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a638:	e00f      	b.n	800a65a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d106      	bne.n	800a64e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a640:	4b15      	ldr	r3, [pc, #84]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a644:	4a14      	ldr	r2, [pc, #80]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a646:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a64a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a64c:	e005      	b.n	800a65a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a64e:	4b12      	ldr	r3, [pc, #72]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a652:	4a11      	ldr	r2, [pc, #68]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a654:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a658:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a65a:	4b0f      	ldr	r3, [pc, #60]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4a0e      	ldr	r2, [pc, #56]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a660:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a664:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a666:	f7f7 ff4d 	bl	8002504 <HAL_GetTick>
 800a66a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a66c:	e008      	b.n	800a680 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a66e:	f7f7 ff49 	bl	8002504 <HAL_GetTick>
 800a672:	4602      	mov	r2, r0
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	1ad3      	subs	r3, r2, r3
 800a678:	2b02      	cmp	r3, #2
 800a67a:	d901      	bls.n	800a680 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a67c:	2303      	movs	r3, #3
 800a67e:	e006      	b.n	800a68e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a680:	4b05      	ldr	r3, [pc, #20]	; (800a698 <RCCEx_PLL3_Config+0x15c>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d0f0      	beq.n	800a66e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a68c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3710      	adds	r7, #16
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}
 800a696:	bf00      	nop
 800a698:	58024400 	.word	0x58024400
 800a69c:	ffff0007 	.word	0xffff0007

0800a6a0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d101      	bne.n	800a6b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e0f1      	b.n	800a896 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	4a78      	ldr	r2, [pc, #480]	; (800a8a0 <HAL_SPI_Init+0x200>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d00f      	beq.n	800a6e2 <HAL_SPI_Init+0x42>
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	4a77      	ldr	r2, [pc, #476]	; (800a8a4 <HAL_SPI_Init+0x204>)
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d00a      	beq.n	800a6e2 <HAL_SPI_Init+0x42>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	4a75      	ldr	r2, [pc, #468]	; (800a8a8 <HAL_SPI_Init+0x208>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d005      	beq.n	800a6e2 <HAL_SPI_Init+0x42>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	68db      	ldr	r3, [r3, #12]
 800a6da:	2b0f      	cmp	r3, #15
 800a6dc:	d901      	bls.n	800a6e2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a6de:	2301      	movs	r3, #1
 800a6e0:	e0d9      	b.n	800a896 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 ff82 	bl	800b5ec <SPI_GetPacketSize>
 800a6e8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	4a6c      	ldr	r2, [pc, #432]	; (800a8a0 <HAL_SPI_Init+0x200>)
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	d00c      	beq.n	800a70e <HAL_SPI_Init+0x6e>
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	4a6a      	ldr	r2, [pc, #424]	; (800a8a4 <HAL_SPI_Init+0x204>)
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d007      	beq.n	800a70e <HAL_SPI_Init+0x6e>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	4a69      	ldr	r2, [pc, #420]	; (800a8a8 <HAL_SPI_Init+0x208>)
 800a704:	4293      	cmp	r3, r2
 800a706:	d002      	beq.n	800a70e <HAL_SPI_Init+0x6e>
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	2b08      	cmp	r3, #8
 800a70c:	d811      	bhi.n	800a732 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a712:	4a63      	ldr	r2, [pc, #396]	; (800a8a0 <HAL_SPI_Init+0x200>)
 800a714:	4293      	cmp	r3, r2
 800a716:	d009      	beq.n	800a72c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	4a61      	ldr	r2, [pc, #388]	; (800a8a4 <HAL_SPI_Init+0x204>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d004      	beq.n	800a72c <HAL_SPI_Init+0x8c>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4a60      	ldr	r2, [pc, #384]	; (800a8a8 <HAL_SPI_Init+0x208>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d104      	bne.n	800a736 <HAL_SPI_Init+0x96>
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	2b10      	cmp	r3, #16
 800a730:	d901      	bls.n	800a736 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a732:	2301      	movs	r3, #1
 800a734:	e0af      	b.n	800a896 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a73c:	b2db      	uxtb	r3, r3
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d106      	bne.n	800a750 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2200      	movs	r2, #0
 800a746:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f7f7 fb1c 	bl	8001d88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2202      	movs	r2, #2
 800a754:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	681a      	ldr	r2, [r3, #0]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f022 0201 	bic.w	r2, r2, #1
 800a766:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	689b      	ldr	r3, [r3, #8]
 800a76e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800a772:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	699b      	ldr	r3, [r3, #24]
 800a778:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a77c:	d119      	bne.n	800a7b2 <HAL_SPI_Init+0x112>
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	685b      	ldr	r3, [r3, #4]
 800a782:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a786:	d103      	bne.n	800a790 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d008      	beq.n	800a7a2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a794:	2b00      	cmp	r3, #0
 800a796:	d10c      	bne.n	800a7b2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a79c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a7a0:	d107      	bne.n	800a7b2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a7b0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	69da      	ldr	r2, [r3, #28]
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7ba:	431a      	orrs	r2, r3
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	431a      	orrs	r2, r3
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7c4:	ea42 0103 	orr.w	r1, r2, r3
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	68da      	ldr	r2, [r3, #12]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	430a      	orrs	r2, r1
 800a7d2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7dc:	431a      	orrs	r2, r3
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7e2:	431a      	orrs	r2, r3
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	699b      	ldr	r3, [r3, #24]
 800a7e8:	431a      	orrs	r2, r3
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	691b      	ldr	r3, [r3, #16]
 800a7ee:	431a      	orrs	r2, r3
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	695b      	ldr	r3, [r3, #20]
 800a7f4:	431a      	orrs	r2, r3
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6a1b      	ldr	r3, [r3, #32]
 800a7fa:	431a      	orrs	r2, r3
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	431a      	orrs	r2, r3
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a806:	431a      	orrs	r2, r3
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	689b      	ldr	r3, [r3, #8]
 800a80c:	431a      	orrs	r2, r3
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a812:	ea42 0103 	orr.w	r1, r2, r3
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	430a      	orrs	r2, r1
 800a820:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	685b      	ldr	r3, [r3, #4]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d113      	bne.n	800a852 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a83c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	689b      	ldr	r3, [r3, #8]
 800a844:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a850:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f022 0201 	bic.w	r2, r2, #1
 800a860:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d00a      	beq.n	800a884 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	68db      	ldr	r3, [r3, #12]
 800a874:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	430a      	orrs	r2, r1
 800a882:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2200      	movs	r2, #0
 800a888:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2201      	movs	r2, #1
 800a890:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800a894:	2300      	movs	r3, #0
}
 800a896:	4618      	mov	r0, r3
 800a898:	3710      	adds	r7, #16
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}
 800a89e:	bf00      	nop
 800a8a0:	40013000 	.word	0x40013000
 800a8a4:	40003800 	.word	0x40003800
 800a8a8:	40003c00 	.word	0x40003c00

0800a8ac <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b08a      	sub	sp, #40	; 0x28
 800a8b0:	af02      	add	r7, sp, #8
 800a8b2:	60f8      	str	r0, [r7, #12]
 800a8b4:	60b9      	str	r1, [r7, #8]
 800a8b6:	603b      	str	r3, [r7, #0]
 800a8b8:	4613      	mov	r3, r2
 800a8ba:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	3320      	adds	r3, #32
 800a8c2:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d101      	bne.n	800a8d6 <HAL_SPI_Transmit+0x2a>
 800a8d2:	2302      	movs	r3, #2
 800a8d4:	e1d7      	b.n	800ac86 <HAL_SPI_Transmit+0x3da>
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a8de:	f7f7 fe11 	bl	8002504 <HAL_GetTick>
 800a8e2:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a8ea:	b2db      	uxtb	r3, r3
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d007      	beq.n	800a900 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800a8f0:	2302      	movs	r3, #2
 800a8f2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a8fc:	7efb      	ldrb	r3, [r7, #27]
 800a8fe:	e1c2      	b.n	800ac86 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d002      	beq.n	800a90c <HAL_SPI_Transmit+0x60>
 800a906:	88fb      	ldrh	r3, [r7, #6]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d107      	bne.n	800a91c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800a90c:	2301      	movs	r3, #1
 800a90e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2200      	movs	r2, #0
 800a914:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a918:	7efb      	ldrb	r3, [r7, #27]
 800a91a:	e1b4      	b.n	800ac86 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	2203      	movs	r2, #3
 800a920:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	2200      	movs	r2, #0
 800a928:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	68ba      	ldr	r2, [r7, #8]
 800a930:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	88fa      	ldrh	r2, [r7, #6]
 800a936:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	88fa      	ldrh	r2, [r7, #6]
 800a93e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	2200      	movs	r2, #0
 800a946:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	2200      	movs	r2, #0
 800a94c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	2200      	movs	r2, #0
 800a954:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2200      	movs	r2, #0
 800a95c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	2200      	movs	r2, #0
 800a962:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	689b      	ldr	r3, [r3, #8]
 800a968:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800a96c:	d107      	bne.n	800a97e <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	681a      	ldr	r2, [r3, #0]
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a97c:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	685a      	ldr	r2, [r3, #4]
 800a984:	4b96      	ldr	r3, [pc, #600]	; (800abe0 <HAL_SPI_Transmit+0x334>)
 800a986:	4013      	ands	r3, r2
 800a988:	88f9      	ldrh	r1, [r7, #6]
 800a98a:	68fa      	ldr	r2, [r7, #12]
 800a98c:	6812      	ldr	r2, [r2, #0]
 800a98e:	430b      	orrs	r3, r1
 800a990:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f042 0201 	orr.w	r2, r2, #1
 800a9a0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	685b      	ldr	r3, [r3, #4]
 800a9a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a9aa:	d107      	bne.n	800a9bc <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	681a      	ldr	r2, [r3, #0]
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a9ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	68db      	ldr	r3, [r3, #12]
 800a9c0:	2b0f      	cmp	r3, #15
 800a9c2:	d947      	bls.n	800aa54 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a9c4:	e03f      	b.n	800aa46 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	695b      	ldr	r3, [r3, #20]
 800a9cc:	f003 0302 	and.w	r3, r3, #2
 800a9d0:	2b02      	cmp	r3, #2
 800a9d2:	d114      	bne.n	800a9fe <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	6812      	ldr	r2, [r2, #0]
 800a9de:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9e4:	1d1a      	adds	r2, r3, #4
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a9f0:	b29b      	uxth	r3, r3
 800a9f2:	3b01      	subs	r3, #1
 800a9f4:	b29a      	uxth	r2, r3
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800a9fc:	e023      	b.n	800aa46 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a9fe:	f7f7 fd81 	bl	8002504 <HAL_GetTick>
 800aa02:	4602      	mov	r2, r0
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	1ad3      	subs	r3, r2, r3
 800aa08:	683a      	ldr	r2, [r7, #0]
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d803      	bhi.n	800aa16 <HAL_SPI_Transmit+0x16a>
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa14:	d102      	bne.n	800aa1c <HAL_SPI_Transmit+0x170>
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d114      	bne.n	800aa46 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800aa1c:	68f8      	ldr	r0, [r7, #12]
 800aa1e:	f000 fd17 	bl	800b450 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	2200      	movs	r2, #0
 800aa26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aa30:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800aa42:	2303      	movs	r3, #3
 800aa44:	e11f      	b.n	800ac86 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aa4c:	b29b      	uxth	r3, r3
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d1b9      	bne.n	800a9c6 <HAL_SPI_Transmit+0x11a>
 800aa52:	e0f2      	b.n	800ac3a <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	68db      	ldr	r3, [r3, #12]
 800aa58:	2b07      	cmp	r3, #7
 800aa5a:	f240 80e7 	bls.w	800ac2c <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800aa5e:	e05d      	b.n	800ab1c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	695b      	ldr	r3, [r3, #20]
 800aa66:	f003 0302 	and.w	r3, r3, #2
 800aa6a:	2b02      	cmp	r3, #2
 800aa6c:	d132      	bne.n	800aad4 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	2b01      	cmp	r3, #1
 800aa78:	d918      	bls.n	800aaac <HAL_SPI_Transmit+0x200>
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d014      	beq.n	800aaac <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	6812      	ldr	r2, [r2, #0]
 800aa8c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa92:	1d1a      	adds	r2, r3, #4
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aa9e:	b29b      	uxth	r3, r3
 800aaa0:	3b02      	subs	r3, #2
 800aaa2:	b29a      	uxth	r2, r3
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800aaaa:	e037      	b.n	800ab1c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aab0:	881a      	ldrh	r2, [r3, #0]
 800aab2:	69fb      	ldr	r3, [r7, #28]
 800aab4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aaba:	1c9a      	adds	r2, r3, #2
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aac6:	b29b      	uxth	r3, r3
 800aac8:	3b01      	subs	r3, #1
 800aaca:	b29a      	uxth	r2, r3
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800aad2:	e023      	b.n	800ab1c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aad4:	f7f7 fd16 	bl	8002504 <HAL_GetTick>
 800aad8:	4602      	mov	r2, r0
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	1ad3      	subs	r3, r2, r3
 800aade:	683a      	ldr	r2, [r7, #0]
 800aae0:	429a      	cmp	r2, r3
 800aae2:	d803      	bhi.n	800aaec <HAL_SPI_Transmit+0x240>
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aaea:	d102      	bne.n	800aaf2 <HAL_SPI_Transmit+0x246>
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d114      	bne.n	800ab1c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800aaf2:	68f8      	ldr	r0, [r7, #12]
 800aaf4:	f000 fcac 	bl	800b450 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	2200      	movs	r2, #0
 800aafc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2201      	movs	r2, #1
 800ab14:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ab18:	2303      	movs	r3, #3
 800ab1a:	e0b4      	b.n	800ac86 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ab22:	b29b      	uxth	r3, r3
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d19b      	bne.n	800aa60 <HAL_SPI_Transmit+0x1b4>
 800ab28:	e087      	b.n	800ac3a <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	695b      	ldr	r3, [r3, #20]
 800ab30:	f003 0302 	and.w	r3, r3, #2
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	d155      	bne.n	800abe4 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ab3e:	b29b      	uxth	r3, r3
 800ab40:	2b03      	cmp	r3, #3
 800ab42:	d918      	bls.n	800ab76 <HAL_SPI_Transmit+0x2ca>
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab48:	2b40      	cmp	r3, #64	; 0x40
 800ab4a:	d914      	bls.n	800ab76 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	6812      	ldr	r2, [r2, #0]
 800ab56:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab5c:	1d1a      	adds	r2, r3, #4
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	3b04      	subs	r3, #4
 800ab6c:	b29a      	uxth	r2, r3
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ab74:	e05a      	b.n	800ac2c <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ab7c:	b29b      	uxth	r3, r3
 800ab7e:	2b01      	cmp	r3, #1
 800ab80:	d917      	bls.n	800abb2 <HAL_SPI_Transmit+0x306>
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d013      	beq.n	800abb2 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab8e:	881a      	ldrh	r2, [r3, #0]
 800ab90:	69fb      	ldr	r3, [r7, #28]
 800ab92:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab98:	1c9a      	adds	r2, r3, #2
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aba4:	b29b      	uxth	r3, r3
 800aba6:	3b02      	subs	r3, #2
 800aba8:	b29a      	uxth	r2, r3
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800abb0:	e03c      	b.n	800ac2c <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	3320      	adds	r3, #32
 800abbc:	7812      	ldrb	r2, [r2, #0]
 800abbe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abc4:	1c5a      	adds	r2, r3, #1
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	3b01      	subs	r3, #1
 800abd4:	b29a      	uxth	r2, r3
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800abdc:	e026      	b.n	800ac2c <HAL_SPI_Transmit+0x380>
 800abde:	bf00      	nop
 800abe0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800abe4:	f7f7 fc8e 	bl	8002504 <HAL_GetTick>
 800abe8:	4602      	mov	r2, r0
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	1ad3      	subs	r3, r2, r3
 800abee:	683a      	ldr	r2, [r7, #0]
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d803      	bhi.n	800abfc <HAL_SPI_Transmit+0x350>
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800abfa:	d102      	bne.n	800ac02 <HAL_SPI_Transmit+0x356>
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d114      	bne.n	800ac2c <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ac02:	68f8      	ldr	r0, [r7, #12]
 800ac04:	f000 fc24 	bl	800b450 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ac16:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2201      	movs	r2, #1
 800ac24:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ac28:	2303      	movs	r3, #3
 800ac2a:	e02c      	b.n	800ac86 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	f47f af78 	bne.w	800ab2a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	9300      	str	r3, [sp, #0]
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	2200      	movs	r2, #0
 800ac42:	2108      	movs	r1, #8
 800ac44:	68f8      	ldr	r0, [r7, #12]
 800ac46:	f000 fca3 	bl	800b590 <SPI_WaitOnFlagUntilTimeout>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d007      	beq.n	800ac60 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ac56:	f043 0220 	orr.w	r2, r3, #32
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ac60:	68f8      	ldr	r0, [r7, #12]
 800ac62:	f000 fbf5 	bl	800b450 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	2201      	movs	r2, #1
 800ac72:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d001      	beq.n	800ac84 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800ac80:	2301      	movs	r3, #1
 800ac82:	e000      	b.n	800ac86 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800ac84:	7efb      	ldrb	r3, [r7, #27]
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	3720      	adds	r7, #32
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bd80      	pop	{r7, pc}
 800ac8e:	bf00      	nop

0800ac90 <HAL_SPI_Receive_DMA>:
  * @param  Size : amount of data to be sent
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b086      	sub	sp, #24
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	60f8      	str	r0, [r7, #12]
 800ac98:	60b9      	str	r1, [r7, #8]
 800ac9a:	4613      	mov	r3, r2
 800ac9c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	689b      	ldr	r3, [r3, #8]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d110      	bne.n	800accc <HAL_SPI_Receive_DMA+0x3c>
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	685b      	ldr	r3, [r3, #4]
 800acae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800acb2:	d10b      	bne.n	800accc <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	2204      	movs	r2, #4
 800acb8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800acbc:	88fb      	ldrh	r3, [r7, #6]
 800acbe:	68ba      	ldr	r2, [r7, #8]
 800acc0:	68b9      	ldr	r1, [r7, #8]
 800acc2:	68f8      	ldr	r0, [r7, #12]
 800acc4:	f000 f940 	bl	800af48 <HAL_SPI_TransmitReceive_DMA>
 800acc8:	4603      	mov	r3, r0
 800acca:	e130      	b.n	800af2e <HAL_SPI_Receive_DMA+0x29e>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800acd2:	2b01      	cmp	r3, #1
 800acd4:	d101      	bne.n	800acda <HAL_SPI_Receive_DMA+0x4a>
 800acd6:	2302      	movs	r3, #2
 800acd8:	e129      	b.n	800af2e <HAL_SPI_Receive_DMA+0x29e>
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	2201      	movs	r2, #1
 800acde:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  if (hspi->State != HAL_SPI_STATE_READY)
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ace8:	b2db      	uxtb	r3, r3
 800acea:	2b01      	cmp	r3, #1
 800acec:	d007      	beq.n	800acfe <HAL_SPI_Receive_DMA+0x6e>
  {
    errorcode = HAL_BUSY;
 800acee:	2302      	movs	r3, #2
 800acf0:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	2200      	movs	r2, #0
 800acf6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800acfa:	7dfb      	ldrb	r3, [r7, #23]
 800acfc:	e117      	b.n	800af2e <HAL_SPI_Receive_DMA+0x29e>
  }

  if ((pData == NULL) || (Size == 0UL))
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d002      	beq.n	800ad0a <HAL_SPI_Receive_DMA+0x7a>
 800ad04:	88fb      	ldrh	r3, [r7, #6]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d107      	bne.n	800ad1a <HAL_SPI_Receive_DMA+0x8a>
  {
    errorcode = HAL_ERROR;
 800ad0a:	2301      	movs	r3, #1
 800ad0c:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	2200      	movs	r2, #0
 800ad12:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ad16:	7dfb      	ldrb	r3, [r7, #23]
 800ad18:	e109      	b.n	800af2e <HAL_SPI_Receive_DMA+0x29e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	2204      	movs	r2, #4
 800ad1e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	68ba      	ldr	r2, [r7, #8]
 800ad2e:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	88fa      	ldrh	r2, [r7, #6]
 800ad34:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	88fa      	ldrh	r2, [r7, #6]
 800ad3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	2200      	movs	r2, #0
 800ad44:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->TxXferSize  = (uint16_t) 0UL;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	2200      	movs	r2, #0
 800ad58:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	689b      	ldr	r3, [r3, #8]
 800ad60:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800ad64:	d107      	bne.n	800ad76 <HAL_SPI_Receive_DMA+0xe6>
  {
    SPI_1LINE_RX(hspi);
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ad74:	601a      	str	r2, [r3, #0]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	68db      	ldr	r3, [r3, #12]
 800ad7a:	2b0f      	cmp	r3, #15
 800ad7c:	d905      	bls.n	800ad8a <HAL_SPI_Receive_DMA+0xfa>
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad82:	699b      	ldr	r3, [r3, #24]
 800ad84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ad88:	d10f      	bne.n	800adaa <HAL_SPI_Receive_DMA+0x11a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800ad8e:	2b07      	cmp	r3, #7
 800ad90:	d913      	bls.n	800adba <HAL_SPI_Receive_DMA+0x12a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad96:	699b      	ldr	r3, [r3, #24]
 800ad98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad9c:	d00d      	beq.n	800adba <HAL_SPI_Receive_DMA+0x12a>
                                                     (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ada2:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800ada4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ada8:	d007      	beq.n	800adba <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 800adaa:	2301      	movs	r3, #1
 800adac:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	2200      	movs	r2, #0
 800adb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800adb6:	7dfb      	ldrb	r3, [r7, #23]
 800adb8:	e0b9      	b.n	800af2e <HAL_SPI_Receive_DMA+0x29e>
  }

  /* Clear RXDMAEN bit */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	689a      	ldr	r2, [r3, #8]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800adc8:	609a      	str	r2, [r3, #8]

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	68db      	ldr	r3, [r3, #12]
 800adce:	2b07      	cmp	r3, #7
 800add0:	d820      	bhi.n	800ae14 <HAL_SPI_Receive_DMA+0x184>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800add6:	699b      	ldr	r3, [r3, #24]
 800add8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800addc:	d109      	bne.n	800adf2 <HAL_SPI_Receive_DMA+0x162>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ade4:	b29b      	uxth	r3, r3
 800ade6:	3301      	adds	r3, #1
 800ade8:	105b      	asrs	r3, r3, #1
 800adea:	b29a      	uxth	r2, r3
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800adf6:	699b      	ldr	r3, [r3, #24]
 800adf8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800adfc:	d11e      	bne.n	800ae3c <HAL_SPI_Receive_DMA+0x1ac>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ae04:	b29b      	uxth	r3, r3
 800ae06:	3303      	adds	r3, #3
 800ae08:	109b      	asrs	r3, r3, #2
 800ae0a:	b29a      	uxth	r2, r3
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ae12:	e013      	b.n	800ae3c <HAL_SPI_Receive_DMA+0x1ac>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	68db      	ldr	r3, [r3, #12]
 800ae18:	2b0f      	cmp	r3, #15
 800ae1a:	d80f      	bhi.n	800ae3c <HAL_SPI_Receive_DMA+0x1ac>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae20:	699b      	ldr	r3, [r3, #24]
 800ae22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ae26:	d109      	bne.n	800ae3c <HAL_SPI_Receive_DMA+0x1ac>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ae2e:	b29b      	uxth	r3, r3
 800ae30:	3301      	adds	r3, #1
 800ae32:	105b      	asrs	r3, r3, #1
 800ae34:	b29a      	uxth	r2, r3
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae40:	4a3d      	ldr	r2, [pc, #244]	; (800af38 <HAL_SPI_Receive_DMA+0x2a8>)
 800ae42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae48:	4a3c      	ldr	r2, [pc, #240]	; (800af3c <HAL_SPI_Receive_DMA+0x2ac>)
 800ae4a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae50:	4a3b      	ldr	r2, [pc, #236]	; (800af40 <HAL_SPI_Receive_DMA+0x2b0>)
 800ae52:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae58:	2200      	movs	r2, #0
 800ae5a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	3330      	adds	r3, #48	; 0x30
 800ae66:	4619      	mov	r1, r3
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae6c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ae74:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800ae76:	f7f9 fde1 	bl	8004a3c <HAL_DMA_Start_IT>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d013      	beq.n	800aea8 <HAL_SPI_Receive_DMA+0x218>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae86:	f043 0210 	orr.w	r2, r3, #16
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	2200      	movs	r2, #0
 800ae94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    hspi->State = HAL_SPI_STATE_READY;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	2201      	movs	r2, #1
 800ae9c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    errorcode = HAL_ERROR;
 800aea0:	2301      	movs	r3, #1
 800aea2:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800aea4:	7dfb      	ldrb	r3, [r7, #23]
 800aea6:	e042      	b.n	800af2e <HAL_SPI_Receive_DMA+0x29e>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aeac:	69db      	ldr	r3, [r3, #28]
 800aeae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aeb2:	d108      	bne.n	800aec6 <HAL_SPI_Receive_DMA+0x236>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	6859      	ldr	r1, [r3, #4]
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681a      	ldr	r2, [r3, #0]
 800aebe:	4b21      	ldr	r3, [pc, #132]	; (800af44 <HAL_SPI_Receive_DMA+0x2b4>)
 800aec0:	400b      	ands	r3, r1
 800aec2:	6053      	str	r3, [r2, #4]
 800aec4:	e009      	b.n	800aeda <HAL_SPI_Receive_DMA+0x24a>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	685a      	ldr	r2, [r3, #4]
 800aecc:	4b1d      	ldr	r3, [pc, #116]	; (800af44 <HAL_SPI_Receive_DMA+0x2b4>)
 800aece:	4013      	ands	r3, r2
 800aed0:	88f9      	ldrh	r1, [r7, #6]
 800aed2:	68fa      	ldr	r2, [r7, #12]
 800aed4:	6812      	ldr	r2, [r2, #0]
 800aed6:	430b      	orrs	r3, r1
 800aed8:	6053      	str	r3, [r2, #4]
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	689a      	ldr	r2, [r3, #8]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aee8:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	691a      	ldr	r2, [r3, #16]
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f442 7250 	orr.w	r2, r2, #832	; 0x340
 800aef8:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	681a      	ldr	r2, [r3, #0]
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f042 0201 	orr.w	r2, r2, #1
 800af08:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800af12:	d107      	bne.n	800af24 <HAL_SPI_Receive_DMA+0x294>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	681a      	ldr	r2, [r3, #0]
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800af22:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	2200      	movs	r2, #0
 800af28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 800af2c:	7dfb      	ldrb	r3, [r7, #23]
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3718      	adds	r7, #24
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	0800b3d1 	.word	0x0800b3d1
 800af3c:	0800b345 	.word	0x0800b345
 800af40:	0800b409 	.word	0x0800b409
 800af44:	ffff0000 	.word	0xffff0000

0800af48 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b086      	sub	sp, #24
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	60f8      	str	r0, [r7, #12]
 800af50:	60b9      	str	r1, [r7, #8]
 800af52:	607a      	str	r2, [r7, #4]
 800af54:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800af56:	2300      	movs	r3, #0
 800af58:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af60:	2b01      	cmp	r3, #1
 800af62:	d101      	bne.n	800af68 <HAL_SPI_TransmitReceive_DMA+0x20>
 800af64:	2302      	movs	r3, #2
 800af66:	e1b4      	b.n	800b2d2 <HAL_SPI_TransmitReceive_DMA+0x38a>
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2201      	movs	r2, #1
 800af6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init temporary variables */
  tmp_state   = hspi->State;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800af76:	75bb      	strb	r3, [r7, #22]
  tmp_mode    = hspi->Init.Mode;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	685b      	ldr	r3, [r3, #4]
 800af7c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800af7e:	7dbb      	ldrb	r3, [r7, #22]
 800af80:	2b01      	cmp	r3, #1
 800af82:	d012      	beq.n	800afaa <HAL_SPI_TransmitReceive_DMA+0x62>
 800af84:	693b      	ldr	r3, [r7, #16]
 800af86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800af8a:	d106      	bne.n	800af9a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 800af90:	2b00      	cmp	r3, #0
 800af92:	d102      	bne.n	800af9a <HAL_SPI_TransmitReceive_DMA+0x52>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800af94:	7dbb      	ldrb	r3, [r7, #22]
 800af96:	2b04      	cmp	r3, #4
 800af98:	d007      	beq.n	800afaa <HAL_SPI_TransmitReceive_DMA+0x62>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 800af9a:	2302      	movs	r3, #2
 800af9c:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2200      	movs	r2, #0
 800afa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800afa6:	7dfb      	ldrb	r3, [r7, #23]
 800afa8:	e193      	b.n	800b2d2 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d005      	beq.n	800afbc <HAL_SPI_TransmitReceive_DMA+0x74>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d002      	beq.n	800afbc <HAL_SPI_TransmitReceive_DMA+0x74>
 800afb6:	887b      	ldrh	r3, [r7, #2]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d107      	bne.n	800afcc <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    errorcode = HAL_ERROR;
 800afbc:	2301      	movs	r3, #1
 800afbe:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	2200      	movs	r2, #0
 800afc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800afc8:	7dfb      	ldrb	r3, [r7, #23]
 800afca:	e182      	b.n	800b2d2 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800afd2:	b2db      	uxtb	r3, r3
 800afd4:	2b04      	cmp	r3, #4
 800afd6:	d003      	beq.n	800afe0 <HAL_SPI_TransmitReceive_DMA+0x98>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	2205      	movs	r2, #5
 800afdc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	2200      	movs	r2, #0
 800afe4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	68ba      	ldr	r2, [r7, #8]
 800afec:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	887a      	ldrh	r2, [r7, #2]
 800aff2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	887a      	ldrh	r2, [r7, #2]
 800affa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	687a      	ldr	r2, [r7, #4]
 800b002:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	887a      	ldrh	r2, [r7, #2]
 800b008:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	887a      	ldrh	r2, [r7, #2]
 800b010:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2200      	movs	r2, #0
 800b018:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	2200      	movs	r2, #0
 800b01e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	689a      	ldr	r2, [r3, #8]
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800b02e:	609a      	str	r2, [r3, #8]

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	68db      	ldr	r3, [r3, #12]
 800b034:	2b0f      	cmp	r3, #15
 800b036:	d905      	bls.n	800b044 <HAL_SPI_TransmitReceive_DMA+0xfc>
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b03c:	699b      	ldr	r3, [r3, #24]
 800b03e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b042:	d10f      	bne.n	800b064 <HAL_SPI_TransmitReceive_DMA+0x11c>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800b048:	2b07      	cmp	r3, #7
 800b04a:	d913      	bls.n	800b074 <HAL_SPI_TransmitReceive_DMA+0x12c>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b050:	699b      	ldr	r3, [r3, #24]
 800b052:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b056:	d00d      	beq.n	800b074 <HAL_SPI_TransmitReceive_DMA+0x12c>
                                                     (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b05c:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800b05e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b062:	d007      	beq.n	800b074 <HAL_SPI_TransmitReceive_DMA+0x12c>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 800b064:	2301      	movs	r3, #1
 800b066:	75fb      	strb	r3, [r7, #23]
    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	2200      	movs	r2, #0
 800b06c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800b070:	7dfb      	ldrb	r3, [r7, #23]
 800b072:	e12e      	b.n	800b2d2 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	68db      	ldr	r3, [r3, #12]
 800b078:	2b07      	cmp	r3, #7
 800b07a:	d840      	bhi.n	800b0fe <HAL_SPI_TransmitReceive_DMA+0x1b6>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b080:	699b      	ldr	r3, [r3, #24]
 800b082:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b086:	d109      	bne.n	800b09c <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b08e:	b29b      	uxth	r3, r3
 800b090:	3301      	adds	r3, #1
 800b092:	105b      	asrs	r3, r3, #1
 800b094:	b29a      	uxth	r2, r3
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b0a0:	699b      	ldr	r3, [r3, #24]
 800b0a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0a6:	d109      	bne.n	800b0bc <HAL_SPI_TransmitReceive_DMA+0x174>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b0ae:	b29b      	uxth	r3, r3
 800b0b0:	3303      	adds	r3, #3
 800b0b2:	109b      	asrs	r3, r3, #2
 800b0b4:	b29a      	uxth	r2, r3
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b0c0:	699b      	ldr	r3, [r3, #24]
 800b0c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0c6:	d109      	bne.n	800b0dc <HAL_SPI_TransmitReceive_DMA+0x194>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b0ce:	b29b      	uxth	r3, r3
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	105b      	asrs	r3, r3, #1
 800b0d4:	b29a      	uxth	r2, r3
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b0e0:	699b      	ldr	r3, [r3, #24]
 800b0e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0e6:	d12e      	bne.n	800b146 <HAL_SPI_TransmitReceive_DMA+0x1fe>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	3303      	adds	r3, #3
 800b0f2:	109b      	asrs	r3, r3, #2
 800b0f4:	b29a      	uxth	r2, r3
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800b0fc:	e023      	b.n	800b146 <HAL_SPI_TransmitReceive_DMA+0x1fe>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	68db      	ldr	r3, [r3, #12]
 800b102:	2b0f      	cmp	r3, #15
 800b104:	d81f      	bhi.n	800b146 <HAL_SPI_TransmitReceive_DMA+0x1fe>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b10a:	699b      	ldr	r3, [r3, #24]
 800b10c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b110:	d109      	bne.n	800b126 <HAL_SPI_TransmitReceive_DMA+0x1de>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b118:	b29b      	uxth	r3, r3
 800b11a:	3301      	adds	r3, #1
 800b11c:	105b      	asrs	r3, r3, #1
 800b11e:	b29a      	uxth	r2, r3
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b12a:	699b      	ldr	r3, [r3, #24]
 800b12c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b130:	d109      	bne.n	800b146 <HAL_SPI_TransmitReceive_DMA+0x1fe>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b138:	b29b      	uxth	r3, r3
 800b13a:	3301      	adds	r3, #1
 800b13c:	105b      	asrs	r3, r3, #1
 800b13e:	b29a      	uxth	r2, r3
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  {
    /* Adjustment done */
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b14c:	b2db      	uxtb	r3, r3
 800b14e:	2b04      	cmp	r3, #4
 800b150:	d108      	bne.n	800b164 <HAL_SPI_TransmitReceive_DMA+0x21c>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b156:	4a61      	ldr	r2, [pc, #388]	; (800b2dc <HAL_SPI_TransmitReceive_DMA+0x394>)
 800b158:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b15e:	4a60      	ldr	r2, [pc, #384]	; (800b2e0 <HAL_SPI_TransmitReceive_DMA+0x398>)
 800b160:	63da      	str	r2, [r3, #60]	; 0x3c
 800b162:	e007      	b.n	800b174 <HAL_SPI_TransmitReceive_DMA+0x22c>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b168:	4a5e      	ldr	r2, [pc, #376]	; (800b2e4 <HAL_SPI_TransmitReceive_DMA+0x39c>)
 800b16a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b170:	4a5d      	ldr	r2, [pc, #372]	; (800b2e8 <HAL_SPI_TransmitReceive_DMA+0x3a0>)
 800b172:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b178:	4a5c      	ldr	r2, [pc, #368]	; (800b2ec <HAL_SPI_TransmitReceive_DMA+0x3a4>)
 800b17a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b180:	2200      	movs	r2, #0
 800b182:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	3330      	adds	r3, #48	; 0x30
 800b18e:	4619      	mov	r1, r3
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b194:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b19c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800b19e:	f7f9 fc4d 	bl	8004a3c <HAL_DMA_Start_IT>
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d013      	beq.n	800b1d0 <HAL_SPI_TransmitReceive_DMA+0x288>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b1ae:	f043 0210 	orr.w	r2, r3, #16
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    hspi->State = HAL_SPI_STATE_READY;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2201      	movs	r2, #1
 800b1c4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    errorcode = HAL_ERROR;
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800b1cc:	7dfb      	ldrb	r3, [r7, #23]
 800b1ce:	e080      	b.n	800b2d2 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	689a      	ldr	r2, [r3, #8]
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b1de:	609a      	str	r2, [r3, #8]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b208:	4619      	mov	r1, r3
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	3320      	adds	r3, #32
 800b210:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b218:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800b21a:	f7f9 fc0f 	bl	8004a3c <HAL_DMA_Start_IT>
 800b21e:	4603      	mov	r3, r0
 800b220:	2b00      	cmp	r3, #0
 800b222:	d013      	beq.n	800b24c <HAL_SPI_TransmitReceive_DMA+0x304>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b22a:	f043 0210 	orr.w	r2, r3, #16
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	2200      	movs	r2, #0
 800b238:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    hspi->State = HAL_SPI_STATE_READY;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	2201      	movs	r2, #1
 800b240:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    errorcode = HAL_ERROR;
 800b244:	2301      	movs	r3, #1
 800b246:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800b248:	7dfb      	ldrb	r3, [r7, #23]
 800b24a:	e042      	b.n	800b2d2 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b250:	69db      	ldr	r3, [r3, #28]
 800b252:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b256:	d108      	bne.n	800b26a <HAL_SPI_TransmitReceive_DMA+0x322>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	6859      	ldr	r1, [r3, #4]
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681a      	ldr	r2, [r3, #0]
 800b262:	4b23      	ldr	r3, [pc, #140]	; (800b2f0 <HAL_SPI_TransmitReceive_DMA+0x3a8>)
 800b264:	400b      	ands	r3, r1
 800b266:	6053      	str	r3, [r2, #4]
 800b268:	e009      	b.n	800b27e <HAL_SPI_TransmitReceive_DMA+0x336>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	685a      	ldr	r2, [r3, #4]
 800b270:	4b1f      	ldr	r3, [pc, #124]	; (800b2f0 <HAL_SPI_TransmitReceive_DMA+0x3a8>)
 800b272:	4013      	ands	r3, r2
 800b274:	8879      	ldrh	r1, [r7, #2]
 800b276:	68fa      	ldr	r2, [r7, #12]
 800b278:	6812      	ldr	r2, [r2, #0]
 800b27a:	430b      	orrs	r3, r1
 800b27c:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	689a      	ldr	r2, [r3, #8]
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b28c:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	691a      	ldr	r2, [r3, #16]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	f442 7258 	orr.w	r2, r2, #864	; 0x360
 800b29c:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	681a      	ldr	r2, [r3, #0]
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f042 0201 	orr.w	r2, r2, #1
 800b2ac:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	685b      	ldr	r3, [r3, #4]
 800b2b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b2b6:	d107      	bne.n	800b2c8 <HAL_SPI_TransmitReceive_DMA+0x380>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	681a      	ldr	r2, [r3, #0]
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b2c6:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 800b2d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3718      	adds	r7, #24
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}
 800b2da:	bf00      	nop
 800b2dc:	0800b3d1 	.word	0x0800b3d1
 800b2e0:	0800b345 	.word	0x0800b345
 800b2e4:	0800b3ed 	.word	0x0800b3ed
 800b2e8:	0800b38b 	.word	0x0800b38b
 800b2ec:	0800b409 	.word	0x0800b409
 800b2f0:	ffff0000 	.word	0xffff0000

0800b2f4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800b2fc:	bf00      	nop
 800b2fe:	370c      	adds	r7, #12
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr

0800b308 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b308:	b480      	push	{r7}
 800b30a:	b083      	sub	sp, #12
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800b310:	bf00      	nop
 800b312:	370c      	adds	r7, #12
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr

0800b31c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b083      	sub	sp, #12
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800b324:	bf00      	nop
 800b326:	370c      	adds	r7, #12
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr

0800b330 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b338:	bf00      	nop
 800b33a:	370c      	adds	r7, #12
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr

0800b344 <SPI_DMAReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b084      	sub	sp, #16
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b350:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b358:	b2db      	uxtb	r3, r3
 800b35a:	2b07      	cmp	r3, #7
 800b35c:	d011      	beq.n	800b382 <SPI_DMAReceiveCplt+0x3e>
  {
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b362:	69db      	ldr	r3, [r3, #28]
 800b364:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b368:	d103      	bne.n	800b372 <SPI_DMAReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800b36a:	68f8      	ldr	r0, [r7, #12]
 800b36c:	f7f6 fbce 	bl	8001b0c <HAL_SPI_RxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800b370:	e007      	b.n	800b382 <SPI_DMAReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	691a      	ldr	r2, [r3, #16]
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f042 0208 	orr.w	r2, r2, #8
 800b380:	611a      	str	r2, [r3, #16]
}
 800b382:	bf00      	nop
 800b384:	3710      	adds	r7, #16
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}

0800b38a <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b38a:	b580      	push	{r7, lr}
 800b38c:	b084      	sub	sp, #16
 800b38e:	af00      	add	r7, sp, #0
 800b390:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b396:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b39e:	b2db      	uxtb	r3, r3
 800b3a0:	2b07      	cmp	r3, #7
 800b3a2:	d011      	beq.n	800b3c8 <SPI_DMATransmitReceiveCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b3a8:	69db      	ldr	r3, [r3, #28]
 800b3aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b3ae:	d103      	bne.n	800b3b8 <SPI_DMATransmitReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxRxCpltCallback(hspi);
#else
      HAL_SPI_TxRxCpltCallback(hspi);
 800b3b0:	68f8      	ldr	r0, [r7, #12]
 800b3b2:	f7ff ff9f 	bl	800b2f4 <HAL_SPI_TxRxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800b3b6:	e007      	b.n	800b3c8 <SPI_DMATransmitReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	691a      	ldr	r2, [r3, #16]
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f042 0208 	orr.w	r2, r2, #8
 800b3c6:	611a      	str	r2, [r3, #16]
}
 800b3c8:	bf00      	nop
 800b3ca:	3710      	adds	r7, #16
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b084      	sub	sp, #16
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3dc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800b3de:	68f8      	ldr	r0, [r7, #12]
 800b3e0:	f7ff ff92 	bl	800b308 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b3e4:	bf00      	nop
 800b3e6:	3710      	adds	r7, #16
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}

0800b3ec <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b084      	sub	sp, #16
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800b3fa:	68f8      	ldr	r0, [r7, #12]
 800b3fc:	f7ff ff8e 	bl	800b31c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b400:	bf00      	nop
 800b402:	3710      	adds	r7, #16
 800b404:	46bd      	mov	sp, r7
 800b406:	bd80      	pop	{r7, pc}

0800b408 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b084      	sub	sp, #16
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b414:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f7fb fa40 	bl	800689c <HAL_DMA_GetError>
 800b41c:	4603      	mov	r3, r0
 800b41e:	2b02      	cmp	r3, #2
 800b420:	d011      	beq.n	800b446 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800b422:	68f8      	ldr	r0, [r7, #12]
 800b424:	f000 f814 	bl	800b450 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b42e:	f043 0210 	orr.w	r2, r3, #16
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	2201      	movs	r2, #1
 800b43c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800b440:	68f8      	ldr	r0, [r7, #12]
 800b442:	f7ff ff75 	bl	800b330 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800b446:	bf00      	nop
 800b448:	3710      	adds	r7, #16
 800b44a:	46bd      	mov	sp, r7
 800b44c:	bd80      	pop	{r7, pc}
	...

0800b450 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800b450:	b480      	push	{r7}
 800b452:	b085      	sub	sp, #20
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	695b      	ldr	r3, [r3, #20]
 800b45e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	699a      	ldr	r2, [r3, #24]
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f042 0208 	orr.w	r2, r2, #8
 800b46e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	699a      	ldr	r2, [r3, #24]
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f042 0210 	orr.w	r2, r2, #16
 800b47e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	681a      	ldr	r2, [r3, #0]
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f022 0201 	bic.w	r2, r2, #1
 800b48e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	6919      	ldr	r1, [r3, #16]
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	4b3c      	ldr	r3, [pc, #240]	; (800b58c <SPI_CloseTransfer+0x13c>)
 800b49c:	400b      	ands	r3, r1
 800b49e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	689a      	ldr	r2, [r3, #8]
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800b4ae:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b4b6:	b2db      	uxtb	r3, r3
 800b4b8:	2b04      	cmp	r3, #4
 800b4ba:	d014      	beq.n	800b4e6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f003 0320 	and.w	r3, r3, #32
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d00f      	beq.n	800b4e6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b4cc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	699a      	ldr	r2, [r3, #24]
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	f042 0220 	orr.w	r2, r2, #32
 800b4e4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b4ec:	b2db      	uxtb	r3, r3
 800b4ee:	2b03      	cmp	r3, #3
 800b4f0:	d014      	beq.n	800b51c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d00f      	beq.n	800b51c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b502:	f043 0204 	orr.w	r2, r3, #4
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	699a      	ldr	r2, [r3, #24]
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b51a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b522:	2b00      	cmp	r3, #0
 800b524:	d00f      	beq.n	800b546 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b52c:	f043 0201 	orr.w	r2, r3, #1
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	699a      	ldr	r2, [r3, #24]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b544:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d00f      	beq.n	800b570 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b556:	f043 0208 	orr.w	r2, r3, #8
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	699a      	ldr	r2, [r3, #24]
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b56e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2200      	movs	r2, #0
 800b574:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2200      	movs	r2, #0
 800b57c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800b580:	bf00      	nop
 800b582:	3714      	adds	r7, #20
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr
 800b58c:	fffffc90 	.word	0xfffffc90

0800b590 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af00      	add	r7, sp, #0
 800b596:	60f8      	str	r0, [r7, #12]
 800b598:	60b9      	str	r1, [r7, #8]
 800b59a:	603b      	str	r3, [r7, #0]
 800b59c:	4613      	mov	r3, r2
 800b59e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b5a0:	e010      	b.n	800b5c4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b5a2:	f7f6 ffaf 	bl	8002504 <HAL_GetTick>
 800b5a6:	4602      	mov	r2, r0
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	1ad3      	subs	r3, r2, r3
 800b5ac:	69ba      	ldr	r2, [r7, #24]
 800b5ae:	429a      	cmp	r2, r3
 800b5b0:	d803      	bhi.n	800b5ba <SPI_WaitOnFlagUntilTimeout+0x2a>
 800b5b2:	69bb      	ldr	r3, [r7, #24]
 800b5b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b5b8:	d102      	bne.n	800b5c0 <SPI_WaitOnFlagUntilTimeout+0x30>
 800b5ba:	69bb      	ldr	r3, [r7, #24]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d101      	bne.n	800b5c4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800b5c0:	2303      	movs	r3, #3
 800b5c2:	e00f      	b.n	800b5e4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	695a      	ldr	r2, [r3, #20]
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	4013      	ands	r3, r2
 800b5ce:	68ba      	ldr	r2, [r7, #8]
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	bf0c      	ite	eq
 800b5d4:	2301      	moveq	r3, #1
 800b5d6:	2300      	movne	r3, #0
 800b5d8:	b2db      	uxtb	r3, r3
 800b5da:	461a      	mov	r2, r3
 800b5dc:	79fb      	ldrb	r3, [r7, #7]
 800b5de:	429a      	cmp	r2, r3
 800b5e0:	d0df      	beq.n	800b5a2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800b5e2:	2300      	movs	r3, #0
}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	3710      	adds	r7, #16
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	bd80      	pop	{r7, pc}

0800b5ec <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b085      	sub	sp, #20
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5f8:	095b      	lsrs	r3, r3, #5
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	3301      	adds	r3, #1
 800b604:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800b606:	68bb      	ldr	r3, [r7, #8]
 800b608:	3307      	adds	r3, #7
 800b60a:	08db      	lsrs	r3, r3, #3
 800b60c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	68fa      	ldr	r2, [r7, #12]
 800b612:	fb02 f303 	mul.w	r3, r2, r3
}
 800b616:	4618      	mov	r0, r3
 800b618:	3714      	adds	r7, #20
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr

0800b622 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b622:	b580      	push	{r7, lr}
 800b624:	b082      	sub	sp, #8
 800b626:	af00      	add	r7, sp, #0
 800b628:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d101      	bne.n	800b634 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b630:	2301      	movs	r3, #1
 800b632:	e049      	b.n	800b6c8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b63a:	b2db      	uxtb	r3, r3
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d106      	bne.n	800b64e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2200      	movs	r2, #0
 800b644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b648:	6878      	ldr	r0, [r7, #4]
 800b64a:	f7f6 fca9 	bl	8001fa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2202      	movs	r2, #2
 800b652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681a      	ldr	r2, [r3, #0]
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	3304      	adds	r3, #4
 800b65e:	4619      	mov	r1, r3
 800b660:	4610      	mov	r0, r2
 800b662:	f000 fd71 	bl	800c148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2201      	movs	r2, #1
 800b66a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2201      	movs	r2, #1
 800b672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2201      	movs	r2, #1
 800b67a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2201      	movs	r2, #1
 800b682:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2201      	movs	r2, #1
 800b68a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2201      	movs	r2, #1
 800b692:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2201      	movs	r2, #1
 800b69a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2201      	movs	r2, #1
 800b6a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2201      	movs	r2, #1
 800b6aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2201      	movs	r2, #1
 800b6b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2201      	movs	r2, #1
 800b6ba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b6c6:	2300      	movs	r3, #0
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3708      	adds	r7, #8
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}

0800b6d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b085      	sub	sp, #20
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b6de:	b2db      	uxtb	r3, r3
 800b6e0:	2b01      	cmp	r3, #1
 800b6e2:	d001      	beq.n	800b6e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	e054      	b.n	800b792 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2202      	movs	r2, #2
 800b6ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	68da      	ldr	r2, [r3, #12]
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f042 0201 	orr.w	r2, r2, #1
 800b6fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4a26      	ldr	r2, [pc, #152]	; (800b7a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d022      	beq.n	800b750 <HAL_TIM_Base_Start_IT+0x80>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b712:	d01d      	beq.n	800b750 <HAL_TIM_Base_Start_IT+0x80>
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4a22      	ldr	r2, [pc, #136]	; (800b7a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d018      	beq.n	800b750 <HAL_TIM_Base_Start_IT+0x80>
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	4a21      	ldr	r2, [pc, #132]	; (800b7a8 <HAL_TIM_Base_Start_IT+0xd8>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d013      	beq.n	800b750 <HAL_TIM_Base_Start_IT+0x80>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	4a1f      	ldr	r2, [pc, #124]	; (800b7ac <HAL_TIM_Base_Start_IT+0xdc>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d00e      	beq.n	800b750 <HAL_TIM_Base_Start_IT+0x80>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4a1e      	ldr	r2, [pc, #120]	; (800b7b0 <HAL_TIM_Base_Start_IT+0xe0>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d009      	beq.n	800b750 <HAL_TIM_Base_Start_IT+0x80>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a1c      	ldr	r2, [pc, #112]	; (800b7b4 <HAL_TIM_Base_Start_IT+0xe4>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d004      	beq.n	800b750 <HAL_TIM_Base_Start_IT+0x80>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	4a1b      	ldr	r2, [pc, #108]	; (800b7b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800b74c:	4293      	cmp	r3, r2
 800b74e:	d115      	bne.n	800b77c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	689a      	ldr	r2, [r3, #8]
 800b756:	4b19      	ldr	r3, [pc, #100]	; (800b7bc <HAL_TIM_Base_Start_IT+0xec>)
 800b758:	4013      	ands	r3, r2
 800b75a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2b06      	cmp	r3, #6
 800b760:	d015      	beq.n	800b78e <HAL_TIM_Base_Start_IT+0xbe>
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b768:	d011      	beq.n	800b78e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	681a      	ldr	r2, [r3, #0]
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f042 0201 	orr.w	r2, r2, #1
 800b778:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b77a:	e008      	b.n	800b78e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f042 0201 	orr.w	r2, r2, #1
 800b78a:	601a      	str	r2, [r3, #0]
 800b78c:	e000      	b.n	800b790 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b78e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b790:	2300      	movs	r3, #0
}
 800b792:	4618      	mov	r0, r3
 800b794:	3714      	adds	r7, #20
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr
 800b79e:	bf00      	nop
 800b7a0:	40010000 	.word	0x40010000
 800b7a4:	40000400 	.word	0x40000400
 800b7a8:	40000800 	.word	0x40000800
 800b7ac:	40000c00 	.word	0x40000c00
 800b7b0:	40010400 	.word	0x40010400
 800b7b4:	40001800 	.word	0x40001800
 800b7b8:	40014000 	.word	0x40014000
 800b7bc:	00010007 	.word	0x00010007

0800b7c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b082      	sub	sp, #8
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d101      	bne.n	800b7d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	e049      	b.n	800b866 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b7d8:	b2db      	uxtb	r3, r3
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d106      	bne.n	800b7ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f000 f841 	bl	800b86e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2202      	movs	r2, #2
 800b7f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681a      	ldr	r2, [r3, #0]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	3304      	adds	r3, #4
 800b7fc:	4619      	mov	r1, r3
 800b7fe:	4610      	mov	r0, r2
 800b800:	f000 fca2 	bl	800c148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2201      	movs	r2, #1
 800b810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2201      	movs	r2, #1
 800b818:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	2201      	movs	r2, #1
 800b820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2201      	movs	r2, #1
 800b828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2201      	movs	r2, #1
 800b830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2201      	movs	r2, #1
 800b838:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2201      	movs	r2, #1
 800b840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2201      	movs	r2, #1
 800b848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2201      	movs	r2, #1
 800b850:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2201      	movs	r2, #1
 800b858:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2201      	movs	r2, #1
 800b860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b864:	2300      	movs	r3, #0
}
 800b866:	4618      	mov	r0, r3
 800b868:	3708      	adds	r7, #8
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}

0800b86e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b86e:	b480      	push	{r7}
 800b870:	b083      	sub	sp, #12
 800b872:	af00      	add	r7, sp, #0
 800b874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b876:	bf00      	nop
 800b878:	370c      	adds	r7, #12
 800b87a:	46bd      	mov	sp, r7
 800b87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b880:	4770      	bx	lr
	...

0800b884 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	b084      	sub	sp, #16
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
 800b88c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d109      	bne.n	800b8a8 <HAL_TIM_PWM_Start+0x24>
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b89a:	b2db      	uxtb	r3, r3
 800b89c:	2b01      	cmp	r3, #1
 800b89e:	bf14      	ite	ne
 800b8a0:	2301      	movne	r3, #1
 800b8a2:	2300      	moveq	r3, #0
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	e03c      	b.n	800b922 <HAL_TIM_PWM_Start+0x9e>
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	2b04      	cmp	r3, #4
 800b8ac:	d109      	bne.n	800b8c2 <HAL_TIM_PWM_Start+0x3e>
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	2b01      	cmp	r3, #1
 800b8b8:	bf14      	ite	ne
 800b8ba:	2301      	movne	r3, #1
 800b8bc:	2300      	moveq	r3, #0
 800b8be:	b2db      	uxtb	r3, r3
 800b8c0:	e02f      	b.n	800b922 <HAL_TIM_PWM_Start+0x9e>
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	2b08      	cmp	r3, #8
 800b8c6:	d109      	bne.n	800b8dc <HAL_TIM_PWM_Start+0x58>
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b8ce:	b2db      	uxtb	r3, r3
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	bf14      	ite	ne
 800b8d4:	2301      	movne	r3, #1
 800b8d6:	2300      	moveq	r3, #0
 800b8d8:	b2db      	uxtb	r3, r3
 800b8da:	e022      	b.n	800b922 <HAL_TIM_PWM_Start+0x9e>
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	2b0c      	cmp	r3, #12
 800b8e0:	d109      	bne.n	800b8f6 <HAL_TIM_PWM_Start+0x72>
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b8e8:	b2db      	uxtb	r3, r3
 800b8ea:	2b01      	cmp	r3, #1
 800b8ec:	bf14      	ite	ne
 800b8ee:	2301      	movne	r3, #1
 800b8f0:	2300      	moveq	r3, #0
 800b8f2:	b2db      	uxtb	r3, r3
 800b8f4:	e015      	b.n	800b922 <HAL_TIM_PWM_Start+0x9e>
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	2b10      	cmp	r3, #16
 800b8fa:	d109      	bne.n	800b910 <HAL_TIM_PWM_Start+0x8c>
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b902:	b2db      	uxtb	r3, r3
 800b904:	2b01      	cmp	r3, #1
 800b906:	bf14      	ite	ne
 800b908:	2301      	movne	r3, #1
 800b90a:	2300      	moveq	r3, #0
 800b90c:	b2db      	uxtb	r3, r3
 800b90e:	e008      	b.n	800b922 <HAL_TIM_PWM_Start+0x9e>
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800b916:	b2db      	uxtb	r3, r3
 800b918:	2b01      	cmp	r3, #1
 800b91a:	bf14      	ite	ne
 800b91c:	2301      	movne	r3, #1
 800b91e:	2300      	moveq	r3, #0
 800b920:	b2db      	uxtb	r3, r3
 800b922:	2b00      	cmp	r3, #0
 800b924:	d001      	beq.n	800b92a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b926:	2301      	movs	r3, #1
 800b928:	e0a1      	b.n	800ba6e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d104      	bne.n	800b93a <HAL_TIM_PWM_Start+0xb6>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2202      	movs	r2, #2
 800b934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b938:	e023      	b.n	800b982 <HAL_TIM_PWM_Start+0xfe>
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	2b04      	cmp	r3, #4
 800b93e:	d104      	bne.n	800b94a <HAL_TIM_PWM_Start+0xc6>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2202      	movs	r2, #2
 800b944:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b948:	e01b      	b.n	800b982 <HAL_TIM_PWM_Start+0xfe>
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	2b08      	cmp	r3, #8
 800b94e:	d104      	bne.n	800b95a <HAL_TIM_PWM_Start+0xd6>
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2202      	movs	r2, #2
 800b954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b958:	e013      	b.n	800b982 <HAL_TIM_PWM_Start+0xfe>
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	2b0c      	cmp	r3, #12
 800b95e:	d104      	bne.n	800b96a <HAL_TIM_PWM_Start+0xe6>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2202      	movs	r2, #2
 800b964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b968:	e00b      	b.n	800b982 <HAL_TIM_PWM_Start+0xfe>
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	2b10      	cmp	r3, #16
 800b96e:	d104      	bne.n	800b97a <HAL_TIM_PWM_Start+0xf6>
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2202      	movs	r2, #2
 800b974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b978:	e003      	b.n	800b982 <HAL_TIM_PWM_Start+0xfe>
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2202      	movs	r2, #2
 800b97e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	2201      	movs	r2, #1
 800b988:	6839      	ldr	r1, [r7, #0]
 800b98a:	4618      	mov	r0, r3
 800b98c:	f000 ffea 	bl	800c964 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	4a38      	ldr	r2, [pc, #224]	; (800ba78 <HAL_TIM_PWM_Start+0x1f4>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d013      	beq.n	800b9c2 <HAL_TIM_PWM_Start+0x13e>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	4a37      	ldr	r2, [pc, #220]	; (800ba7c <HAL_TIM_PWM_Start+0x1f8>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d00e      	beq.n	800b9c2 <HAL_TIM_PWM_Start+0x13e>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	4a35      	ldr	r2, [pc, #212]	; (800ba80 <HAL_TIM_PWM_Start+0x1fc>)
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	d009      	beq.n	800b9c2 <HAL_TIM_PWM_Start+0x13e>
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4a34      	ldr	r2, [pc, #208]	; (800ba84 <HAL_TIM_PWM_Start+0x200>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d004      	beq.n	800b9c2 <HAL_TIM_PWM_Start+0x13e>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	4a32      	ldr	r2, [pc, #200]	; (800ba88 <HAL_TIM_PWM_Start+0x204>)
 800b9be:	4293      	cmp	r3, r2
 800b9c0:	d101      	bne.n	800b9c6 <HAL_TIM_PWM_Start+0x142>
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	e000      	b.n	800b9c8 <HAL_TIM_PWM_Start+0x144>
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d007      	beq.n	800b9dc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b9da:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4a25      	ldr	r2, [pc, #148]	; (800ba78 <HAL_TIM_PWM_Start+0x1f4>)
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	d022      	beq.n	800ba2c <HAL_TIM_PWM_Start+0x1a8>
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9ee:	d01d      	beq.n	800ba2c <HAL_TIM_PWM_Start+0x1a8>
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	4a25      	ldr	r2, [pc, #148]	; (800ba8c <HAL_TIM_PWM_Start+0x208>)
 800b9f6:	4293      	cmp	r3, r2
 800b9f8:	d018      	beq.n	800ba2c <HAL_TIM_PWM_Start+0x1a8>
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	4a24      	ldr	r2, [pc, #144]	; (800ba90 <HAL_TIM_PWM_Start+0x20c>)
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d013      	beq.n	800ba2c <HAL_TIM_PWM_Start+0x1a8>
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	4a22      	ldr	r2, [pc, #136]	; (800ba94 <HAL_TIM_PWM_Start+0x210>)
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d00e      	beq.n	800ba2c <HAL_TIM_PWM_Start+0x1a8>
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	4a1a      	ldr	r2, [pc, #104]	; (800ba7c <HAL_TIM_PWM_Start+0x1f8>)
 800ba14:	4293      	cmp	r3, r2
 800ba16:	d009      	beq.n	800ba2c <HAL_TIM_PWM_Start+0x1a8>
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4a1e      	ldr	r2, [pc, #120]	; (800ba98 <HAL_TIM_PWM_Start+0x214>)
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d004      	beq.n	800ba2c <HAL_TIM_PWM_Start+0x1a8>
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4a16      	ldr	r2, [pc, #88]	; (800ba80 <HAL_TIM_PWM_Start+0x1fc>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d115      	bne.n	800ba58 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	689a      	ldr	r2, [r3, #8]
 800ba32:	4b1a      	ldr	r3, [pc, #104]	; (800ba9c <HAL_TIM_PWM_Start+0x218>)
 800ba34:	4013      	ands	r3, r2
 800ba36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	2b06      	cmp	r3, #6
 800ba3c:	d015      	beq.n	800ba6a <HAL_TIM_PWM_Start+0x1e6>
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba44:	d011      	beq.n	800ba6a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	681a      	ldr	r2, [r3, #0]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f042 0201 	orr.w	r2, r2, #1
 800ba54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba56:	e008      	b.n	800ba6a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	681a      	ldr	r2, [r3, #0]
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f042 0201 	orr.w	r2, r2, #1
 800ba66:	601a      	str	r2, [r3, #0]
 800ba68:	e000      	b.n	800ba6c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba6a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ba6c:	2300      	movs	r3, #0
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3710      	adds	r7, #16
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}
 800ba76:	bf00      	nop
 800ba78:	40010000 	.word	0x40010000
 800ba7c:	40010400 	.word	0x40010400
 800ba80:	40014000 	.word	0x40014000
 800ba84:	40014400 	.word	0x40014400
 800ba88:	40014800 	.word	0x40014800
 800ba8c:	40000400 	.word	0x40000400
 800ba90:	40000800 	.word	0x40000800
 800ba94:	40000c00 	.word	0x40000c00
 800ba98:	40001800 	.word	0x40001800
 800ba9c:	00010007 	.word	0x00010007

0800baa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b082      	sub	sp, #8
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	691b      	ldr	r3, [r3, #16]
 800baae:	f003 0302 	and.w	r3, r3, #2
 800bab2:	2b02      	cmp	r3, #2
 800bab4:	d122      	bne.n	800bafc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	68db      	ldr	r3, [r3, #12]
 800babc:	f003 0302 	and.w	r3, r3, #2
 800bac0:	2b02      	cmp	r3, #2
 800bac2:	d11b      	bne.n	800bafc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	f06f 0202 	mvn.w	r2, #2
 800bacc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	2201      	movs	r2, #1
 800bad2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	699b      	ldr	r3, [r3, #24]
 800bada:	f003 0303 	and.w	r3, r3, #3
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d003      	beq.n	800baea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f000 fb12 	bl	800c10c <HAL_TIM_IC_CaptureCallback>
 800bae8:	e005      	b.n	800baf6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800baea:	6878      	ldr	r0, [r7, #4]
 800baec:	f000 fb04 	bl	800c0f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f000 fb15 	bl	800c120 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2200      	movs	r2, #0
 800bafa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	691b      	ldr	r3, [r3, #16]
 800bb02:	f003 0304 	and.w	r3, r3, #4
 800bb06:	2b04      	cmp	r3, #4
 800bb08:	d122      	bne.n	800bb50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	68db      	ldr	r3, [r3, #12]
 800bb10:	f003 0304 	and.w	r3, r3, #4
 800bb14:	2b04      	cmp	r3, #4
 800bb16:	d11b      	bne.n	800bb50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f06f 0204 	mvn.w	r2, #4
 800bb20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2202      	movs	r2, #2
 800bb26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	699b      	ldr	r3, [r3, #24]
 800bb2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d003      	beq.n	800bb3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	f000 fae8 	bl	800c10c <HAL_TIM_IC_CaptureCallback>
 800bb3c:	e005      	b.n	800bb4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f000 fada 	bl	800c0f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	f000 faeb 	bl	800c120 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	691b      	ldr	r3, [r3, #16]
 800bb56:	f003 0308 	and.w	r3, r3, #8
 800bb5a:	2b08      	cmp	r3, #8
 800bb5c:	d122      	bne.n	800bba4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	68db      	ldr	r3, [r3, #12]
 800bb64:	f003 0308 	and.w	r3, r3, #8
 800bb68:	2b08      	cmp	r3, #8
 800bb6a:	d11b      	bne.n	800bba4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	f06f 0208 	mvn.w	r2, #8
 800bb74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2204      	movs	r2, #4
 800bb7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	69db      	ldr	r3, [r3, #28]
 800bb82:	f003 0303 	and.w	r3, r3, #3
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d003      	beq.n	800bb92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f000 fabe 	bl	800c10c <HAL_TIM_IC_CaptureCallback>
 800bb90:	e005      	b.n	800bb9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f000 fab0 	bl	800c0f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f000 fac1 	bl	800c120 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2200      	movs	r2, #0
 800bba2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	691b      	ldr	r3, [r3, #16]
 800bbaa:	f003 0310 	and.w	r3, r3, #16
 800bbae:	2b10      	cmp	r3, #16
 800bbb0:	d122      	bne.n	800bbf8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	68db      	ldr	r3, [r3, #12]
 800bbb8:	f003 0310 	and.w	r3, r3, #16
 800bbbc:	2b10      	cmp	r3, #16
 800bbbe:	d11b      	bne.n	800bbf8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	f06f 0210 	mvn.w	r2, #16
 800bbc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	2208      	movs	r2, #8
 800bbce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	69db      	ldr	r3, [r3, #28]
 800bbd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d003      	beq.n	800bbe6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	f000 fa94 	bl	800c10c <HAL_TIM_IC_CaptureCallback>
 800bbe4:	e005      	b.n	800bbf2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbe6:	6878      	ldr	r0, [r7, #4]
 800bbe8:	f000 fa86 	bl	800c0f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f000 fa97 	bl	800c120 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	691b      	ldr	r3, [r3, #16]
 800bbfe:	f003 0301 	and.w	r3, r3, #1
 800bc02:	2b01      	cmp	r3, #1
 800bc04:	d10e      	bne.n	800bc24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	68db      	ldr	r3, [r3, #12]
 800bc0c:	f003 0301 	and.w	r3, r3, #1
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d107      	bne.n	800bc24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f06f 0201 	mvn.w	r2, #1
 800bc1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	f7f5 ffd2 	bl	8001bc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	691b      	ldr	r3, [r3, #16]
 800bc2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc2e:	2b80      	cmp	r3, #128	; 0x80
 800bc30:	d10e      	bne.n	800bc50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	68db      	ldr	r3, [r3, #12]
 800bc38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc3c:	2b80      	cmp	r3, #128	; 0x80
 800bc3e:	d107      	bne.n	800bc50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bc48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f000 ff48 	bl	800cae0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	691b      	ldr	r3, [r3, #16]
 800bc56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc5e:	d10e      	bne.n	800bc7e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	68db      	ldr	r3, [r3, #12]
 800bc66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc6a:	2b80      	cmp	r3, #128	; 0x80
 800bc6c:	d107      	bne.n	800bc7e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800bc76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f000 ff3b 	bl	800caf4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	691b      	ldr	r3, [r3, #16]
 800bc84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc88:	2b40      	cmp	r3, #64	; 0x40
 800bc8a:	d10e      	bne.n	800bcaa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	68db      	ldr	r3, [r3, #12]
 800bc92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc96:	2b40      	cmp	r3, #64	; 0x40
 800bc98:	d107      	bne.n	800bcaa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f000 fa45 	bl	800c134 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	691b      	ldr	r3, [r3, #16]
 800bcb0:	f003 0320 	and.w	r3, r3, #32
 800bcb4:	2b20      	cmp	r3, #32
 800bcb6:	d10e      	bne.n	800bcd6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	68db      	ldr	r3, [r3, #12]
 800bcbe:	f003 0320 	and.w	r3, r3, #32
 800bcc2:	2b20      	cmp	r3, #32
 800bcc4:	d107      	bne.n	800bcd6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f06f 0220 	mvn.w	r2, #32
 800bcce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f000 fefb 	bl	800cacc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bcd6:	bf00      	nop
 800bcd8:	3708      	adds	r7, #8
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	bd80      	pop	{r7, pc}
	...

0800bce0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b086      	sub	sp, #24
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	60f8      	str	r0, [r7, #12]
 800bce8:	60b9      	str	r1, [r7, #8]
 800bcea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bcec:	2300      	movs	r3, #0
 800bcee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bcf6:	2b01      	cmp	r3, #1
 800bcf8:	d101      	bne.n	800bcfe <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bcfa:	2302      	movs	r3, #2
 800bcfc:	e0ff      	b.n	800befe <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	2201      	movs	r2, #1
 800bd02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2b14      	cmp	r3, #20
 800bd0a:	f200 80f0 	bhi.w	800beee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bd0e:	a201      	add	r2, pc, #4	; (adr r2, 800bd14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bd10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd14:	0800bd69 	.word	0x0800bd69
 800bd18:	0800beef 	.word	0x0800beef
 800bd1c:	0800beef 	.word	0x0800beef
 800bd20:	0800beef 	.word	0x0800beef
 800bd24:	0800bda9 	.word	0x0800bda9
 800bd28:	0800beef 	.word	0x0800beef
 800bd2c:	0800beef 	.word	0x0800beef
 800bd30:	0800beef 	.word	0x0800beef
 800bd34:	0800bdeb 	.word	0x0800bdeb
 800bd38:	0800beef 	.word	0x0800beef
 800bd3c:	0800beef 	.word	0x0800beef
 800bd40:	0800beef 	.word	0x0800beef
 800bd44:	0800be2b 	.word	0x0800be2b
 800bd48:	0800beef 	.word	0x0800beef
 800bd4c:	0800beef 	.word	0x0800beef
 800bd50:	0800beef 	.word	0x0800beef
 800bd54:	0800be6d 	.word	0x0800be6d
 800bd58:	0800beef 	.word	0x0800beef
 800bd5c:	0800beef 	.word	0x0800beef
 800bd60:	0800beef 	.word	0x0800beef
 800bd64:	0800bead 	.word	0x0800bead
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	68b9      	ldr	r1, [r7, #8]
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f000 fa84 	bl	800c27c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	699a      	ldr	r2, [r3, #24]
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f042 0208 	orr.w	r2, r2, #8
 800bd82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	699a      	ldr	r2, [r3, #24]
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	f022 0204 	bic.w	r2, r2, #4
 800bd92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	6999      	ldr	r1, [r3, #24]
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	691a      	ldr	r2, [r3, #16]
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	430a      	orrs	r2, r1
 800bda4:	619a      	str	r2, [r3, #24]
      break;
 800bda6:	e0a5      	b.n	800bef4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	68b9      	ldr	r1, [r7, #8]
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f000 faf4 	bl	800c39c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	699a      	ldr	r2, [r3, #24]
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bdc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	699a      	ldr	r2, [r3, #24]
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bdd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	6999      	ldr	r1, [r3, #24]
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	691b      	ldr	r3, [r3, #16]
 800bdde:	021a      	lsls	r2, r3, #8
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	430a      	orrs	r2, r1
 800bde6:	619a      	str	r2, [r3, #24]
      break;
 800bde8:	e084      	b.n	800bef4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	68b9      	ldr	r1, [r7, #8]
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f000 fb5d 	bl	800c4b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	69da      	ldr	r2, [r3, #28]
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	f042 0208 	orr.w	r2, r2, #8
 800be04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	69da      	ldr	r2, [r3, #28]
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	f022 0204 	bic.w	r2, r2, #4
 800be14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	69d9      	ldr	r1, [r3, #28]
 800be1c:	68bb      	ldr	r3, [r7, #8]
 800be1e:	691a      	ldr	r2, [r3, #16]
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	430a      	orrs	r2, r1
 800be26:	61da      	str	r2, [r3, #28]
      break;
 800be28:	e064      	b.n	800bef4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	68b9      	ldr	r1, [r7, #8]
 800be30:	4618      	mov	r0, r3
 800be32:	f000 fbc5 	bl	800c5c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	69da      	ldr	r2, [r3, #28]
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800be44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	69da      	ldr	r2, [r3, #28]
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800be54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	69d9      	ldr	r1, [r3, #28]
 800be5c:	68bb      	ldr	r3, [r7, #8]
 800be5e:	691b      	ldr	r3, [r3, #16]
 800be60:	021a      	lsls	r2, r3, #8
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	430a      	orrs	r2, r1
 800be68:	61da      	str	r2, [r3, #28]
      break;
 800be6a:	e043      	b.n	800bef4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	68b9      	ldr	r1, [r7, #8]
 800be72:	4618      	mov	r0, r3
 800be74:	f000 fc0e 	bl	800c694 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	f042 0208 	orr.w	r2, r2, #8
 800be86:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	f022 0204 	bic.w	r2, r2, #4
 800be96:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	691a      	ldr	r2, [r3, #16]
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	430a      	orrs	r2, r1
 800bea8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800beaa:	e023      	b.n	800bef4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	68b9      	ldr	r1, [r7, #8]
 800beb2:	4618      	mov	r0, r3
 800beb4:	f000 fc52 	bl	800c75c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bec6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bed6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	691b      	ldr	r3, [r3, #16]
 800bee2:	021a      	lsls	r2, r3, #8
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	430a      	orrs	r2, r1
 800beea:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800beec:	e002      	b.n	800bef4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800beee:	2301      	movs	r3, #1
 800bef0:	75fb      	strb	r3, [r7, #23]
      break;
 800bef2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	2200      	movs	r2, #0
 800bef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800befc:	7dfb      	ldrb	r3, [r7, #23]
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3718      	adds	r7, #24
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
 800bf06:	bf00      	nop

0800bf08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b084      	sub	sp, #16
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
 800bf10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bf12:	2300      	movs	r3, #0
 800bf14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bf1c:	2b01      	cmp	r3, #1
 800bf1e:	d101      	bne.n	800bf24 <HAL_TIM_ConfigClockSource+0x1c>
 800bf20:	2302      	movs	r3, #2
 800bf22:	e0dc      	b.n	800c0de <HAL_TIM_ConfigClockSource+0x1d6>
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2201      	movs	r2, #1
 800bf28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2202      	movs	r2, #2
 800bf30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	689b      	ldr	r3, [r3, #8]
 800bf3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bf3c:	68ba      	ldr	r2, [r7, #8]
 800bf3e:	4b6a      	ldr	r3, [pc, #424]	; (800c0e8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800bf40:	4013      	ands	r3, r2
 800bf42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bf4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	68ba      	ldr	r2, [r7, #8]
 800bf52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	4a64      	ldr	r2, [pc, #400]	; (800c0ec <HAL_TIM_ConfigClockSource+0x1e4>)
 800bf5a:	4293      	cmp	r3, r2
 800bf5c:	f000 80a9 	beq.w	800c0b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf60:	4a62      	ldr	r2, [pc, #392]	; (800c0ec <HAL_TIM_ConfigClockSource+0x1e4>)
 800bf62:	4293      	cmp	r3, r2
 800bf64:	f200 80ae 	bhi.w	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf68:	4a61      	ldr	r2, [pc, #388]	; (800c0f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	f000 80a1 	beq.w	800c0b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf70:	4a5f      	ldr	r2, [pc, #380]	; (800c0f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800bf72:	4293      	cmp	r3, r2
 800bf74:	f200 80a6 	bhi.w	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf78:	4a5e      	ldr	r2, [pc, #376]	; (800c0f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	f000 8099 	beq.w	800c0b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf80:	4a5c      	ldr	r2, [pc, #368]	; (800c0f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	f200 809e 	bhi.w	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf88:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bf8c:	f000 8091 	beq.w	800c0b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf90:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bf94:	f200 8096 	bhi.w	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bf9c:	f000 8089 	beq.w	800c0b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800bfa0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bfa4:	f200 808e 	bhi.w	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bfa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bfac:	d03e      	beq.n	800c02c <HAL_TIM_ConfigClockSource+0x124>
 800bfae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bfb2:	f200 8087 	bhi.w	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bfb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bfba:	f000 8086 	beq.w	800c0ca <HAL_TIM_ConfigClockSource+0x1c2>
 800bfbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bfc2:	d87f      	bhi.n	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bfc4:	2b70      	cmp	r3, #112	; 0x70
 800bfc6:	d01a      	beq.n	800bffe <HAL_TIM_ConfigClockSource+0xf6>
 800bfc8:	2b70      	cmp	r3, #112	; 0x70
 800bfca:	d87b      	bhi.n	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bfcc:	2b60      	cmp	r3, #96	; 0x60
 800bfce:	d050      	beq.n	800c072 <HAL_TIM_ConfigClockSource+0x16a>
 800bfd0:	2b60      	cmp	r3, #96	; 0x60
 800bfd2:	d877      	bhi.n	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bfd4:	2b50      	cmp	r3, #80	; 0x50
 800bfd6:	d03c      	beq.n	800c052 <HAL_TIM_ConfigClockSource+0x14a>
 800bfd8:	2b50      	cmp	r3, #80	; 0x50
 800bfda:	d873      	bhi.n	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bfdc:	2b40      	cmp	r3, #64	; 0x40
 800bfde:	d058      	beq.n	800c092 <HAL_TIM_ConfigClockSource+0x18a>
 800bfe0:	2b40      	cmp	r3, #64	; 0x40
 800bfe2:	d86f      	bhi.n	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bfe4:	2b30      	cmp	r3, #48	; 0x30
 800bfe6:	d064      	beq.n	800c0b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800bfe8:	2b30      	cmp	r3, #48	; 0x30
 800bfea:	d86b      	bhi.n	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bfec:	2b20      	cmp	r3, #32
 800bfee:	d060      	beq.n	800c0b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800bff0:	2b20      	cmp	r3, #32
 800bff2:	d867      	bhi.n	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d05c      	beq.n	800c0b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800bff8:	2b10      	cmp	r3, #16
 800bffa:	d05a      	beq.n	800c0b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800bffc:	e062      	b.n	800c0c4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	6818      	ldr	r0, [r3, #0]
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	6899      	ldr	r1, [r3, #8]
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	685a      	ldr	r2, [r3, #4]
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	68db      	ldr	r3, [r3, #12]
 800c00e:	f000 fc89 	bl	800c924 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	689b      	ldr	r3, [r3, #8]
 800c018:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c01a:	68bb      	ldr	r3, [r7, #8]
 800c01c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c020:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	68ba      	ldr	r2, [r7, #8]
 800c028:	609a      	str	r2, [r3, #8]
      break;
 800c02a:	e04f      	b.n	800c0cc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	6818      	ldr	r0, [r3, #0]
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	6899      	ldr	r1, [r3, #8]
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	685a      	ldr	r2, [r3, #4]
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	68db      	ldr	r3, [r3, #12]
 800c03c:	f000 fc72 	bl	800c924 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	689a      	ldr	r2, [r3, #8]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c04e:	609a      	str	r2, [r3, #8]
      break;
 800c050:	e03c      	b.n	800c0cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6818      	ldr	r0, [r3, #0]
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	6859      	ldr	r1, [r3, #4]
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	68db      	ldr	r3, [r3, #12]
 800c05e:	461a      	mov	r2, r3
 800c060:	f000 fbe2 	bl	800c828 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	2150      	movs	r1, #80	; 0x50
 800c06a:	4618      	mov	r0, r3
 800c06c:	f000 fc3c 	bl	800c8e8 <TIM_ITRx_SetConfig>
      break;
 800c070:	e02c      	b.n	800c0cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	6818      	ldr	r0, [r3, #0]
 800c076:	683b      	ldr	r3, [r7, #0]
 800c078:	6859      	ldr	r1, [r3, #4]
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	68db      	ldr	r3, [r3, #12]
 800c07e:	461a      	mov	r2, r3
 800c080:	f000 fc01 	bl	800c886 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	2160      	movs	r1, #96	; 0x60
 800c08a:	4618      	mov	r0, r3
 800c08c:	f000 fc2c 	bl	800c8e8 <TIM_ITRx_SetConfig>
      break;
 800c090:	e01c      	b.n	800c0cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	6818      	ldr	r0, [r3, #0]
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	6859      	ldr	r1, [r3, #4]
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	68db      	ldr	r3, [r3, #12]
 800c09e:	461a      	mov	r2, r3
 800c0a0:	f000 fbc2 	bl	800c828 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	2140      	movs	r1, #64	; 0x40
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f000 fc1c 	bl	800c8e8 <TIM_ITRx_SetConfig>
      break;
 800c0b0:	e00c      	b.n	800c0cc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681a      	ldr	r2, [r3, #0]
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	4610      	mov	r0, r2
 800c0be:	f000 fc13 	bl	800c8e8 <TIM_ITRx_SetConfig>
      break;
 800c0c2:	e003      	b.n	800c0cc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	73fb      	strb	r3, [r7, #15]
      break;
 800c0c8:	e000      	b.n	800c0cc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c0ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	2201      	movs	r2, #1
 800c0d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c0dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	3710      	adds	r7, #16
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	bd80      	pop	{r7, pc}
 800c0e6:	bf00      	nop
 800c0e8:	ffceff88 	.word	0xffceff88
 800c0ec:	00100040 	.word	0x00100040
 800c0f0:	00100030 	.word	0x00100030
 800c0f4:	00100020 	.word	0x00100020

0800c0f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c0f8:	b480      	push	{r7}
 800c0fa:	b083      	sub	sp, #12
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c100:	bf00      	nop
 800c102:	370c      	adds	r7, #12
 800c104:	46bd      	mov	sp, r7
 800c106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10a:	4770      	bx	lr

0800c10c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c10c:	b480      	push	{r7}
 800c10e:	b083      	sub	sp, #12
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c114:	bf00      	nop
 800c116:	370c      	adds	r7, #12
 800c118:	46bd      	mov	sp, r7
 800c11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11e:	4770      	bx	lr

0800c120 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c120:	b480      	push	{r7}
 800c122:	b083      	sub	sp, #12
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c128:	bf00      	nop
 800c12a:	370c      	adds	r7, #12
 800c12c:	46bd      	mov	sp, r7
 800c12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c132:	4770      	bx	lr

0800c134 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c134:	b480      	push	{r7}
 800c136:	b083      	sub	sp, #12
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c13c:	bf00      	nop
 800c13e:	370c      	adds	r7, #12
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c148:	b480      	push	{r7}
 800c14a:	b085      	sub	sp, #20
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
 800c150:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	4a40      	ldr	r2, [pc, #256]	; (800c25c <TIM_Base_SetConfig+0x114>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d013      	beq.n	800c188 <TIM_Base_SetConfig+0x40>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c166:	d00f      	beq.n	800c188 <TIM_Base_SetConfig+0x40>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	4a3d      	ldr	r2, [pc, #244]	; (800c260 <TIM_Base_SetConfig+0x118>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d00b      	beq.n	800c188 <TIM_Base_SetConfig+0x40>
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	4a3c      	ldr	r2, [pc, #240]	; (800c264 <TIM_Base_SetConfig+0x11c>)
 800c174:	4293      	cmp	r3, r2
 800c176:	d007      	beq.n	800c188 <TIM_Base_SetConfig+0x40>
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	4a3b      	ldr	r2, [pc, #236]	; (800c268 <TIM_Base_SetConfig+0x120>)
 800c17c:	4293      	cmp	r3, r2
 800c17e:	d003      	beq.n	800c188 <TIM_Base_SetConfig+0x40>
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	4a3a      	ldr	r2, [pc, #232]	; (800c26c <TIM_Base_SetConfig+0x124>)
 800c184:	4293      	cmp	r3, r2
 800c186:	d108      	bne.n	800c19a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c18e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	685b      	ldr	r3, [r3, #4]
 800c194:	68fa      	ldr	r2, [r7, #12]
 800c196:	4313      	orrs	r3, r2
 800c198:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	4a2f      	ldr	r2, [pc, #188]	; (800c25c <TIM_Base_SetConfig+0x114>)
 800c19e:	4293      	cmp	r3, r2
 800c1a0:	d01f      	beq.n	800c1e2 <TIM_Base_SetConfig+0x9a>
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c1a8:	d01b      	beq.n	800c1e2 <TIM_Base_SetConfig+0x9a>
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	4a2c      	ldr	r2, [pc, #176]	; (800c260 <TIM_Base_SetConfig+0x118>)
 800c1ae:	4293      	cmp	r3, r2
 800c1b0:	d017      	beq.n	800c1e2 <TIM_Base_SetConfig+0x9a>
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	4a2b      	ldr	r2, [pc, #172]	; (800c264 <TIM_Base_SetConfig+0x11c>)
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	d013      	beq.n	800c1e2 <TIM_Base_SetConfig+0x9a>
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	4a2a      	ldr	r2, [pc, #168]	; (800c268 <TIM_Base_SetConfig+0x120>)
 800c1be:	4293      	cmp	r3, r2
 800c1c0:	d00f      	beq.n	800c1e2 <TIM_Base_SetConfig+0x9a>
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	4a29      	ldr	r2, [pc, #164]	; (800c26c <TIM_Base_SetConfig+0x124>)
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	d00b      	beq.n	800c1e2 <TIM_Base_SetConfig+0x9a>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	4a28      	ldr	r2, [pc, #160]	; (800c270 <TIM_Base_SetConfig+0x128>)
 800c1ce:	4293      	cmp	r3, r2
 800c1d0:	d007      	beq.n	800c1e2 <TIM_Base_SetConfig+0x9a>
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	4a27      	ldr	r2, [pc, #156]	; (800c274 <TIM_Base_SetConfig+0x12c>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	d003      	beq.n	800c1e2 <TIM_Base_SetConfig+0x9a>
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	4a26      	ldr	r2, [pc, #152]	; (800c278 <TIM_Base_SetConfig+0x130>)
 800c1de:	4293      	cmp	r3, r2
 800c1e0:	d108      	bne.n	800c1f4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c1e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	68fa      	ldr	r2, [r7, #12]
 800c1f0:	4313      	orrs	r3, r2
 800c1f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	695b      	ldr	r3, [r3, #20]
 800c1fe:	4313      	orrs	r3, r2
 800c200:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	68fa      	ldr	r2, [r7, #12]
 800c206:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	689a      	ldr	r2, [r3, #8]
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	681a      	ldr	r2, [r3, #0]
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	4a10      	ldr	r2, [pc, #64]	; (800c25c <TIM_Base_SetConfig+0x114>)
 800c21c:	4293      	cmp	r3, r2
 800c21e:	d00f      	beq.n	800c240 <TIM_Base_SetConfig+0xf8>
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	4a12      	ldr	r2, [pc, #72]	; (800c26c <TIM_Base_SetConfig+0x124>)
 800c224:	4293      	cmp	r3, r2
 800c226:	d00b      	beq.n	800c240 <TIM_Base_SetConfig+0xf8>
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	4a11      	ldr	r2, [pc, #68]	; (800c270 <TIM_Base_SetConfig+0x128>)
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d007      	beq.n	800c240 <TIM_Base_SetConfig+0xf8>
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	4a10      	ldr	r2, [pc, #64]	; (800c274 <TIM_Base_SetConfig+0x12c>)
 800c234:	4293      	cmp	r3, r2
 800c236:	d003      	beq.n	800c240 <TIM_Base_SetConfig+0xf8>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	4a0f      	ldr	r2, [pc, #60]	; (800c278 <TIM_Base_SetConfig+0x130>)
 800c23c:	4293      	cmp	r3, r2
 800c23e:	d103      	bne.n	800c248 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	691a      	ldr	r2, [r3, #16]
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2201      	movs	r2, #1
 800c24c:	615a      	str	r2, [r3, #20]
}
 800c24e:	bf00      	nop
 800c250:	3714      	adds	r7, #20
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr
 800c25a:	bf00      	nop
 800c25c:	40010000 	.word	0x40010000
 800c260:	40000400 	.word	0x40000400
 800c264:	40000800 	.word	0x40000800
 800c268:	40000c00 	.word	0x40000c00
 800c26c:	40010400 	.word	0x40010400
 800c270:	40014000 	.word	0x40014000
 800c274:	40014400 	.word	0x40014400
 800c278:	40014800 	.word	0x40014800

0800c27c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c27c:	b480      	push	{r7}
 800c27e:	b087      	sub	sp, #28
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
 800c284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6a1b      	ldr	r3, [r3, #32]
 800c28a:	f023 0201 	bic.w	r2, r3, #1
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6a1b      	ldr	r3, [r3, #32]
 800c296:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	685b      	ldr	r3, [r3, #4]
 800c29c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	699b      	ldr	r3, [r3, #24]
 800c2a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c2a4:	68fa      	ldr	r2, [r7, #12]
 800c2a6:	4b37      	ldr	r3, [pc, #220]	; (800c384 <TIM_OC1_SetConfig+0x108>)
 800c2a8:	4013      	ands	r3, r2
 800c2aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	f023 0303 	bic.w	r3, r3, #3
 800c2b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	68fa      	ldr	r2, [r7, #12]
 800c2ba:	4313      	orrs	r3, r2
 800c2bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c2be:	697b      	ldr	r3, [r7, #20]
 800c2c0:	f023 0302 	bic.w	r3, r3, #2
 800c2c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	689b      	ldr	r3, [r3, #8]
 800c2ca:	697a      	ldr	r2, [r7, #20]
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	4a2d      	ldr	r2, [pc, #180]	; (800c388 <TIM_OC1_SetConfig+0x10c>)
 800c2d4:	4293      	cmp	r3, r2
 800c2d6:	d00f      	beq.n	800c2f8 <TIM_OC1_SetConfig+0x7c>
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	4a2c      	ldr	r2, [pc, #176]	; (800c38c <TIM_OC1_SetConfig+0x110>)
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	d00b      	beq.n	800c2f8 <TIM_OC1_SetConfig+0x7c>
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	4a2b      	ldr	r2, [pc, #172]	; (800c390 <TIM_OC1_SetConfig+0x114>)
 800c2e4:	4293      	cmp	r3, r2
 800c2e6:	d007      	beq.n	800c2f8 <TIM_OC1_SetConfig+0x7c>
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	4a2a      	ldr	r2, [pc, #168]	; (800c394 <TIM_OC1_SetConfig+0x118>)
 800c2ec:	4293      	cmp	r3, r2
 800c2ee:	d003      	beq.n	800c2f8 <TIM_OC1_SetConfig+0x7c>
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	4a29      	ldr	r2, [pc, #164]	; (800c398 <TIM_OC1_SetConfig+0x11c>)
 800c2f4:	4293      	cmp	r3, r2
 800c2f6:	d10c      	bne.n	800c312 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	f023 0308 	bic.w	r3, r3, #8
 800c2fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	68db      	ldr	r3, [r3, #12]
 800c304:	697a      	ldr	r2, [r7, #20]
 800c306:	4313      	orrs	r3, r2
 800c308:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c30a:	697b      	ldr	r3, [r7, #20]
 800c30c:	f023 0304 	bic.w	r3, r3, #4
 800c310:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	4a1c      	ldr	r2, [pc, #112]	; (800c388 <TIM_OC1_SetConfig+0x10c>)
 800c316:	4293      	cmp	r3, r2
 800c318:	d00f      	beq.n	800c33a <TIM_OC1_SetConfig+0xbe>
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	4a1b      	ldr	r2, [pc, #108]	; (800c38c <TIM_OC1_SetConfig+0x110>)
 800c31e:	4293      	cmp	r3, r2
 800c320:	d00b      	beq.n	800c33a <TIM_OC1_SetConfig+0xbe>
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	4a1a      	ldr	r2, [pc, #104]	; (800c390 <TIM_OC1_SetConfig+0x114>)
 800c326:	4293      	cmp	r3, r2
 800c328:	d007      	beq.n	800c33a <TIM_OC1_SetConfig+0xbe>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	4a19      	ldr	r2, [pc, #100]	; (800c394 <TIM_OC1_SetConfig+0x118>)
 800c32e:	4293      	cmp	r3, r2
 800c330:	d003      	beq.n	800c33a <TIM_OC1_SetConfig+0xbe>
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	4a18      	ldr	r2, [pc, #96]	; (800c398 <TIM_OC1_SetConfig+0x11c>)
 800c336:	4293      	cmp	r3, r2
 800c338:	d111      	bne.n	800c35e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c340:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c348:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	695b      	ldr	r3, [r3, #20]
 800c34e:	693a      	ldr	r2, [r7, #16]
 800c350:	4313      	orrs	r3, r2
 800c352:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	699b      	ldr	r3, [r3, #24]
 800c358:	693a      	ldr	r2, [r7, #16]
 800c35a:	4313      	orrs	r3, r2
 800c35c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	693a      	ldr	r2, [r7, #16]
 800c362:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	68fa      	ldr	r2, [r7, #12]
 800c368:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	685a      	ldr	r2, [r3, #4]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	697a      	ldr	r2, [r7, #20]
 800c376:	621a      	str	r2, [r3, #32]
}
 800c378:	bf00      	nop
 800c37a:	371c      	adds	r7, #28
 800c37c:	46bd      	mov	sp, r7
 800c37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c382:	4770      	bx	lr
 800c384:	fffeff8f 	.word	0xfffeff8f
 800c388:	40010000 	.word	0x40010000
 800c38c:	40010400 	.word	0x40010400
 800c390:	40014000 	.word	0x40014000
 800c394:	40014400 	.word	0x40014400
 800c398:	40014800 	.word	0x40014800

0800c39c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c39c:	b480      	push	{r7}
 800c39e:	b087      	sub	sp, #28
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
 800c3a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	6a1b      	ldr	r3, [r3, #32]
 800c3aa:	f023 0210 	bic.w	r2, r3, #16
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6a1b      	ldr	r3, [r3, #32]
 800c3b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	685b      	ldr	r3, [r3, #4]
 800c3bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	699b      	ldr	r3, [r3, #24]
 800c3c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c3c4:	68fa      	ldr	r2, [r7, #12]
 800c3c6:	4b34      	ldr	r3, [pc, #208]	; (800c498 <TIM_OC2_SetConfig+0xfc>)
 800c3c8:	4013      	ands	r3, r2
 800c3ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c3d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	021b      	lsls	r3, r3, #8
 800c3da:	68fa      	ldr	r2, [r7, #12]
 800c3dc:	4313      	orrs	r3, r2
 800c3de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c3e0:	697b      	ldr	r3, [r7, #20]
 800c3e2:	f023 0320 	bic.w	r3, r3, #32
 800c3e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	689b      	ldr	r3, [r3, #8]
 800c3ec:	011b      	lsls	r3, r3, #4
 800c3ee:	697a      	ldr	r2, [r7, #20]
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	4a29      	ldr	r2, [pc, #164]	; (800c49c <TIM_OC2_SetConfig+0x100>)
 800c3f8:	4293      	cmp	r3, r2
 800c3fa:	d003      	beq.n	800c404 <TIM_OC2_SetConfig+0x68>
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	4a28      	ldr	r2, [pc, #160]	; (800c4a0 <TIM_OC2_SetConfig+0x104>)
 800c400:	4293      	cmp	r3, r2
 800c402:	d10d      	bne.n	800c420 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c404:	697b      	ldr	r3, [r7, #20]
 800c406:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c40a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	68db      	ldr	r3, [r3, #12]
 800c410:	011b      	lsls	r3, r3, #4
 800c412:	697a      	ldr	r2, [r7, #20]
 800c414:	4313      	orrs	r3, r2
 800c416:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c418:	697b      	ldr	r3, [r7, #20]
 800c41a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c41e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	4a1e      	ldr	r2, [pc, #120]	; (800c49c <TIM_OC2_SetConfig+0x100>)
 800c424:	4293      	cmp	r3, r2
 800c426:	d00f      	beq.n	800c448 <TIM_OC2_SetConfig+0xac>
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	4a1d      	ldr	r2, [pc, #116]	; (800c4a0 <TIM_OC2_SetConfig+0x104>)
 800c42c:	4293      	cmp	r3, r2
 800c42e:	d00b      	beq.n	800c448 <TIM_OC2_SetConfig+0xac>
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	4a1c      	ldr	r2, [pc, #112]	; (800c4a4 <TIM_OC2_SetConfig+0x108>)
 800c434:	4293      	cmp	r3, r2
 800c436:	d007      	beq.n	800c448 <TIM_OC2_SetConfig+0xac>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	4a1b      	ldr	r2, [pc, #108]	; (800c4a8 <TIM_OC2_SetConfig+0x10c>)
 800c43c:	4293      	cmp	r3, r2
 800c43e:	d003      	beq.n	800c448 <TIM_OC2_SetConfig+0xac>
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	4a1a      	ldr	r2, [pc, #104]	; (800c4ac <TIM_OC2_SetConfig+0x110>)
 800c444:	4293      	cmp	r3, r2
 800c446:	d113      	bne.n	800c470 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c448:	693b      	ldr	r3, [r7, #16]
 800c44a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c44e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c450:	693b      	ldr	r3, [r7, #16]
 800c452:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c456:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	695b      	ldr	r3, [r3, #20]
 800c45c:	009b      	lsls	r3, r3, #2
 800c45e:	693a      	ldr	r2, [r7, #16]
 800c460:	4313      	orrs	r3, r2
 800c462:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	699b      	ldr	r3, [r3, #24]
 800c468:	009b      	lsls	r3, r3, #2
 800c46a:	693a      	ldr	r2, [r7, #16]
 800c46c:	4313      	orrs	r3, r2
 800c46e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	693a      	ldr	r2, [r7, #16]
 800c474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	68fa      	ldr	r2, [r7, #12]
 800c47a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	685a      	ldr	r2, [r3, #4]
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	697a      	ldr	r2, [r7, #20]
 800c488:	621a      	str	r2, [r3, #32]
}
 800c48a:	bf00      	nop
 800c48c:	371c      	adds	r7, #28
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr
 800c496:	bf00      	nop
 800c498:	feff8fff 	.word	0xfeff8fff
 800c49c:	40010000 	.word	0x40010000
 800c4a0:	40010400 	.word	0x40010400
 800c4a4:	40014000 	.word	0x40014000
 800c4a8:	40014400 	.word	0x40014400
 800c4ac:	40014800 	.word	0x40014800

0800c4b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c4b0:	b480      	push	{r7}
 800c4b2:	b087      	sub	sp, #28
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6a1b      	ldr	r3, [r3, #32]
 800c4be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6a1b      	ldr	r3, [r3, #32]
 800c4ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	685b      	ldr	r3, [r3, #4]
 800c4d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	69db      	ldr	r3, [r3, #28]
 800c4d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c4d8:	68fa      	ldr	r2, [r7, #12]
 800c4da:	4b33      	ldr	r3, [pc, #204]	; (800c5a8 <TIM_OC3_SetConfig+0xf8>)
 800c4dc:	4013      	ands	r3, r2
 800c4de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	f023 0303 	bic.w	r3, r3, #3
 800c4e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	68fa      	ldr	r2, [r7, #12]
 800c4ee:	4313      	orrs	r3, r2
 800c4f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c4f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	689b      	ldr	r3, [r3, #8]
 800c4fe:	021b      	lsls	r3, r3, #8
 800c500:	697a      	ldr	r2, [r7, #20]
 800c502:	4313      	orrs	r3, r2
 800c504:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	4a28      	ldr	r2, [pc, #160]	; (800c5ac <TIM_OC3_SetConfig+0xfc>)
 800c50a:	4293      	cmp	r3, r2
 800c50c:	d003      	beq.n	800c516 <TIM_OC3_SetConfig+0x66>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	4a27      	ldr	r2, [pc, #156]	; (800c5b0 <TIM_OC3_SetConfig+0x100>)
 800c512:	4293      	cmp	r3, r2
 800c514:	d10d      	bne.n	800c532 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c516:	697b      	ldr	r3, [r7, #20]
 800c518:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c51c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	68db      	ldr	r3, [r3, #12]
 800c522:	021b      	lsls	r3, r3, #8
 800c524:	697a      	ldr	r2, [r7, #20]
 800c526:	4313      	orrs	r3, r2
 800c528:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c530:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	4a1d      	ldr	r2, [pc, #116]	; (800c5ac <TIM_OC3_SetConfig+0xfc>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d00f      	beq.n	800c55a <TIM_OC3_SetConfig+0xaa>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	4a1c      	ldr	r2, [pc, #112]	; (800c5b0 <TIM_OC3_SetConfig+0x100>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d00b      	beq.n	800c55a <TIM_OC3_SetConfig+0xaa>
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	4a1b      	ldr	r2, [pc, #108]	; (800c5b4 <TIM_OC3_SetConfig+0x104>)
 800c546:	4293      	cmp	r3, r2
 800c548:	d007      	beq.n	800c55a <TIM_OC3_SetConfig+0xaa>
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	4a1a      	ldr	r2, [pc, #104]	; (800c5b8 <TIM_OC3_SetConfig+0x108>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d003      	beq.n	800c55a <TIM_OC3_SetConfig+0xaa>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	4a19      	ldr	r2, [pc, #100]	; (800c5bc <TIM_OC3_SetConfig+0x10c>)
 800c556:	4293      	cmp	r3, r2
 800c558:	d113      	bne.n	800c582 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c55a:	693b      	ldr	r3, [r7, #16]
 800c55c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c560:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c562:	693b      	ldr	r3, [r7, #16]
 800c564:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c568:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	695b      	ldr	r3, [r3, #20]
 800c56e:	011b      	lsls	r3, r3, #4
 800c570:	693a      	ldr	r2, [r7, #16]
 800c572:	4313      	orrs	r3, r2
 800c574:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	699b      	ldr	r3, [r3, #24]
 800c57a:	011b      	lsls	r3, r3, #4
 800c57c:	693a      	ldr	r2, [r7, #16]
 800c57e:	4313      	orrs	r3, r2
 800c580:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	693a      	ldr	r2, [r7, #16]
 800c586:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	68fa      	ldr	r2, [r7, #12]
 800c58c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	685a      	ldr	r2, [r3, #4]
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	697a      	ldr	r2, [r7, #20]
 800c59a:	621a      	str	r2, [r3, #32]
}
 800c59c:	bf00      	nop
 800c59e:	371c      	adds	r7, #28
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a6:	4770      	bx	lr
 800c5a8:	fffeff8f 	.word	0xfffeff8f
 800c5ac:	40010000 	.word	0x40010000
 800c5b0:	40010400 	.word	0x40010400
 800c5b4:	40014000 	.word	0x40014000
 800c5b8:	40014400 	.word	0x40014400
 800c5bc:	40014800 	.word	0x40014800

0800c5c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b087      	sub	sp, #28
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
 800c5c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	6a1b      	ldr	r3, [r3, #32]
 800c5ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	6a1b      	ldr	r3, [r3, #32]
 800c5da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	685b      	ldr	r3, [r3, #4]
 800c5e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	69db      	ldr	r3, [r3, #28]
 800c5e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c5e8:	68fa      	ldr	r2, [r7, #12]
 800c5ea:	4b24      	ldr	r3, [pc, #144]	; (800c67c <TIM_OC4_SetConfig+0xbc>)
 800c5ec:	4013      	ands	r3, r2
 800c5ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c5f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	021b      	lsls	r3, r3, #8
 800c5fe:	68fa      	ldr	r2, [r7, #12]
 800c600:	4313      	orrs	r3, r2
 800c602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c604:	693b      	ldr	r3, [r7, #16]
 800c606:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c60a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c60c:	683b      	ldr	r3, [r7, #0]
 800c60e:	689b      	ldr	r3, [r3, #8]
 800c610:	031b      	lsls	r3, r3, #12
 800c612:	693a      	ldr	r2, [r7, #16]
 800c614:	4313      	orrs	r3, r2
 800c616:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	4a19      	ldr	r2, [pc, #100]	; (800c680 <TIM_OC4_SetConfig+0xc0>)
 800c61c:	4293      	cmp	r3, r2
 800c61e:	d00f      	beq.n	800c640 <TIM_OC4_SetConfig+0x80>
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	4a18      	ldr	r2, [pc, #96]	; (800c684 <TIM_OC4_SetConfig+0xc4>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d00b      	beq.n	800c640 <TIM_OC4_SetConfig+0x80>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	4a17      	ldr	r2, [pc, #92]	; (800c688 <TIM_OC4_SetConfig+0xc8>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d007      	beq.n	800c640 <TIM_OC4_SetConfig+0x80>
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	4a16      	ldr	r2, [pc, #88]	; (800c68c <TIM_OC4_SetConfig+0xcc>)
 800c634:	4293      	cmp	r3, r2
 800c636:	d003      	beq.n	800c640 <TIM_OC4_SetConfig+0x80>
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	4a15      	ldr	r2, [pc, #84]	; (800c690 <TIM_OC4_SetConfig+0xd0>)
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d109      	bne.n	800c654 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c640:	697b      	ldr	r3, [r7, #20]
 800c642:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c646:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	695b      	ldr	r3, [r3, #20]
 800c64c:	019b      	lsls	r3, r3, #6
 800c64e:	697a      	ldr	r2, [r7, #20]
 800c650:	4313      	orrs	r3, r2
 800c652:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	697a      	ldr	r2, [r7, #20]
 800c658:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	68fa      	ldr	r2, [r7, #12]
 800c65e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	685a      	ldr	r2, [r3, #4]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	693a      	ldr	r2, [r7, #16]
 800c66c:	621a      	str	r2, [r3, #32]
}
 800c66e:	bf00      	nop
 800c670:	371c      	adds	r7, #28
 800c672:	46bd      	mov	sp, r7
 800c674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c678:	4770      	bx	lr
 800c67a:	bf00      	nop
 800c67c:	feff8fff 	.word	0xfeff8fff
 800c680:	40010000 	.word	0x40010000
 800c684:	40010400 	.word	0x40010400
 800c688:	40014000 	.word	0x40014000
 800c68c:	40014400 	.word	0x40014400
 800c690:	40014800 	.word	0x40014800

0800c694 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c694:	b480      	push	{r7}
 800c696:	b087      	sub	sp, #28
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
 800c69c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6a1b      	ldr	r3, [r3, #32]
 800c6a2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6a1b      	ldr	r3, [r3, #32]
 800c6ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	685b      	ldr	r3, [r3, #4]
 800c6b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c6bc:	68fa      	ldr	r2, [r7, #12]
 800c6be:	4b21      	ldr	r3, [pc, #132]	; (800c744 <TIM_OC5_SetConfig+0xb0>)
 800c6c0:	4013      	ands	r3, r2
 800c6c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c6c4:	683b      	ldr	r3, [r7, #0]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	68fa      	ldr	r2, [r7, #12]
 800c6ca:	4313      	orrs	r3, r2
 800c6cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c6ce:	693b      	ldr	r3, [r7, #16]
 800c6d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800c6d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c6d6:	683b      	ldr	r3, [r7, #0]
 800c6d8:	689b      	ldr	r3, [r3, #8]
 800c6da:	041b      	lsls	r3, r3, #16
 800c6dc:	693a      	ldr	r2, [r7, #16]
 800c6de:	4313      	orrs	r3, r2
 800c6e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	4a18      	ldr	r2, [pc, #96]	; (800c748 <TIM_OC5_SetConfig+0xb4>)
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	d00f      	beq.n	800c70a <TIM_OC5_SetConfig+0x76>
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	4a17      	ldr	r2, [pc, #92]	; (800c74c <TIM_OC5_SetConfig+0xb8>)
 800c6ee:	4293      	cmp	r3, r2
 800c6f0:	d00b      	beq.n	800c70a <TIM_OC5_SetConfig+0x76>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	4a16      	ldr	r2, [pc, #88]	; (800c750 <TIM_OC5_SetConfig+0xbc>)
 800c6f6:	4293      	cmp	r3, r2
 800c6f8:	d007      	beq.n	800c70a <TIM_OC5_SetConfig+0x76>
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	4a15      	ldr	r2, [pc, #84]	; (800c754 <TIM_OC5_SetConfig+0xc0>)
 800c6fe:	4293      	cmp	r3, r2
 800c700:	d003      	beq.n	800c70a <TIM_OC5_SetConfig+0x76>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	4a14      	ldr	r2, [pc, #80]	; (800c758 <TIM_OC5_SetConfig+0xc4>)
 800c706:	4293      	cmp	r3, r2
 800c708:	d109      	bne.n	800c71e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c710:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	695b      	ldr	r3, [r3, #20]
 800c716:	021b      	lsls	r3, r3, #8
 800c718:	697a      	ldr	r2, [r7, #20]
 800c71a:	4313      	orrs	r3, r2
 800c71c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	697a      	ldr	r2, [r7, #20]
 800c722:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	68fa      	ldr	r2, [r7, #12]
 800c728:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	685a      	ldr	r2, [r3, #4]
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	693a      	ldr	r2, [r7, #16]
 800c736:	621a      	str	r2, [r3, #32]
}
 800c738:	bf00      	nop
 800c73a:	371c      	adds	r7, #28
 800c73c:	46bd      	mov	sp, r7
 800c73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c742:	4770      	bx	lr
 800c744:	fffeff8f 	.word	0xfffeff8f
 800c748:	40010000 	.word	0x40010000
 800c74c:	40010400 	.word	0x40010400
 800c750:	40014000 	.word	0x40014000
 800c754:	40014400 	.word	0x40014400
 800c758:	40014800 	.word	0x40014800

0800c75c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b087      	sub	sp, #28
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6a1b      	ldr	r3, [r3, #32]
 800c76a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	6a1b      	ldr	r3, [r3, #32]
 800c776:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	685b      	ldr	r3, [r3, #4]
 800c77c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c784:	68fa      	ldr	r2, [r7, #12]
 800c786:	4b22      	ldr	r3, [pc, #136]	; (800c810 <TIM_OC6_SetConfig+0xb4>)
 800c788:	4013      	ands	r3, r2
 800c78a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	021b      	lsls	r3, r3, #8
 800c792:	68fa      	ldr	r2, [r7, #12]
 800c794:	4313      	orrs	r3, r2
 800c796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c798:	693b      	ldr	r3, [r7, #16]
 800c79a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c79e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c7a0:	683b      	ldr	r3, [r7, #0]
 800c7a2:	689b      	ldr	r3, [r3, #8]
 800c7a4:	051b      	lsls	r3, r3, #20
 800c7a6:	693a      	ldr	r2, [r7, #16]
 800c7a8:	4313      	orrs	r3, r2
 800c7aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	4a19      	ldr	r2, [pc, #100]	; (800c814 <TIM_OC6_SetConfig+0xb8>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d00f      	beq.n	800c7d4 <TIM_OC6_SetConfig+0x78>
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	4a18      	ldr	r2, [pc, #96]	; (800c818 <TIM_OC6_SetConfig+0xbc>)
 800c7b8:	4293      	cmp	r3, r2
 800c7ba:	d00b      	beq.n	800c7d4 <TIM_OC6_SetConfig+0x78>
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	4a17      	ldr	r2, [pc, #92]	; (800c81c <TIM_OC6_SetConfig+0xc0>)
 800c7c0:	4293      	cmp	r3, r2
 800c7c2:	d007      	beq.n	800c7d4 <TIM_OC6_SetConfig+0x78>
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	4a16      	ldr	r2, [pc, #88]	; (800c820 <TIM_OC6_SetConfig+0xc4>)
 800c7c8:	4293      	cmp	r3, r2
 800c7ca:	d003      	beq.n	800c7d4 <TIM_OC6_SetConfig+0x78>
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	4a15      	ldr	r2, [pc, #84]	; (800c824 <TIM_OC6_SetConfig+0xc8>)
 800c7d0:	4293      	cmp	r3, r2
 800c7d2:	d109      	bne.n	800c7e8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c7d4:	697b      	ldr	r3, [r7, #20]
 800c7d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c7da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	695b      	ldr	r3, [r3, #20]
 800c7e0:	029b      	lsls	r3, r3, #10
 800c7e2:	697a      	ldr	r2, [r7, #20]
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	697a      	ldr	r2, [r7, #20]
 800c7ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	68fa      	ldr	r2, [r7, #12]
 800c7f2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	685a      	ldr	r2, [r3, #4]
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	693a      	ldr	r2, [r7, #16]
 800c800:	621a      	str	r2, [r3, #32]
}
 800c802:	bf00      	nop
 800c804:	371c      	adds	r7, #28
 800c806:	46bd      	mov	sp, r7
 800c808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80c:	4770      	bx	lr
 800c80e:	bf00      	nop
 800c810:	feff8fff 	.word	0xfeff8fff
 800c814:	40010000 	.word	0x40010000
 800c818:	40010400 	.word	0x40010400
 800c81c:	40014000 	.word	0x40014000
 800c820:	40014400 	.word	0x40014400
 800c824:	40014800 	.word	0x40014800

0800c828 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c828:	b480      	push	{r7}
 800c82a:	b087      	sub	sp, #28
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	60f8      	str	r0, [r7, #12]
 800c830:	60b9      	str	r1, [r7, #8]
 800c832:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	6a1b      	ldr	r3, [r3, #32]
 800c838:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	6a1b      	ldr	r3, [r3, #32]
 800c83e:	f023 0201 	bic.w	r2, r3, #1
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	699b      	ldr	r3, [r3, #24]
 800c84a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c84c:	693b      	ldr	r3, [r7, #16]
 800c84e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c852:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	011b      	lsls	r3, r3, #4
 800c858:	693a      	ldr	r2, [r7, #16]
 800c85a:	4313      	orrs	r3, r2
 800c85c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c85e:	697b      	ldr	r3, [r7, #20]
 800c860:	f023 030a 	bic.w	r3, r3, #10
 800c864:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c866:	697a      	ldr	r2, [r7, #20]
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	4313      	orrs	r3, r2
 800c86c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	693a      	ldr	r2, [r7, #16]
 800c872:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	697a      	ldr	r2, [r7, #20]
 800c878:	621a      	str	r2, [r3, #32]
}
 800c87a:	bf00      	nop
 800c87c:	371c      	adds	r7, #28
 800c87e:	46bd      	mov	sp, r7
 800c880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c884:	4770      	bx	lr

0800c886 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c886:	b480      	push	{r7}
 800c888:	b087      	sub	sp, #28
 800c88a:	af00      	add	r7, sp, #0
 800c88c:	60f8      	str	r0, [r7, #12]
 800c88e:	60b9      	str	r1, [r7, #8]
 800c890:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	6a1b      	ldr	r3, [r3, #32]
 800c896:	f023 0210 	bic.w	r2, r3, #16
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	699b      	ldr	r3, [r3, #24]
 800c8a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	6a1b      	ldr	r3, [r3, #32]
 800c8a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c8aa:	697b      	ldr	r3, [r7, #20]
 800c8ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c8b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	031b      	lsls	r3, r3, #12
 800c8b6:	697a      	ldr	r2, [r7, #20]
 800c8b8:	4313      	orrs	r3, r2
 800c8ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c8c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	011b      	lsls	r3, r3, #4
 800c8c8:	693a      	ldr	r2, [r7, #16]
 800c8ca:	4313      	orrs	r3, r2
 800c8cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	697a      	ldr	r2, [r7, #20]
 800c8d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	693a      	ldr	r2, [r7, #16]
 800c8d8:	621a      	str	r2, [r3, #32]
}
 800c8da:	bf00      	nop
 800c8dc:	371c      	adds	r7, #28
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e4:	4770      	bx	lr
	...

0800c8e8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b085      	sub	sp, #20
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
 800c8f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	689b      	ldr	r3, [r3, #8]
 800c8f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c8f8:	68fa      	ldr	r2, [r7, #12]
 800c8fa:	4b09      	ldr	r3, [pc, #36]	; (800c920 <TIM_ITRx_SetConfig+0x38>)
 800c8fc:	4013      	ands	r3, r2
 800c8fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c900:	683a      	ldr	r2, [r7, #0]
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	4313      	orrs	r3, r2
 800c906:	f043 0307 	orr.w	r3, r3, #7
 800c90a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	68fa      	ldr	r2, [r7, #12]
 800c910:	609a      	str	r2, [r3, #8]
}
 800c912:	bf00      	nop
 800c914:	3714      	adds	r7, #20
 800c916:	46bd      	mov	sp, r7
 800c918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91c:	4770      	bx	lr
 800c91e:	bf00      	nop
 800c920:	ffcfff8f 	.word	0xffcfff8f

0800c924 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c924:	b480      	push	{r7}
 800c926:	b087      	sub	sp, #28
 800c928:	af00      	add	r7, sp, #0
 800c92a:	60f8      	str	r0, [r7, #12]
 800c92c:	60b9      	str	r1, [r7, #8]
 800c92e:	607a      	str	r2, [r7, #4]
 800c930:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	689b      	ldr	r3, [r3, #8]
 800c936:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c938:	697b      	ldr	r3, [r7, #20]
 800c93a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c93e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	021a      	lsls	r2, r3, #8
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	431a      	orrs	r2, r3
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	4313      	orrs	r3, r2
 800c94c:	697a      	ldr	r2, [r7, #20]
 800c94e:	4313      	orrs	r3, r2
 800c950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	697a      	ldr	r2, [r7, #20]
 800c956:	609a      	str	r2, [r3, #8]
}
 800c958:	bf00      	nop
 800c95a:	371c      	adds	r7, #28
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr

0800c964 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c964:	b480      	push	{r7}
 800c966:	b087      	sub	sp, #28
 800c968:	af00      	add	r7, sp, #0
 800c96a:	60f8      	str	r0, [r7, #12]
 800c96c:	60b9      	str	r1, [r7, #8]
 800c96e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	f003 031f 	and.w	r3, r3, #31
 800c976:	2201      	movs	r2, #1
 800c978:	fa02 f303 	lsl.w	r3, r2, r3
 800c97c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	6a1a      	ldr	r2, [r3, #32]
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	43db      	mvns	r3, r3
 800c986:	401a      	ands	r2, r3
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	6a1a      	ldr	r2, [r3, #32]
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	f003 031f 	and.w	r3, r3, #31
 800c996:	6879      	ldr	r1, [r7, #4]
 800c998:	fa01 f303 	lsl.w	r3, r1, r3
 800c99c:	431a      	orrs	r2, r3
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	621a      	str	r2, [r3, #32]
}
 800c9a2:	bf00      	nop
 800c9a4:	371c      	adds	r7, #28
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ac:	4770      	bx	lr
	...

0800c9b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c9b0:	b480      	push	{r7}
 800c9b2:	b085      	sub	sp, #20
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
 800c9b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c9c0:	2b01      	cmp	r3, #1
 800c9c2:	d101      	bne.n	800c9c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c9c4:	2302      	movs	r3, #2
 800c9c6:	e06d      	b.n	800caa4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2202      	movs	r2, #2
 800c9d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	689b      	ldr	r3, [r3, #8]
 800c9e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	4a30      	ldr	r2, [pc, #192]	; (800cab0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c9ee:	4293      	cmp	r3, r2
 800c9f0:	d004      	beq.n	800c9fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	4a2f      	ldr	r2, [pc, #188]	; (800cab4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c9f8:	4293      	cmp	r3, r2
 800c9fa:	d108      	bne.n	800ca0e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ca02:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	685b      	ldr	r3, [r3, #4]
 800ca08:	68fa      	ldr	r2, [r7, #12]
 800ca0a:	4313      	orrs	r3, r2
 800ca0c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca14:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	68fa      	ldr	r2, [r7, #12]
 800ca1c:	4313      	orrs	r3, r2
 800ca1e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	68fa      	ldr	r2, [r7, #12]
 800ca26:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	4a20      	ldr	r2, [pc, #128]	; (800cab0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ca2e:	4293      	cmp	r3, r2
 800ca30:	d022      	beq.n	800ca78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca3a:	d01d      	beq.n	800ca78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	4a1d      	ldr	r2, [pc, #116]	; (800cab8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ca42:	4293      	cmp	r3, r2
 800ca44:	d018      	beq.n	800ca78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	4a1c      	ldr	r2, [pc, #112]	; (800cabc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	d013      	beq.n	800ca78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	4a1a      	ldr	r2, [pc, #104]	; (800cac0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d00e      	beq.n	800ca78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	4a15      	ldr	r2, [pc, #84]	; (800cab4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ca60:	4293      	cmp	r3, r2
 800ca62:	d009      	beq.n	800ca78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	4a16      	ldr	r2, [pc, #88]	; (800cac4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ca6a:	4293      	cmp	r3, r2
 800ca6c:	d004      	beq.n	800ca78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	4a15      	ldr	r2, [pc, #84]	; (800cac8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ca74:	4293      	cmp	r3, r2
 800ca76:	d10c      	bne.n	800ca92 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	689b      	ldr	r3, [r3, #8]
 800ca84:	68ba      	ldr	r2, [r7, #8]
 800ca86:	4313      	orrs	r3, r2
 800ca88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	68ba      	ldr	r2, [r7, #8]
 800ca90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	2201      	movs	r2, #1
 800ca96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800caa2:	2300      	movs	r3, #0
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	3714      	adds	r7, #20
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr
 800cab0:	40010000 	.word	0x40010000
 800cab4:	40010400 	.word	0x40010400
 800cab8:	40000400 	.word	0x40000400
 800cabc:	40000800 	.word	0x40000800
 800cac0:	40000c00 	.word	0x40000c00
 800cac4:	40001800 	.word	0x40001800
 800cac8:	40014000 	.word	0x40014000

0800cacc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cacc:	b480      	push	{r7}
 800cace:	b083      	sub	sp, #12
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cad4:	bf00      	nop
 800cad6:	370c      	adds	r7, #12
 800cad8:	46bd      	mov	sp, r7
 800cada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cade:	4770      	bx	lr

0800cae0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cae0:	b480      	push	{r7}
 800cae2:	b083      	sub	sp, #12
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cae8:	bf00      	nop
 800caea:	370c      	adds	r7, #12
 800caec:	46bd      	mov	sp, r7
 800caee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf2:	4770      	bx	lr

0800caf4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800caf4:	b480      	push	{r7}
 800caf6:	b083      	sub	sp, #12
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cafc:	bf00      	nop
 800cafe:	370c      	adds	r7, #12
 800cb00:	46bd      	mov	sp, r7
 800cb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb06:	4770      	bx	lr

0800cb08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b082      	sub	sp, #8
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d101      	bne.n	800cb1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cb16:	2301      	movs	r3, #1
 800cb18:	e042      	b.n	800cba0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d106      	bne.n	800cb32 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2200      	movs	r2, #0
 800cb28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f7f5 facb 	bl	80020c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2224      	movs	r2, #36	; 0x24
 800cb36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	681a      	ldr	r2, [r3, #0]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	f022 0201 	bic.w	r2, r2, #1
 800cb48:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cb4a:	6878      	ldr	r0, [r7, #4]
 800cb4c:	f000 fcd6 	bl	800d4fc <UART_SetConfig>
 800cb50:	4603      	mov	r3, r0
 800cb52:	2b01      	cmp	r3, #1
 800cb54:	d101      	bne.n	800cb5a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800cb56:	2301      	movs	r3, #1
 800cb58:	e022      	b.n	800cba0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d002      	beq.n	800cb68 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f001 fb36 	bl	800e1d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	685a      	ldr	r2, [r3, #4]
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cb76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	689a      	ldr	r2, [r3, #8]
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cb86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	681a      	ldr	r2, [r3, #0]
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	f042 0201 	orr.w	r2, r2, #1
 800cb96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f001 fbbd 	bl	800e318 <UART_CheckIdleState>
 800cb9e:	4603      	mov	r3, r0
}
 800cba0:	4618      	mov	r0, r3
 800cba2:	3708      	adds	r7, #8
 800cba4:	46bd      	mov	sp, r7
 800cba6:	bd80      	pop	{r7, pc}

0800cba8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b08a      	sub	sp, #40	; 0x28
 800cbac:	af02      	add	r7, sp, #8
 800cbae:	60f8      	str	r0, [r7, #12]
 800cbb0:	60b9      	str	r1, [r7, #8]
 800cbb2:	603b      	str	r3, [r7, #0]
 800cbb4:	4613      	mov	r3, r2
 800cbb6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cbbe:	2b20      	cmp	r3, #32
 800cbc0:	f040 8083 	bne.w	800ccca <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d002      	beq.n	800cbd0 <HAL_UART_Transmit+0x28>
 800cbca:	88fb      	ldrh	r3, [r7, #6]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d101      	bne.n	800cbd4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800cbd0:	2301      	movs	r3, #1
 800cbd2:	e07b      	b.n	800cccc <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cbda:	2b01      	cmp	r3, #1
 800cbdc:	d101      	bne.n	800cbe2 <HAL_UART_Transmit+0x3a>
 800cbde:	2302      	movs	r3, #2
 800cbe0:	e074      	b.n	800cccc <HAL_UART_Transmit+0x124>
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	2201      	movs	r2, #1
 800cbe6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	2200      	movs	r2, #0
 800cbee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	2221      	movs	r2, #33	; 0x21
 800cbf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cbfa:	f7f5 fc83 	bl	8002504 <HAL_GetTick>
 800cbfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	88fa      	ldrh	r2, [r7, #6]
 800cc04:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	88fa      	ldrh	r2, [r7, #6]
 800cc0c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	689b      	ldr	r3, [r3, #8]
 800cc14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc18:	d108      	bne.n	800cc2c <HAL_UART_Transmit+0x84>
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	691b      	ldr	r3, [r3, #16]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d104      	bne.n	800cc2c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800cc22:	2300      	movs	r3, #0
 800cc24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cc26:	68bb      	ldr	r3, [r7, #8]
 800cc28:	61bb      	str	r3, [r7, #24]
 800cc2a:	e003      	b.n	800cc34 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cc30:	2300      	movs	r3, #0
 800cc32:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	2200      	movs	r2, #0
 800cc38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800cc3c:	e02c      	b.n	800cc98 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	9300      	str	r3, [sp, #0]
 800cc42:	697b      	ldr	r3, [r7, #20]
 800cc44:	2200      	movs	r2, #0
 800cc46:	2180      	movs	r1, #128	; 0x80
 800cc48:	68f8      	ldr	r0, [r7, #12]
 800cc4a:	f001 fbb0 	bl	800e3ae <UART_WaitOnFlagUntilTimeout>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d001      	beq.n	800cc58 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800cc54:	2303      	movs	r3, #3
 800cc56:	e039      	b.n	800cccc <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800cc58:	69fb      	ldr	r3, [r7, #28]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d10b      	bne.n	800cc76 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cc5e:	69bb      	ldr	r3, [r7, #24]
 800cc60:	881b      	ldrh	r3, [r3, #0]
 800cc62:	461a      	mov	r2, r3
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cc6c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800cc6e:	69bb      	ldr	r3, [r7, #24]
 800cc70:	3302      	adds	r3, #2
 800cc72:	61bb      	str	r3, [r7, #24]
 800cc74:	e007      	b.n	800cc86 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800cc76:	69fb      	ldr	r3, [r7, #28]
 800cc78:	781a      	ldrb	r2, [r3, #0]
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800cc80:	69fb      	ldr	r3, [r7, #28]
 800cc82:	3301      	adds	r3, #1
 800cc84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800cc8c:	b29b      	uxth	r3, r3
 800cc8e:	3b01      	subs	r3, #1
 800cc90:	b29a      	uxth	r2, r3
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800cc9e:	b29b      	uxth	r3, r3
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d1cc      	bne.n	800cc3e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	9300      	str	r3, [sp, #0]
 800cca8:	697b      	ldr	r3, [r7, #20]
 800ccaa:	2200      	movs	r2, #0
 800ccac:	2140      	movs	r1, #64	; 0x40
 800ccae:	68f8      	ldr	r0, [r7, #12]
 800ccb0:	f001 fb7d 	bl	800e3ae <UART_WaitOnFlagUntilTimeout>
 800ccb4:	4603      	mov	r3, r0
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d001      	beq.n	800ccbe <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800ccba:	2303      	movs	r3, #3
 800ccbc:	e006      	b.n	800cccc <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	2220      	movs	r2, #32
 800ccc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	e000      	b.n	800cccc <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800ccca:	2302      	movs	r3, #2
  }
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	3720      	adds	r7, #32
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	bd80      	pop	{r7, pc}

0800ccd4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b08a      	sub	sp, #40	; 0x28
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	60f8      	str	r0, [r7, #12]
 800ccdc:	60b9      	str	r1, [r7, #8]
 800ccde:	4613      	mov	r3, r2
 800cce0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cce8:	2b20      	cmp	r3, #32
 800ccea:	d142      	bne.n	800cd72 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d002      	beq.n	800ccf8 <HAL_UART_Receive_IT+0x24>
 800ccf2:	88fb      	ldrh	r3, [r7, #6]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d101      	bne.n	800ccfc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	e03b      	b.n	800cd74 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cd02:	2b01      	cmp	r3, #1
 800cd04:	d101      	bne.n	800cd0a <HAL_UART_Receive_IT+0x36>
 800cd06:	2302      	movs	r3, #2
 800cd08:	e034      	b.n	800cd74 <HAL_UART_Receive_IT+0xa0>
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	2201      	movs	r2, #1
 800cd0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	2200      	movs	r2, #0
 800cd16:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	4a17      	ldr	r2, [pc, #92]	; (800cd7c <HAL_UART_Receive_IT+0xa8>)
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d01f      	beq.n	800cd62 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	685b      	ldr	r3, [r3, #4]
 800cd28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d018      	beq.n	800cd62 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	e853 3f00 	ldrex	r3, [r3]
 800cd3c:	613b      	str	r3, [r7, #16]
   return(result);
 800cd3e:	693b      	ldr	r3, [r7, #16]
 800cd40:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cd44:	627b      	str	r3, [r7, #36]	; 0x24
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd4e:	623b      	str	r3, [r7, #32]
 800cd50:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd52:	69f9      	ldr	r1, [r7, #28]
 800cd54:	6a3a      	ldr	r2, [r7, #32]
 800cd56:	e841 2300 	strex	r3, r2, [r1]
 800cd5a:	61bb      	str	r3, [r7, #24]
   return(result);
 800cd5c:	69bb      	ldr	r3, [r7, #24]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d1e6      	bne.n	800cd30 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800cd62:	88fb      	ldrh	r3, [r7, #6]
 800cd64:	461a      	mov	r2, r3
 800cd66:	68b9      	ldr	r1, [r7, #8]
 800cd68:	68f8      	ldr	r0, [r7, #12]
 800cd6a:	f001 fbe9 	bl	800e540 <UART_Start_Receive_IT>
 800cd6e:	4603      	mov	r3, r0
 800cd70:	e000      	b.n	800cd74 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800cd72:	2302      	movs	r3, #2
  }
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	3728      	adds	r7, #40	; 0x28
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}
 800cd7c:	58000c00 	.word	0x58000c00

0800cd80 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b0ba      	sub	sp, #232	; 0xe8
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	69db      	ldr	r3, [r3, #28]
 800cd8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	689b      	ldr	r3, [r3, #8]
 800cda2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cda6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800cdaa:	f640 030f 	movw	r3, #2063	; 0x80f
 800cdae:	4013      	ands	r3, r2
 800cdb0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800cdb4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d11b      	bne.n	800cdf4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cdbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cdc0:	f003 0320 	and.w	r3, r3, #32
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d015      	beq.n	800cdf4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cdc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cdcc:	f003 0320 	and.w	r3, r3, #32
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d105      	bne.n	800cde0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cdd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cdd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d009      	beq.n	800cdf4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	f000 835a 	beq.w	800d49e <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	4798      	blx	r3
      }
      return;
 800cdf2:	e354      	b.n	800d49e <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800cdf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	f000 811f 	beq.w	800d03c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cdfe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800ce02:	4b8b      	ldr	r3, [pc, #556]	; (800d030 <HAL_UART_IRQHandler+0x2b0>)
 800ce04:	4013      	ands	r3, r2
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d106      	bne.n	800ce18 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ce0a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800ce0e:	4b89      	ldr	r3, [pc, #548]	; (800d034 <HAL_UART_IRQHandler+0x2b4>)
 800ce10:	4013      	ands	r3, r2
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	f000 8112 	beq.w	800d03c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ce18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ce1c:	f003 0301 	and.w	r3, r3, #1
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d011      	beq.n	800ce48 <HAL_UART_IRQHandler+0xc8>
 800ce24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ce28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d00b      	beq.n	800ce48 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	2201      	movs	r2, #1
 800ce36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce3e:	f043 0201 	orr.w	r2, r3, #1
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ce48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ce4c:	f003 0302 	and.w	r3, r3, #2
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d011      	beq.n	800ce78 <HAL_UART_IRQHandler+0xf8>
 800ce54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ce58:	f003 0301 	and.w	r3, r3, #1
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d00b      	beq.n	800ce78 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	2202      	movs	r2, #2
 800ce66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce6e:	f043 0204 	orr.w	r2, r3, #4
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ce78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ce7c:	f003 0304 	and.w	r3, r3, #4
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d011      	beq.n	800cea8 <HAL_UART_IRQHandler+0x128>
 800ce84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ce88:	f003 0301 	and.w	r3, r3, #1
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d00b      	beq.n	800cea8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	2204      	movs	r2, #4
 800ce96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce9e:	f043 0202 	orr.w	r2, r3, #2
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ceac:	f003 0308 	and.w	r3, r3, #8
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d017      	beq.n	800cee4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ceb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ceb8:	f003 0320 	and.w	r3, r3, #32
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d105      	bne.n	800cecc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800cec0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800cec4:	4b5a      	ldr	r3, [pc, #360]	; (800d030 <HAL_UART_IRQHandler+0x2b0>)
 800cec6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d00b      	beq.n	800cee4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	2208      	movs	r2, #8
 800ced2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ceda:	f043 0208 	orr.w	r2, r3, #8
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cee8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d012      	beq.n	800cf16 <HAL_UART_IRQHandler+0x196>
 800cef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cef4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d00c      	beq.n	800cf16 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cf04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf0c:	f043 0220 	orr.w	r2, r3, #32
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	f000 82c0 	beq.w	800d4a2 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cf22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cf26:	f003 0320 	and.w	r3, r3, #32
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d013      	beq.n	800cf56 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cf2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cf32:	f003 0320 	and.w	r3, r3, #32
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d105      	bne.n	800cf46 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cf3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cf3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d007      	beq.n	800cf56 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d003      	beq.n	800cf56 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf52:	6878      	ldr	r0, [r7, #4]
 800cf54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf5c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	689b      	ldr	r3, [r3, #8]
 800cf66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf6a:	2b40      	cmp	r3, #64	; 0x40
 800cf6c:	d005      	beq.n	800cf7a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cf6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cf72:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d04f      	beq.n	800d01a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cf7a:	6878      	ldr	r0, [r7, #4]
 800cf7c:	f001 fc0a 	bl	800e794 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	689b      	ldr	r3, [r3, #8]
 800cf86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf8a:	2b40      	cmp	r3, #64	; 0x40
 800cf8c:	d141      	bne.n	800d012 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	3308      	adds	r3, #8
 800cf94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf98:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800cf9c:	e853 3f00 	ldrex	r3, [r3]
 800cfa0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800cfa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cfa8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cfac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	3308      	adds	r3, #8
 800cfb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800cfba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800cfbe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800cfc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800cfca:	e841 2300 	strex	r3, r2, [r1]
 800cfce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800cfd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d1d9      	bne.n	800cf8e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d013      	beq.n	800d00a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cfe6:	4a14      	ldr	r2, [pc, #80]	; (800d038 <HAL_UART_IRQHandler+0x2b8>)
 800cfe8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cfee:	4618      	mov	r0, r3
 800cff0:	f7f8 faac 	bl	800554c <HAL_DMA_Abort_IT>
 800cff4:	4603      	mov	r3, r0
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d017      	beq.n	800d02a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cffe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d000:	687a      	ldr	r2, [r7, #4]
 800d002:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800d004:	4610      	mov	r0, r2
 800d006:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d008:	e00f      	b.n	800d02a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	f000 fa60 	bl	800d4d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d010:	e00b      	b.n	800d02a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d012:	6878      	ldr	r0, [r7, #4]
 800d014:	f000 fa5c 	bl	800d4d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d018:	e007      	b.n	800d02a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f000 fa58 	bl	800d4d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	2200      	movs	r2, #0
 800d024:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800d028:	e23b      	b.n	800d4a2 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d02a:	bf00      	nop
    return;
 800d02c:	e239      	b.n	800d4a2 <HAL_UART_IRQHandler+0x722>
 800d02e:	bf00      	nop
 800d030:	10000001 	.word	0x10000001
 800d034:	04000120 	.word	0x04000120
 800d038:	0800e861 	.word	0x0800e861

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d040:	2b01      	cmp	r3, #1
 800d042:	f040 81ce 	bne.w	800d3e2 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d04a:	f003 0310 	and.w	r3, r3, #16
 800d04e:	2b00      	cmp	r3, #0
 800d050:	f000 81c7 	beq.w	800d3e2 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d058:	f003 0310 	and.w	r3, r3, #16
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	f000 81c0 	beq.w	800d3e2 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	2210      	movs	r2, #16
 800d068:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	689b      	ldr	r3, [r3, #8]
 800d070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d074:	2b40      	cmp	r3, #64	; 0x40
 800d076:	f040 813b 	bne.w	800d2f0 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4a8b      	ldr	r2, [pc, #556]	; (800d2b0 <HAL_UART_IRQHandler+0x530>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d059      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	4a89      	ldr	r2, [pc, #548]	; (800d2b4 <HAL_UART_IRQHandler+0x534>)
 800d08e:	4293      	cmp	r3, r2
 800d090:	d053      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	4a87      	ldr	r2, [pc, #540]	; (800d2b8 <HAL_UART_IRQHandler+0x538>)
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d04d      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	4a85      	ldr	r2, [pc, #532]	; (800d2bc <HAL_UART_IRQHandler+0x53c>)
 800d0a6:	4293      	cmp	r3, r2
 800d0a8:	d047      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	4a83      	ldr	r2, [pc, #524]	; (800d2c0 <HAL_UART_IRQHandler+0x540>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d041      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	4a81      	ldr	r2, [pc, #516]	; (800d2c4 <HAL_UART_IRQHandler+0x544>)
 800d0be:	4293      	cmp	r3, r2
 800d0c0:	d03b      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	4a7f      	ldr	r2, [pc, #508]	; (800d2c8 <HAL_UART_IRQHandler+0x548>)
 800d0ca:	4293      	cmp	r3, r2
 800d0cc:	d035      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	4a7d      	ldr	r2, [pc, #500]	; (800d2cc <HAL_UART_IRQHandler+0x54c>)
 800d0d6:	4293      	cmp	r3, r2
 800d0d8:	d02f      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	4a7b      	ldr	r2, [pc, #492]	; (800d2d0 <HAL_UART_IRQHandler+0x550>)
 800d0e2:	4293      	cmp	r3, r2
 800d0e4:	d029      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	4a79      	ldr	r2, [pc, #484]	; (800d2d4 <HAL_UART_IRQHandler+0x554>)
 800d0ee:	4293      	cmp	r3, r2
 800d0f0:	d023      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	4a77      	ldr	r2, [pc, #476]	; (800d2d8 <HAL_UART_IRQHandler+0x558>)
 800d0fa:	4293      	cmp	r3, r2
 800d0fc:	d01d      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	4a75      	ldr	r2, [pc, #468]	; (800d2dc <HAL_UART_IRQHandler+0x55c>)
 800d106:	4293      	cmp	r3, r2
 800d108:	d017      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	4a73      	ldr	r2, [pc, #460]	; (800d2e0 <HAL_UART_IRQHandler+0x560>)
 800d112:	4293      	cmp	r3, r2
 800d114:	d011      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	4a71      	ldr	r2, [pc, #452]	; (800d2e4 <HAL_UART_IRQHandler+0x564>)
 800d11e:	4293      	cmp	r3, r2
 800d120:	d00b      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	4a6f      	ldr	r2, [pc, #444]	; (800d2e8 <HAL_UART_IRQHandler+0x568>)
 800d12a:	4293      	cmp	r3, r2
 800d12c:	d005      	beq.n	800d13a <HAL_UART_IRQHandler+0x3ba>
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	4a6d      	ldr	r2, [pc, #436]	; (800d2ec <HAL_UART_IRQHandler+0x56c>)
 800d136:	4293      	cmp	r3, r2
 800d138:	d105      	bne.n	800d146 <HAL_UART_IRQHandler+0x3c6>
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	685b      	ldr	r3, [r3, #4]
 800d142:	b29b      	uxth	r3, r3
 800d144:	e004      	b.n	800d150 <HAL_UART_IRQHandler+0x3d0>
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	685b      	ldr	r3, [r3, #4]
 800d14e:	b29b      	uxth	r3, r3
 800d150:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d154:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800d158:	2b00      	cmp	r3, #0
 800d15a:	f000 81a4 	beq.w	800d4a6 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d164:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d168:	429a      	cmp	r2, r3
 800d16a:	f080 819c 	bcs.w	800d4a6 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d174:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d17c:	69db      	ldr	r3, [r3, #28]
 800d17e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d182:	f000 8086 	beq.w	800d292 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d18e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d192:	e853 3f00 	ldrex	r3, [r3]
 800d196:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800d19a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d19e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d1a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d1b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800d1b4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1b8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800d1bc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800d1c0:	e841 2300 	strex	r3, r2, [r1]
 800d1c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800d1c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d1da      	bne.n	800d186 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	3308      	adds	r3, #8
 800d1d6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d1da:	e853 3f00 	ldrex	r3, [r3]
 800d1de:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800d1e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d1e2:	f023 0301 	bic.w	r3, r3, #1
 800d1e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	3308      	adds	r3, #8
 800d1f0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800d1f4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800d1f8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1fa:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800d1fc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d200:	e841 2300 	strex	r3, r2, [r1]
 800d204:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800d206:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d1e1      	bne.n	800d1d0 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	3308      	adds	r3, #8
 800d212:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d214:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d216:	e853 3f00 	ldrex	r3, [r3]
 800d21a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800d21c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d21e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d222:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	3308      	adds	r3, #8
 800d22c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800d230:	66fa      	str	r2, [r7, #108]	; 0x6c
 800d232:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d234:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d236:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d238:	e841 2300 	strex	r3, r2, [r1]
 800d23c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800d23e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d240:	2b00      	cmp	r3, #0
 800d242:	d1e3      	bne.n	800d20c <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	2220      	movs	r2, #32
 800d248:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	2200      	movs	r2, #0
 800d250:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d258:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d25a:	e853 3f00 	ldrex	r3, [r3]
 800d25e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d260:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d262:	f023 0310 	bic.w	r3, r3, #16
 800d266:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	461a      	mov	r2, r3
 800d270:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d274:	65bb      	str	r3, [r7, #88]	; 0x58
 800d276:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d278:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d27a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d27c:	e841 2300 	strex	r3, r2, [r1]
 800d280:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d282:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d284:	2b00      	cmp	r3, #0
 800d286:	d1e4      	bne.n	800d252 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d28c:	4618      	mov	r0, r3
 800d28e:	f7f7 fe3f 	bl	8004f10 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d29e:	b29b      	uxth	r3, r3
 800d2a0:	1ad3      	subs	r3, r2, r3
 800d2a2:	b29b      	uxth	r3, r3
 800d2a4:	4619      	mov	r1, r3
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f000 f91c 	bl	800d4e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d2ac:	e0fb      	b.n	800d4a6 <HAL_UART_IRQHandler+0x726>
 800d2ae:	bf00      	nop
 800d2b0:	40020010 	.word	0x40020010
 800d2b4:	40020028 	.word	0x40020028
 800d2b8:	40020040 	.word	0x40020040
 800d2bc:	40020058 	.word	0x40020058
 800d2c0:	40020070 	.word	0x40020070
 800d2c4:	40020088 	.word	0x40020088
 800d2c8:	400200a0 	.word	0x400200a0
 800d2cc:	400200b8 	.word	0x400200b8
 800d2d0:	40020410 	.word	0x40020410
 800d2d4:	40020428 	.word	0x40020428
 800d2d8:	40020440 	.word	0x40020440
 800d2dc:	40020458 	.word	0x40020458
 800d2e0:	40020470 	.word	0x40020470
 800d2e4:	40020488 	.word	0x40020488
 800d2e8:	400204a0 	.word	0x400204a0
 800d2ec:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d2fc:	b29b      	uxth	r3, r3
 800d2fe:	1ad3      	subs	r3, r2, r3
 800d300:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d30a:	b29b      	uxth	r3, r3
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	f000 80cc 	beq.w	800d4aa <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800d312:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d316:	2b00      	cmp	r3, #0
 800d318:	f000 80c7 	beq.w	800d4aa <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d324:	e853 3f00 	ldrex	r3, [r3]
 800d328:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d32a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d32c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d330:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	461a      	mov	r2, r3
 800d33a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d33e:	647b      	str	r3, [r7, #68]	; 0x44
 800d340:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d342:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d344:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d346:	e841 2300 	strex	r3, r2, [r1]
 800d34a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d34c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d1e4      	bne.n	800d31c <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	3308      	adds	r3, #8
 800d358:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d35a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d35c:	e853 3f00 	ldrex	r3, [r3]
 800d360:	623b      	str	r3, [r7, #32]
   return(result);
 800d362:	6a3a      	ldr	r2, [r7, #32]
 800d364:	4b54      	ldr	r3, [pc, #336]	; (800d4b8 <HAL_UART_IRQHandler+0x738>)
 800d366:	4013      	ands	r3, r2
 800d368:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	3308      	adds	r3, #8
 800d372:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800d376:	633a      	str	r2, [r7, #48]	; 0x30
 800d378:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d37a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d37c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d37e:	e841 2300 	strex	r3, r2, [r1]
 800d382:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d386:	2b00      	cmp	r3, #0
 800d388:	d1e3      	bne.n	800d352 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	2220      	movs	r2, #32
 800d38e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	2200      	movs	r2, #0
 800d396:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	2200      	movs	r2, #0
 800d39c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3a4:	693b      	ldr	r3, [r7, #16]
 800d3a6:	e853 3f00 	ldrex	r3, [r3]
 800d3aa:	60fb      	str	r3, [r7, #12]
   return(result);
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	f023 0310 	bic.w	r3, r3, #16
 800d3b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	461a      	mov	r2, r3
 800d3bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800d3c0:	61fb      	str	r3, [r7, #28]
 800d3c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3c4:	69b9      	ldr	r1, [r7, #24]
 800d3c6:	69fa      	ldr	r2, [r7, #28]
 800d3c8:	e841 2300 	strex	r3, r2, [r1]
 800d3cc:	617b      	str	r3, [r7, #20]
   return(result);
 800d3ce:	697b      	ldr	r3, [r7, #20]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d1e4      	bne.n	800d39e <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d3d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d3d8:	4619      	mov	r1, r3
 800d3da:	6878      	ldr	r0, [r7, #4]
 800d3dc:	f000 f882 	bl	800d4e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d3e0:	e063      	b.n	800d4aa <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d3e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d3e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d00e      	beq.n	800d40c <HAL_UART_IRQHandler+0x68c>
 800d3ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d3f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d008      	beq.n	800d40c <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d402:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d404:	6878      	ldr	r0, [r7, #4]
 800d406:	f001 fec9 	bl	800f19c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d40a:	e051      	b.n	800d4b0 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d40c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d414:	2b00      	cmp	r3, #0
 800d416:	d014      	beq.n	800d442 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d41c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d420:	2b00      	cmp	r3, #0
 800d422:	d105      	bne.n	800d430 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d428:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d008      	beq.n	800d442 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d434:	2b00      	cmp	r3, #0
 800d436:	d03a      	beq.n	800d4ae <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d43c:	6878      	ldr	r0, [r7, #4]
 800d43e:	4798      	blx	r3
    }
    return;
 800d440:	e035      	b.n	800d4ae <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d009      	beq.n	800d462 <HAL_UART_IRQHandler+0x6e2>
 800d44e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d456:	2b00      	cmp	r3, #0
 800d458:	d003      	beq.n	800d462 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800d45a:	6878      	ldr	r0, [r7, #4]
 800d45c:	f001 fa16 	bl	800e88c <UART_EndTransmit_IT>
    return;
 800d460:	e026      	b.n	800d4b0 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d466:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d009      	beq.n	800d482 <HAL_UART_IRQHandler+0x702>
 800d46e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d472:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d476:	2b00      	cmp	r3, #0
 800d478:	d003      	beq.n	800d482 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d47a:	6878      	ldr	r0, [r7, #4]
 800d47c:	f001 fea2 	bl	800f1c4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d480:	e016      	b.n	800d4b0 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d486:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d010      	beq.n	800d4b0 <HAL_UART_IRQHandler+0x730>
 800d48e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d492:	2b00      	cmp	r3, #0
 800d494:	da0c      	bge.n	800d4b0 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d496:	6878      	ldr	r0, [r7, #4]
 800d498:	f001 fe8a 	bl	800f1b0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d49c:	e008      	b.n	800d4b0 <HAL_UART_IRQHandler+0x730>
      return;
 800d49e:	bf00      	nop
 800d4a0:	e006      	b.n	800d4b0 <HAL_UART_IRQHandler+0x730>
    return;
 800d4a2:	bf00      	nop
 800d4a4:	e004      	b.n	800d4b0 <HAL_UART_IRQHandler+0x730>
      return;
 800d4a6:	bf00      	nop
 800d4a8:	e002      	b.n	800d4b0 <HAL_UART_IRQHandler+0x730>
      return;
 800d4aa:	bf00      	nop
 800d4ac:	e000      	b.n	800d4b0 <HAL_UART_IRQHandler+0x730>
    return;
 800d4ae:	bf00      	nop
  }
}
 800d4b0:	37e8      	adds	r7, #232	; 0xe8
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	bd80      	pop	{r7, pc}
 800d4b6:	bf00      	nop
 800d4b8:	effffffe 	.word	0xeffffffe

0800d4bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d4bc:	b480      	push	{r7}
 800d4be:	b083      	sub	sp, #12
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d4c4:	bf00      	nop
 800d4c6:	370c      	adds	r7, #12
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ce:	4770      	bx	lr

0800d4d0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d4d0:	b480      	push	{r7}
 800d4d2:	b083      	sub	sp, #12
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d4d8:	bf00      	nop
 800d4da:	370c      	adds	r7, #12
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e2:	4770      	bx	lr

0800d4e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d4e4:	b480      	push	{r7}
 800d4e6:	b083      	sub	sp, #12
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
 800d4ec:	460b      	mov	r3, r1
 800d4ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d4f0:	bf00      	nop
 800d4f2:	370c      	adds	r7, #12
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fa:	4770      	bx	lr

0800d4fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d4fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d500:	b092      	sub	sp, #72	; 0x48
 800d502:	af00      	add	r7, sp, #0
 800d504:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d506:	2300      	movs	r3, #0
 800d508:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	689a      	ldr	r2, [r3, #8]
 800d510:	697b      	ldr	r3, [r7, #20]
 800d512:	691b      	ldr	r3, [r3, #16]
 800d514:	431a      	orrs	r2, r3
 800d516:	697b      	ldr	r3, [r7, #20]
 800d518:	695b      	ldr	r3, [r3, #20]
 800d51a:	431a      	orrs	r2, r3
 800d51c:	697b      	ldr	r3, [r7, #20]
 800d51e:	69db      	ldr	r3, [r3, #28]
 800d520:	4313      	orrs	r3, r2
 800d522:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d524:	697b      	ldr	r3, [r7, #20]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	681a      	ldr	r2, [r3, #0]
 800d52a:	4bbe      	ldr	r3, [pc, #760]	; (800d824 <UART_SetConfig+0x328>)
 800d52c:	4013      	ands	r3, r2
 800d52e:	697a      	ldr	r2, [r7, #20]
 800d530:	6812      	ldr	r2, [r2, #0]
 800d532:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d534:	430b      	orrs	r3, r1
 800d536:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d538:	697b      	ldr	r3, [r7, #20]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	685b      	ldr	r3, [r3, #4]
 800d53e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d542:	697b      	ldr	r3, [r7, #20]
 800d544:	68da      	ldr	r2, [r3, #12]
 800d546:	697b      	ldr	r3, [r7, #20]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	430a      	orrs	r2, r1
 800d54c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d54e:	697b      	ldr	r3, [r7, #20]
 800d550:	699b      	ldr	r3, [r3, #24]
 800d552:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d554:	697b      	ldr	r3, [r7, #20]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	4ab3      	ldr	r2, [pc, #716]	; (800d828 <UART_SetConfig+0x32c>)
 800d55a:	4293      	cmp	r3, r2
 800d55c:	d004      	beq.n	800d568 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d55e:	697b      	ldr	r3, [r7, #20]
 800d560:	6a1b      	ldr	r3, [r3, #32]
 800d562:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d564:	4313      	orrs	r3, r2
 800d566:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d568:	697b      	ldr	r3, [r7, #20]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	689a      	ldr	r2, [r3, #8]
 800d56e:	4baf      	ldr	r3, [pc, #700]	; (800d82c <UART_SetConfig+0x330>)
 800d570:	4013      	ands	r3, r2
 800d572:	697a      	ldr	r2, [r7, #20]
 800d574:	6812      	ldr	r2, [r2, #0]
 800d576:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d578:	430b      	orrs	r3, r1
 800d57a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d57c:	697b      	ldr	r3, [r7, #20]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d582:	f023 010f 	bic.w	r1, r3, #15
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d58a:	697b      	ldr	r3, [r7, #20]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	430a      	orrs	r2, r1
 800d590:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d592:	697b      	ldr	r3, [r7, #20]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	4aa6      	ldr	r2, [pc, #664]	; (800d830 <UART_SetConfig+0x334>)
 800d598:	4293      	cmp	r3, r2
 800d59a:	d177      	bne.n	800d68c <UART_SetConfig+0x190>
 800d59c:	4ba5      	ldr	r3, [pc, #660]	; (800d834 <UART_SetConfig+0x338>)
 800d59e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d5a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d5a4:	2b28      	cmp	r3, #40	; 0x28
 800d5a6:	d86d      	bhi.n	800d684 <UART_SetConfig+0x188>
 800d5a8:	a201      	add	r2, pc, #4	; (adr r2, 800d5b0 <UART_SetConfig+0xb4>)
 800d5aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5ae:	bf00      	nop
 800d5b0:	0800d655 	.word	0x0800d655
 800d5b4:	0800d685 	.word	0x0800d685
 800d5b8:	0800d685 	.word	0x0800d685
 800d5bc:	0800d685 	.word	0x0800d685
 800d5c0:	0800d685 	.word	0x0800d685
 800d5c4:	0800d685 	.word	0x0800d685
 800d5c8:	0800d685 	.word	0x0800d685
 800d5cc:	0800d685 	.word	0x0800d685
 800d5d0:	0800d65d 	.word	0x0800d65d
 800d5d4:	0800d685 	.word	0x0800d685
 800d5d8:	0800d685 	.word	0x0800d685
 800d5dc:	0800d685 	.word	0x0800d685
 800d5e0:	0800d685 	.word	0x0800d685
 800d5e4:	0800d685 	.word	0x0800d685
 800d5e8:	0800d685 	.word	0x0800d685
 800d5ec:	0800d685 	.word	0x0800d685
 800d5f0:	0800d665 	.word	0x0800d665
 800d5f4:	0800d685 	.word	0x0800d685
 800d5f8:	0800d685 	.word	0x0800d685
 800d5fc:	0800d685 	.word	0x0800d685
 800d600:	0800d685 	.word	0x0800d685
 800d604:	0800d685 	.word	0x0800d685
 800d608:	0800d685 	.word	0x0800d685
 800d60c:	0800d685 	.word	0x0800d685
 800d610:	0800d66d 	.word	0x0800d66d
 800d614:	0800d685 	.word	0x0800d685
 800d618:	0800d685 	.word	0x0800d685
 800d61c:	0800d685 	.word	0x0800d685
 800d620:	0800d685 	.word	0x0800d685
 800d624:	0800d685 	.word	0x0800d685
 800d628:	0800d685 	.word	0x0800d685
 800d62c:	0800d685 	.word	0x0800d685
 800d630:	0800d675 	.word	0x0800d675
 800d634:	0800d685 	.word	0x0800d685
 800d638:	0800d685 	.word	0x0800d685
 800d63c:	0800d685 	.word	0x0800d685
 800d640:	0800d685 	.word	0x0800d685
 800d644:	0800d685 	.word	0x0800d685
 800d648:	0800d685 	.word	0x0800d685
 800d64c:	0800d685 	.word	0x0800d685
 800d650:	0800d67d 	.word	0x0800d67d
 800d654:	2301      	movs	r3, #1
 800d656:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d65a:	e326      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d65c:	2304      	movs	r3, #4
 800d65e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d662:	e322      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d664:	2308      	movs	r3, #8
 800d666:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d66a:	e31e      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d66c:	2310      	movs	r3, #16
 800d66e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d672:	e31a      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d674:	2320      	movs	r3, #32
 800d676:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d67a:	e316      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d67c:	2340      	movs	r3, #64	; 0x40
 800d67e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d682:	e312      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d684:	2380      	movs	r3, #128	; 0x80
 800d686:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d68a:	e30e      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	4a69      	ldr	r2, [pc, #420]	; (800d838 <UART_SetConfig+0x33c>)
 800d692:	4293      	cmp	r3, r2
 800d694:	d130      	bne.n	800d6f8 <UART_SetConfig+0x1fc>
 800d696:	4b67      	ldr	r3, [pc, #412]	; (800d834 <UART_SetConfig+0x338>)
 800d698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d69a:	f003 0307 	and.w	r3, r3, #7
 800d69e:	2b05      	cmp	r3, #5
 800d6a0:	d826      	bhi.n	800d6f0 <UART_SetConfig+0x1f4>
 800d6a2:	a201      	add	r2, pc, #4	; (adr r2, 800d6a8 <UART_SetConfig+0x1ac>)
 800d6a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6a8:	0800d6c1 	.word	0x0800d6c1
 800d6ac:	0800d6c9 	.word	0x0800d6c9
 800d6b0:	0800d6d1 	.word	0x0800d6d1
 800d6b4:	0800d6d9 	.word	0x0800d6d9
 800d6b8:	0800d6e1 	.word	0x0800d6e1
 800d6bc:	0800d6e9 	.word	0x0800d6e9
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6c6:	e2f0      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d6c8:	2304      	movs	r3, #4
 800d6ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6ce:	e2ec      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d6d0:	2308      	movs	r3, #8
 800d6d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6d6:	e2e8      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d6d8:	2310      	movs	r3, #16
 800d6da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6de:	e2e4      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d6e0:	2320      	movs	r3, #32
 800d6e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6e6:	e2e0      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d6e8:	2340      	movs	r3, #64	; 0x40
 800d6ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6ee:	e2dc      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d6f0:	2380      	movs	r3, #128	; 0x80
 800d6f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6f6:	e2d8      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d6f8:	697b      	ldr	r3, [r7, #20]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	4a4f      	ldr	r2, [pc, #316]	; (800d83c <UART_SetConfig+0x340>)
 800d6fe:	4293      	cmp	r3, r2
 800d700:	d130      	bne.n	800d764 <UART_SetConfig+0x268>
 800d702:	4b4c      	ldr	r3, [pc, #304]	; (800d834 <UART_SetConfig+0x338>)
 800d704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d706:	f003 0307 	and.w	r3, r3, #7
 800d70a:	2b05      	cmp	r3, #5
 800d70c:	d826      	bhi.n	800d75c <UART_SetConfig+0x260>
 800d70e:	a201      	add	r2, pc, #4	; (adr r2, 800d714 <UART_SetConfig+0x218>)
 800d710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d714:	0800d72d 	.word	0x0800d72d
 800d718:	0800d735 	.word	0x0800d735
 800d71c:	0800d73d 	.word	0x0800d73d
 800d720:	0800d745 	.word	0x0800d745
 800d724:	0800d74d 	.word	0x0800d74d
 800d728:	0800d755 	.word	0x0800d755
 800d72c:	2300      	movs	r3, #0
 800d72e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d732:	e2ba      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d734:	2304      	movs	r3, #4
 800d736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d73a:	e2b6      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d73c:	2308      	movs	r3, #8
 800d73e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d742:	e2b2      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d744:	2310      	movs	r3, #16
 800d746:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d74a:	e2ae      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d74c:	2320      	movs	r3, #32
 800d74e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d752:	e2aa      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d754:	2340      	movs	r3, #64	; 0x40
 800d756:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d75a:	e2a6      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d75c:	2380      	movs	r3, #128	; 0x80
 800d75e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d762:	e2a2      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d764:	697b      	ldr	r3, [r7, #20]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	4a35      	ldr	r2, [pc, #212]	; (800d840 <UART_SetConfig+0x344>)
 800d76a:	4293      	cmp	r3, r2
 800d76c:	d130      	bne.n	800d7d0 <UART_SetConfig+0x2d4>
 800d76e:	4b31      	ldr	r3, [pc, #196]	; (800d834 <UART_SetConfig+0x338>)
 800d770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d772:	f003 0307 	and.w	r3, r3, #7
 800d776:	2b05      	cmp	r3, #5
 800d778:	d826      	bhi.n	800d7c8 <UART_SetConfig+0x2cc>
 800d77a:	a201      	add	r2, pc, #4	; (adr r2, 800d780 <UART_SetConfig+0x284>)
 800d77c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d780:	0800d799 	.word	0x0800d799
 800d784:	0800d7a1 	.word	0x0800d7a1
 800d788:	0800d7a9 	.word	0x0800d7a9
 800d78c:	0800d7b1 	.word	0x0800d7b1
 800d790:	0800d7b9 	.word	0x0800d7b9
 800d794:	0800d7c1 	.word	0x0800d7c1
 800d798:	2300      	movs	r3, #0
 800d79a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d79e:	e284      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d7a0:	2304      	movs	r3, #4
 800d7a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7a6:	e280      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d7a8:	2308      	movs	r3, #8
 800d7aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7ae:	e27c      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d7b0:	2310      	movs	r3, #16
 800d7b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7b6:	e278      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d7b8:	2320      	movs	r3, #32
 800d7ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7be:	e274      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d7c0:	2340      	movs	r3, #64	; 0x40
 800d7c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7c6:	e270      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d7c8:	2380      	movs	r3, #128	; 0x80
 800d7ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7ce:	e26c      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	4a1b      	ldr	r2, [pc, #108]	; (800d844 <UART_SetConfig+0x348>)
 800d7d6:	4293      	cmp	r3, r2
 800d7d8:	d142      	bne.n	800d860 <UART_SetConfig+0x364>
 800d7da:	4b16      	ldr	r3, [pc, #88]	; (800d834 <UART_SetConfig+0x338>)
 800d7dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7de:	f003 0307 	and.w	r3, r3, #7
 800d7e2:	2b05      	cmp	r3, #5
 800d7e4:	d838      	bhi.n	800d858 <UART_SetConfig+0x35c>
 800d7e6:	a201      	add	r2, pc, #4	; (adr r2, 800d7ec <UART_SetConfig+0x2f0>)
 800d7e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ec:	0800d805 	.word	0x0800d805
 800d7f0:	0800d80d 	.word	0x0800d80d
 800d7f4:	0800d815 	.word	0x0800d815
 800d7f8:	0800d81d 	.word	0x0800d81d
 800d7fc:	0800d849 	.word	0x0800d849
 800d800:	0800d851 	.word	0x0800d851
 800d804:	2300      	movs	r3, #0
 800d806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d80a:	e24e      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d80c:	2304      	movs	r3, #4
 800d80e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d812:	e24a      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d814:	2308      	movs	r3, #8
 800d816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d81a:	e246      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d81c:	2310      	movs	r3, #16
 800d81e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d822:	e242      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d824:	cfff69f3 	.word	0xcfff69f3
 800d828:	58000c00 	.word	0x58000c00
 800d82c:	11fff4ff 	.word	0x11fff4ff
 800d830:	40011000 	.word	0x40011000
 800d834:	58024400 	.word	0x58024400
 800d838:	40004400 	.word	0x40004400
 800d83c:	40004800 	.word	0x40004800
 800d840:	40004c00 	.word	0x40004c00
 800d844:	40005000 	.word	0x40005000
 800d848:	2320      	movs	r3, #32
 800d84a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d84e:	e22c      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d850:	2340      	movs	r3, #64	; 0x40
 800d852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d856:	e228      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d858:	2380      	movs	r3, #128	; 0x80
 800d85a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d85e:	e224      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d860:	697b      	ldr	r3, [r7, #20]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	4ab1      	ldr	r2, [pc, #708]	; (800db2c <UART_SetConfig+0x630>)
 800d866:	4293      	cmp	r3, r2
 800d868:	d176      	bne.n	800d958 <UART_SetConfig+0x45c>
 800d86a:	4bb1      	ldr	r3, [pc, #708]	; (800db30 <UART_SetConfig+0x634>)
 800d86c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d86e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d872:	2b28      	cmp	r3, #40	; 0x28
 800d874:	d86c      	bhi.n	800d950 <UART_SetConfig+0x454>
 800d876:	a201      	add	r2, pc, #4	; (adr r2, 800d87c <UART_SetConfig+0x380>)
 800d878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d87c:	0800d921 	.word	0x0800d921
 800d880:	0800d951 	.word	0x0800d951
 800d884:	0800d951 	.word	0x0800d951
 800d888:	0800d951 	.word	0x0800d951
 800d88c:	0800d951 	.word	0x0800d951
 800d890:	0800d951 	.word	0x0800d951
 800d894:	0800d951 	.word	0x0800d951
 800d898:	0800d951 	.word	0x0800d951
 800d89c:	0800d929 	.word	0x0800d929
 800d8a0:	0800d951 	.word	0x0800d951
 800d8a4:	0800d951 	.word	0x0800d951
 800d8a8:	0800d951 	.word	0x0800d951
 800d8ac:	0800d951 	.word	0x0800d951
 800d8b0:	0800d951 	.word	0x0800d951
 800d8b4:	0800d951 	.word	0x0800d951
 800d8b8:	0800d951 	.word	0x0800d951
 800d8bc:	0800d931 	.word	0x0800d931
 800d8c0:	0800d951 	.word	0x0800d951
 800d8c4:	0800d951 	.word	0x0800d951
 800d8c8:	0800d951 	.word	0x0800d951
 800d8cc:	0800d951 	.word	0x0800d951
 800d8d0:	0800d951 	.word	0x0800d951
 800d8d4:	0800d951 	.word	0x0800d951
 800d8d8:	0800d951 	.word	0x0800d951
 800d8dc:	0800d939 	.word	0x0800d939
 800d8e0:	0800d951 	.word	0x0800d951
 800d8e4:	0800d951 	.word	0x0800d951
 800d8e8:	0800d951 	.word	0x0800d951
 800d8ec:	0800d951 	.word	0x0800d951
 800d8f0:	0800d951 	.word	0x0800d951
 800d8f4:	0800d951 	.word	0x0800d951
 800d8f8:	0800d951 	.word	0x0800d951
 800d8fc:	0800d941 	.word	0x0800d941
 800d900:	0800d951 	.word	0x0800d951
 800d904:	0800d951 	.word	0x0800d951
 800d908:	0800d951 	.word	0x0800d951
 800d90c:	0800d951 	.word	0x0800d951
 800d910:	0800d951 	.word	0x0800d951
 800d914:	0800d951 	.word	0x0800d951
 800d918:	0800d951 	.word	0x0800d951
 800d91c:	0800d949 	.word	0x0800d949
 800d920:	2301      	movs	r3, #1
 800d922:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d926:	e1c0      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d928:	2304      	movs	r3, #4
 800d92a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d92e:	e1bc      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d930:	2308      	movs	r3, #8
 800d932:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d936:	e1b8      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d938:	2310      	movs	r3, #16
 800d93a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d93e:	e1b4      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d940:	2320      	movs	r3, #32
 800d942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d946:	e1b0      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d948:	2340      	movs	r3, #64	; 0x40
 800d94a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d94e:	e1ac      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d950:	2380      	movs	r3, #128	; 0x80
 800d952:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d956:	e1a8      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d958:	697b      	ldr	r3, [r7, #20]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	4a75      	ldr	r2, [pc, #468]	; (800db34 <UART_SetConfig+0x638>)
 800d95e:	4293      	cmp	r3, r2
 800d960:	d130      	bne.n	800d9c4 <UART_SetConfig+0x4c8>
 800d962:	4b73      	ldr	r3, [pc, #460]	; (800db30 <UART_SetConfig+0x634>)
 800d964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d966:	f003 0307 	and.w	r3, r3, #7
 800d96a:	2b05      	cmp	r3, #5
 800d96c:	d826      	bhi.n	800d9bc <UART_SetConfig+0x4c0>
 800d96e:	a201      	add	r2, pc, #4	; (adr r2, 800d974 <UART_SetConfig+0x478>)
 800d970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d974:	0800d98d 	.word	0x0800d98d
 800d978:	0800d995 	.word	0x0800d995
 800d97c:	0800d99d 	.word	0x0800d99d
 800d980:	0800d9a5 	.word	0x0800d9a5
 800d984:	0800d9ad 	.word	0x0800d9ad
 800d988:	0800d9b5 	.word	0x0800d9b5
 800d98c:	2300      	movs	r3, #0
 800d98e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d992:	e18a      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d994:	2304      	movs	r3, #4
 800d996:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d99a:	e186      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d99c:	2308      	movs	r3, #8
 800d99e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9a2:	e182      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d9a4:	2310      	movs	r3, #16
 800d9a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9aa:	e17e      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d9ac:	2320      	movs	r3, #32
 800d9ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9b2:	e17a      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d9b4:	2340      	movs	r3, #64	; 0x40
 800d9b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9ba:	e176      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d9bc:	2380      	movs	r3, #128	; 0x80
 800d9be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9c2:	e172      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800d9c4:	697b      	ldr	r3, [r7, #20]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	4a5b      	ldr	r2, [pc, #364]	; (800db38 <UART_SetConfig+0x63c>)
 800d9ca:	4293      	cmp	r3, r2
 800d9cc:	d130      	bne.n	800da30 <UART_SetConfig+0x534>
 800d9ce:	4b58      	ldr	r3, [pc, #352]	; (800db30 <UART_SetConfig+0x634>)
 800d9d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d9d2:	f003 0307 	and.w	r3, r3, #7
 800d9d6:	2b05      	cmp	r3, #5
 800d9d8:	d826      	bhi.n	800da28 <UART_SetConfig+0x52c>
 800d9da:	a201      	add	r2, pc, #4	; (adr r2, 800d9e0 <UART_SetConfig+0x4e4>)
 800d9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9e0:	0800d9f9 	.word	0x0800d9f9
 800d9e4:	0800da01 	.word	0x0800da01
 800d9e8:	0800da09 	.word	0x0800da09
 800d9ec:	0800da11 	.word	0x0800da11
 800d9f0:	0800da19 	.word	0x0800da19
 800d9f4:	0800da21 	.word	0x0800da21
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9fe:	e154      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800da00:	2304      	movs	r3, #4
 800da02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da06:	e150      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800da08:	2308      	movs	r3, #8
 800da0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da0e:	e14c      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800da10:	2310      	movs	r3, #16
 800da12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da16:	e148      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800da18:	2320      	movs	r3, #32
 800da1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da1e:	e144      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800da20:	2340      	movs	r3, #64	; 0x40
 800da22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da26:	e140      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800da28:	2380      	movs	r3, #128	; 0x80
 800da2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da2e:	e13c      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800da30:	697b      	ldr	r3, [r7, #20]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	4a41      	ldr	r2, [pc, #260]	; (800db3c <UART_SetConfig+0x640>)
 800da36:	4293      	cmp	r3, r2
 800da38:	f040 8082 	bne.w	800db40 <UART_SetConfig+0x644>
 800da3c:	4b3c      	ldr	r3, [pc, #240]	; (800db30 <UART_SetConfig+0x634>)
 800da3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da40:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800da44:	2b28      	cmp	r3, #40	; 0x28
 800da46:	d86d      	bhi.n	800db24 <UART_SetConfig+0x628>
 800da48:	a201      	add	r2, pc, #4	; (adr r2, 800da50 <UART_SetConfig+0x554>)
 800da4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da4e:	bf00      	nop
 800da50:	0800daf5 	.word	0x0800daf5
 800da54:	0800db25 	.word	0x0800db25
 800da58:	0800db25 	.word	0x0800db25
 800da5c:	0800db25 	.word	0x0800db25
 800da60:	0800db25 	.word	0x0800db25
 800da64:	0800db25 	.word	0x0800db25
 800da68:	0800db25 	.word	0x0800db25
 800da6c:	0800db25 	.word	0x0800db25
 800da70:	0800dafd 	.word	0x0800dafd
 800da74:	0800db25 	.word	0x0800db25
 800da78:	0800db25 	.word	0x0800db25
 800da7c:	0800db25 	.word	0x0800db25
 800da80:	0800db25 	.word	0x0800db25
 800da84:	0800db25 	.word	0x0800db25
 800da88:	0800db25 	.word	0x0800db25
 800da8c:	0800db25 	.word	0x0800db25
 800da90:	0800db05 	.word	0x0800db05
 800da94:	0800db25 	.word	0x0800db25
 800da98:	0800db25 	.word	0x0800db25
 800da9c:	0800db25 	.word	0x0800db25
 800daa0:	0800db25 	.word	0x0800db25
 800daa4:	0800db25 	.word	0x0800db25
 800daa8:	0800db25 	.word	0x0800db25
 800daac:	0800db25 	.word	0x0800db25
 800dab0:	0800db0d 	.word	0x0800db0d
 800dab4:	0800db25 	.word	0x0800db25
 800dab8:	0800db25 	.word	0x0800db25
 800dabc:	0800db25 	.word	0x0800db25
 800dac0:	0800db25 	.word	0x0800db25
 800dac4:	0800db25 	.word	0x0800db25
 800dac8:	0800db25 	.word	0x0800db25
 800dacc:	0800db25 	.word	0x0800db25
 800dad0:	0800db15 	.word	0x0800db15
 800dad4:	0800db25 	.word	0x0800db25
 800dad8:	0800db25 	.word	0x0800db25
 800dadc:	0800db25 	.word	0x0800db25
 800dae0:	0800db25 	.word	0x0800db25
 800dae4:	0800db25 	.word	0x0800db25
 800dae8:	0800db25 	.word	0x0800db25
 800daec:	0800db25 	.word	0x0800db25
 800daf0:	0800db1d 	.word	0x0800db1d
 800daf4:	2301      	movs	r3, #1
 800daf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dafa:	e0d6      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dafc:	2304      	movs	r3, #4
 800dafe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db02:	e0d2      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800db04:	2308      	movs	r3, #8
 800db06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db0a:	e0ce      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800db0c:	2310      	movs	r3, #16
 800db0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db12:	e0ca      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800db14:	2320      	movs	r3, #32
 800db16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db1a:	e0c6      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800db1c:	2340      	movs	r3, #64	; 0x40
 800db1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db22:	e0c2      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800db24:	2380      	movs	r3, #128	; 0x80
 800db26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db2a:	e0be      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800db2c:	40011400 	.word	0x40011400
 800db30:	58024400 	.word	0x58024400
 800db34:	40007800 	.word	0x40007800
 800db38:	40007c00 	.word	0x40007c00
 800db3c:	40011800 	.word	0x40011800
 800db40:	697b      	ldr	r3, [r7, #20]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	4aad      	ldr	r2, [pc, #692]	; (800ddfc <UART_SetConfig+0x900>)
 800db46:	4293      	cmp	r3, r2
 800db48:	d176      	bne.n	800dc38 <UART_SetConfig+0x73c>
 800db4a:	4bad      	ldr	r3, [pc, #692]	; (800de00 <UART_SetConfig+0x904>)
 800db4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800db52:	2b28      	cmp	r3, #40	; 0x28
 800db54:	d86c      	bhi.n	800dc30 <UART_SetConfig+0x734>
 800db56:	a201      	add	r2, pc, #4	; (adr r2, 800db5c <UART_SetConfig+0x660>)
 800db58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db5c:	0800dc01 	.word	0x0800dc01
 800db60:	0800dc31 	.word	0x0800dc31
 800db64:	0800dc31 	.word	0x0800dc31
 800db68:	0800dc31 	.word	0x0800dc31
 800db6c:	0800dc31 	.word	0x0800dc31
 800db70:	0800dc31 	.word	0x0800dc31
 800db74:	0800dc31 	.word	0x0800dc31
 800db78:	0800dc31 	.word	0x0800dc31
 800db7c:	0800dc09 	.word	0x0800dc09
 800db80:	0800dc31 	.word	0x0800dc31
 800db84:	0800dc31 	.word	0x0800dc31
 800db88:	0800dc31 	.word	0x0800dc31
 800db8c:	0800dc31 	.word	0x0800dc31
 800db90:	0800dc31 	.word	0x0800dc31
 800db94:	0800dc31 	.word	0x0800dc31
 800db98:	0800dc31 	.word	0x0800dc31
 800db9c:	0800dc11 	.word	0x0800dc11
 800dba0:	0800dc31 	.word	0x0800dc31
 800dba4:	0800dc31 	.word	0x0800dc31
 800dba8:	0800dc31 	.word	0x0800dc31
 800dbac:	0800dc31 	.word	0x0800dc31
 800dbb0:	0800dc31 	.word	0x0800dc31
 800dbb4:	0800dc31 	.word	0x0800dc31
 800dbb8:	0800dc31 	.word	0x0800dc31
 800dbbc:	0800dc19 	.word	0x0800dc19
 800dbc0:	0800dc31 	.word	0x0800dc31
 800dbc4:	0800dc31 	.word	0x0800dc31
 800dbc8:	0800dc31 	.word	0x0800dc31
 800dbcc:	0800dc31 	.word	0x0800dc31
 800dbd0:	0800dc31 	.word	0x0800dc31
 800dbd4:	0800dc31 	.word	0x0800dc31
 800dbd8:	0800dc31 	.word	0x0800dc31
 800dbdc:	0800dc21 	.word	0x0800dc21
 800dbe0:	0800dc31 	.word	0x0800dc31
 800dbe4:	0800dc31 	.word	0x0800dc31
 800dbe8:	0800dc31 	.word	0x0800dc31
 800dbec:	0800dc31 	.word	0x0800dc31
 800dbf0:	0800dc31 	.word	0x0800dc31
 800dbf4:	0800dc31 	.word	0x0800dc31
 800dbf8:	0800dc31 	.word	0x0800dc31
 800dbfc:	0800dc29 	.word	0x0800dc29
 800dc00:	2301      	movs	r3, #1
 800dc02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc06:	e050      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc08:	2304      	movs	r3, #4
 800dc0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc0e:	e04c      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc10:	2308      	movs	r3, #8
 800dc12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc16:	e048      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc18:	2310      	movs	r3, #16
 800dc1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc1e:	e044      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc20:	2320      	movs	r3, #32
 800dc22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc26:	e040      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc28:	2340      	movs	r3, #64	; 0x40
 800dc2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc2e:	e03c      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc30:	2380      	movs	r3, #128	; 0x80
 800dc32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc36:	e038      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc38:	697b      	ldr	r3, [r7, #20]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	4a71      	ldr	r2, [pc, #452]	; (800de04 <UART_SetConfig+0x908>)
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	d130      	bne.n	800dca4 <UART_SetConfig+0x7a8>
 800dc42:	4b6f      	ldr	r3, [pc, #444]	; (800de00 <UART_SetConfig+0x904>)
 800dc44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dc46:	f003 0307 	and.w	r3, r3, #7
 800dc4a:	2b05      	cmp	r3, #5
 800dc4c:	d826      	bhi.n	800dc9c <UART_SetConfig+0x7a0>
 800dc4e:	a201      	add	r2, pc, #4	; (adr r2, 800dc54 <UART_SetConfig+0x758>)
 800dc50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc54:	0800dc6d 	.word	0x0800dc6d
 800dc58:	0800dc75 	.word	0x0800dc75
 800dc5c:	0800dc7d 	.word	0x0800dc7d
 800dc60:	0800dc85 	.word	0x0800dc85
 800dc64:	0800dc8d 	.word	0x0800dc8d
 800dc68:	0800dc95 	.word	0x0800dc95
 800dc6c:	2302      	movs	r3, #2
 800dc6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc72:	e01a      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc74:	2304      	movs	r3, #4
 800dc76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc7a:	e016      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc7c:	2308      	movs	r3, #8
 800dc7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc82:	e012      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc84:	2310      	movs	r3, #16
 800dc86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc8a:	e00e      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc8c:	2320      	movs	r3, #32
 800dc8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc92:	e00a      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc94:	2340      	movs	r3, #64	; 0x40
 800dc96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc9a:	e006      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dc9c:	2380      	movs	r3, #128	; 0x80
 800dc9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dca2:	e002      	b.n	800dcaa <UART_SetConfig+0x7ae>
 800dca4:	2380      	movs	r3, #128	; 0x80
 800dca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800dcaa:	697b      	ldr	r3, [r7, #20]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	4a55      	ldr	r2, [pc, #340]	; (800de04 <UART_SetConfig+0x908>)
 800dcb0:	4293      	cmp	r3, r2
 800dcb2:	f040 80f8 	bne.w	800dea6 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800dcb6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800dcba:	2b20      	cmp	r3, #32
 800dcbc:	dc46      	bgt.n	800dd4c <UART_SetConfig+0x850>
 800dcbe:	2b02      	cmp	r3, #2
 800dcc0:	db75      	blt.n	800ddae <UART_SetConfig+0x8b2>
 800dcc2:	3b02      	subs	r3, #2
 800dcc4:	2b1e      	cmp	r3, #30
 800dcc6:	d872      	bhi.n	800ddae <UART_SetConfig+0x8b2>
 800dcc8:	a201      	add	r2, pc, #4	; (adr r2, 800dcd0 <UART_SetConfig+0x7d4>)
 800dcca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcce:	bf00      	nop
 800dcd0:	0800dd53 	.word	0x0800dd53
 800dcd4:	0800ddaf 	.word	0x0800ddaf
 800dcd8:	0800dd5b 	.word	0x0800dd5b
 800dcdc:	0800ddaf 	.word	0x0800ddaf
 800dce0:	0800ddaf 	.word	0x0800ddaf
 800dce4:	0800ddaf 	.word	0x0800ddaf
 800dce8:	0800dd6b 	.word	0x0800dd6b
 800dcec:	0800ddaf 	.word	0x0800ddaf
 800dcf0:	0800ddaf 	.word	0x0800ddaf
 800dcf4:	0800ddaf 	.word	0x0800ddaf
 800dcf8:	0800ddaf 	.word	0x0800ddaf
 800dcfc:	0800ddaf 	.word	0x0800ddaf
 800dd00:	0800ddaf 	.word	0x0800ddaf
 800dd04:	0800ddaf 	.word	0x0800ddaf
 800dd08:	0800dd7b 	.word	0x0800dd7b
 800dd0c:	0800ddaf 	.word	0x0800ddaf
 800dd10:	0800ddaf 	.word	0x0800ddaf
 800dd14:	0800ddaf 	.word	0x0800ddaf
 800dd18:	0800ddaf 	.word	0x0800ddaf
 800dd1c:	0800ddaf 	.word	0x0800ddaf
 800dd20:	0800ddaf 	.word	0x0800ddaf
 800dd24:	0800ddaf 	.word	0x0800ddaf
 800dd28:	0800ddaf 	.word	0x0800ddaf
 800dd2c:	0800ddaf 	.word	0x0800ddaf
 800dd30:	0800ddaf 	.word	0x0800ddaf
 800dd34:	0800ddaf 	.word	0x0800ddaf
 800dd38:	0800ddaf 	.word	0x0800ddaf
 800dd3c:	0800ddaf 	.word	0x0800ddaf
 800dd40:	0800ddaf 	.word	0x0800ddaf
 800dd44:	0800ddaf 	.word	0x0800ddaf
 800dd48:	0800dda1 	.word	0x0800dda1
 800dd4c:	2b40      	cmp	r3, #64	; 0x40
 800dd4e:	d02a      	beq.n	800dda6 <UART_SetConfig+0x8aa>
 800dd50:	e02d      	b.n	800ddae <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800dd52:	f7fb ff31 	bl	8009bb8 <HAL_RCCEx_GetD3PCLK1Freq>
 800dd56:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800dd58:	e02f      	b.n	800ddba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dd5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dd5e:	4618      	mov	r0, r3
 800dd60:	f7fb ff40 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dd64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd68:	e027      	b.n	800ddba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dd6a:	f107 0318 	add.w	r3, r7, #24
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f7fc f88c 	bl	8009e8c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dd74:	69fb      	ldr	r3, [r7, #28]
 800dd76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd78:	e01f      	b.n	800ddba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd7a:	4b21      	ldr	r3, [pc, #132]	; (800de00 <UART_SetConfig+0x904>)
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	f003 0320 	and.w	r3, r3, #32
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d009      	beq.n	800dd9a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dd86:	4b1e      	ldr	r3, [pc, #120]	; (800de00 <UART_SetConfig+0x904>)
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	08db      	lsrs	r3, r3, #3
 800dd8c:	f003 0303 	and.w	r3, r3, #3
 800dd90:	4a1d      	ldr	r2, [pc, #116]	; (800de08 <UART_SetConfig+0x90c>)
 800dd92:	fa22 f303 	lsr.w	r3, r2, r3
 800dd96:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dd98:	e00f      	b.n	800ddba <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800dd9a:	4b1b      	ldr	r3, [pc, #108]	; (800de08 <UART_SetConfig+0x90c>)
 800dd9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd9e:	e00c      	b.n	800ddba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dda0:	4b1a      	ldr	r3, [pc, #104]	; (800de0c <UART_SetConfig+0x910>)
 800dda2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dda4:	e009      	b.n	800ddba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dda6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ddaa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ddac:	e005      	b.n	800ddba <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ddb2:	2301      	movs	r3, #1
 800ddb4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ddb8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ddba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	f000 81ee 	beq.w	800e19e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ddc2:	697b      	ldr	r3, [r7, #20]
 800ddc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddc6:	4a12      	ldr	r2, [pc, #72]	; (800de10 <UART_SetConfig+0x914>)
 800ddc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ddcc:	461a      	mov	r2, r3
 800ddce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ddd0:	fbb3 f3f2 	udiv	r3, r3, r2
 800ddd4:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	685a      	ldr	r2, [r3, #4]
 800ddda:	4613      	mov	r3, r2
 800dddc:	005b      	lsls	r3, r3, #1
 800ddde:	4413      	add	r3, r2
 800dde0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dde2:	429a      	cmp	r2, r3
 800dde4:	d305      	bcc.n	800ddf2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	685b      	ldr	r3, [r3, #4]
 800ddea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ddec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ddee:	429a      	cmp	r2, r3
 800ddf0:	d910      	bls.n	800de14 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800ddf2:	2301      	movs	r3, #1
 800ddf4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ddf8:	e1d1      	b.n	800e19e <UART_SetConfig+0xca2>
 800ddfa:	bf00      	nop
 800ddfc:	40011c00 	.word	0x40011c00
 800de00:	58024400 	.word	0x58024400
 800de04:	58000c00 	.word	0x58000c00
 800de08:	03d09000 	.word	0x03d09000
 800de0c:	003d0900 	.word	0x003d0900
 800de10:	08011c64 	.word	0x08011c64
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800de14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de16:	2200      	movs	r2, #0
 800de18:	60bb      	str	r3, [r7, #8]
 800de1a:	60fa      	str	r2, [r7, #12]
 800de1c:	697b      	ldr	r3, [r7, #20]
 800de1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de20:	4ac0      	ldr	r2, [pc, #768]	; (800e124 <UART_SetConfig+0xc28>)
 800de22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800de26:	b29b      	uxth	r3, r3
 800de28:	2200      	movs	r2, #0
 800de2a:	603b      	str	r3, [r7, #0]
 800de2c:	607a      	str	r2, [r7, #4]
 800de2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800de36:	f7f2 fa5b 	bl	80002f0 <__aeabi_uldivmod>
 800de3a:	4602      	mov	r2, r0
 800de3c:	460b      	mov	r3, r1
 800de3e:	4610      	mov	r0, r2
 800de40:	4619      	mov	r1, r3
 800de42:	f04f 0200 	mov.w	r2, #0
 800de46:	f04f 0300 	mov.w	r3, #0
 800de4a:	020b      	lsls	r3, r1, #8
 800de4c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800de50:	0202      	lsls	r2, r0, #8
 800de52:	6979      	ldr	r1, [r7, #20]
 800de54:	6849      	ldr	r1, [r1, #4]
 800de56:	0849      	lsrs	r1, r1, #1
 800de58:	2000      	movs	r0, #0
 800de5a:	460c      	mov	r4, r1
 800de5c:	4605      	mov	r5, r0
 800de5e:	eb12 0804 	adds.w	r8, r2, r4
 800de62:	eb43 0905 	adc.w	r9, r3, r5
 800de66:	697b      	ldr	r3, [r7, #20]
 800de68:	685b      	ldr	r3, [r3, #4]
 800de6a:	2200      	movs	r2, #0
 800de6c:	469a      	mov	sl, r3
 800de6e:	4693      	mov	fp, r2
 800de70:	4652      	mov	r2, sl
 800de72:	465b      	mov	r3, fp
 800de74:	4640      	mov	r0, r8
 800de76:	4649      	mov	r1, r9
 800de78:	f7f2 fa3a 	bl	80002f0 <__aeabi_uldivmod>
 800de7c:	4602      	mov	r2, r0
 800de7e:	460b      	mov	r3, r1
 800de80:	4613      	mov	r3, r2
 800de82:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800de84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800de8a:	d308      	bcc.n	800de9e <UART_SetConfig+0x9a2>
 800de8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800de92:	d204      	bcs.n	800de9e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800de94:	697b      	ldr	r3, [r7, #20]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800de9a:	60da      	str	r2, [r3, #12]
 800de9c:	e17f      	b.n	800e19e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800de9e:	2301      	movs	r3, #1
 800dea0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800dea4:	e17b      	b.n	800e19e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	69db      	ldr	r3, [r3, #28]
 800deaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800deae:	f040 80bd 	bne.w	800e02c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800deb2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800deb6:	2b20      	cmp	r3, #32
 800deb8:	dc48      	bgt.n	800df4c <UART_SetConfig+0xa50>
 800deba:	2b00      	cmp	r3, #0
 800debc:	db7b      	blt.n	800dfb6 <UART_SetConfig+0xaba>
 800debe:	2b20      	cmp	r3, #32
 800dec0:	d879      	bhi.n	800dfb6 <UART_SetConfig+0xaba>
 800dec2:	a201      	add	r2, pc, #4	; (adr r2, 800dec8 <UART_SetConfig+0x9cc>)
 800dec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dec8:	0800df53 	.word	0x0800df53
 800decc:	0800df5b 	.word	0x0800df5b
 800ded0:	0800dfb7 	.word	0x0800dfb7
 800ded4:	0800dfb7 	.word	0x0800dfb7
 800ded8:	0800df63 	.word	0x0800df63
 800dedc:	0800dfb7 	.word	0x0800dfb7
 800dee0:	0800dfb7 	.word	0x0800dfb7
 800dee4:	0800dfb7 	.word	0x0800dfb7
 800dee8:	0800df73 	.word	0x0800df73
 800deec:	0800dfb7 	.word	0x0800dfb7
 800def0:	0800dfb7 	.word	0x0800dfb7
 800def4:	0800dfb7 	.word	0x0800dfb7
 800def8:	0800dfb7 	.word	0x0800dfb7
 800defc:	0800dfb7 	.word	0x0800dfb7
 800df00:	0800dfb7 	.word	0x0800dfb7
 800df04:	0800dfb7 	.word	0x0800dfb7
 800df08:	0800df83 	.word	0x0800df83
 800df0c:	0800dfb7 	.word	0x0800dfb7
 800df10:	0800dfb7 	.word	0x0800dfb7
 800df14:	0800dfb7 	.word	0x0800dfb7
 800df18:	0800dfb7 	.word	0x0800dfb7
 800df1c:	0800dfb7 	.word	0x0800dfb7
 800df20:	0800dfb7 	.word	0x0800dfb7
 800df24:	0800dfb7 	.word	0x0800dfb7
 800df28:	0800dfb7 	.word	0x0800dfb7
 800df2c:	0800dfb7 	.word	0x0800dfb7
 800df30:	0800dfb7 	.word	0x0800dfb7
 800df34:	0800dfb7 	.word	0x0800dfb7
 800df38:	0800dfb7 	.word	0x0800dfb7
 800df3c:	0800dfb7 	.word	0x0800dfb7
 800df40:	0800dfb7 	.word	0x0800dfb7
 800df44:	0800dfb7 	.word	0x0800dfb7
 800df48:	0800dfa9 	.word	0x0800dfa9
 800df4c:	2b40      	cmp	r3, #64	; 0x40
 800df4e:	d02e      	beq.n	800dfae <UART_SetConfig+0xab2>
 800df50:	e031      	b.n	800dfb6 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800df52:	f7fa fa89 	bl	8008468 <HAL_RCC_GetPCLK1Freq>
 800df56:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800df58:	e033      	b.n	800dfc2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800df5a:	f7fa fa9b 	bl	8008494 <HAL_RCC_GetPCLK2Freq>
 800df5e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800df60:	e02f      	b.n	800dfc2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800df62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800df66:	4618      	mov	r0, r3
 800df68:	f7fb fe3c 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800df6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800df70:	e027      	b.n	800dfc2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800df72:	f107 0318 	add.w	r3, r7, #24
 800df76:	4618      	mov	r0, r3
 800df78:	f7fb ff88 	bl	8009e8c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800df7c:	69fb      	ldr	r3, [r7, #28]
 800df7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800df80:	e01f      	b.n	800dfc2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800df82:	4b69      	ldr	r3, [pc, #420]	; (800e128 <UART_SetConfig+0xc2c>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	f003 0320 	and.w	r3, r3, #32
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d009      	beq.n	800dfa2 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800df8e:	4b66      	ldr	r3, [pc, #408]	; (800e128 <UART_SetConfig+0xc2c>)
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	08db      	lsrs	r3, r3, #3
 800df94:	f003 0303 	and.w	r3, r3, #3
 800df98:	4a64      	ldr	r2, [pc, #400]	; (800e12c <UART_SetConfig+0xc30>)
 800df9a:	fa22 f303 	lsr.w	r3, r2, r3
 800df9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dfa0:	e00f      	b.n	800dfc2 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800dfa2:	4b62      	ldr	r3, [pc, #392]	; (800e12c <UART_SetConfig+0xc30>)
 800dfa4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dfa6:	e00c      	b.n	800dfc2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dfa8:	4b61      	ldr	r3, [pc, #388]	; (800e130 <UART_SetConfig+0xc34>)
 800dfaa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dfac:	e009      	b.n	800dfc2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dfae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dfb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dfb4:	e005      	b.n	800dfc2 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800dfba:	2301      	movs	r3, #1
 800dfbc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800dfc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dfc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	f000 80ea 	beq.w	800e19e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dfca:	697b      	ldr	r3, [r7, #20]
 800dfcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfce:	4a55      	ldr	r2, [pc, #340]	; (800e124 <UART_SetConfig+0xc28>)
 800dfd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dfd4:	461a      	mov	r2, r3
 800dfd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfd8:	fbb3 f3f2 	udiv	r3, r3, r2
 800dfdc:	005a      	lsls	r2, r3, #1
 800dfde:	697b      	ldr	r3, [r7, #20]
 800dfe0:	685b      	ldr	r3, [r3, #4]
 800dfe2:	085b      	lsrs	r3, r3, #1
 800dfe4:	441a      	add	r2, r3
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	685b      	ldr	r3, [r3, #4]
 800dfea:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfee:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dff2:	2b0f      	cmp	r3, #15
 800dff4:	d916      	bls.n	800e024 <UART_SetConfig+0xb28>
 800dff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dffc:	d212      	bcs.n	800e024 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e000:	b29b      	uxth	r3, r3
 800e002:	f023 030f 	bic.w	r3, r3, #15
 800e006:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e00a:	085b      	lsrs	r3, r3, #1
 800e00c:	b29b      	uxth	r3, r3
 800e00e:	f003 0307 	and.w	r3, r3, #7
 800e012:	b29a      	uxth	r2, r3
 800e014:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e016:	4313      	orrs	r3, r2
 800e018:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800e01a:	697b      	ldr	r3, [r7, #20]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e020:	60da      	str	r2, [r3, #12]
 800e022:	e0bc      	b.n	800e19e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800e024:	2301      	movs	r3, #1
 800e026:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e02a:	e0b8      	b.n	800e19e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e02c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e030:	2b20      	cmp	r3, #32
 800e032:	dc4b      	bgt.n	800e0cc <UART_SetConfig+0xbd0>
 800e034:	2b00      	cmp	r3, #0
 800e036:	f2c0 8087 	blt.w	800e148 <UART_SetConfig+0xc4c>
 800e03a:	2b20      	cmp	r3, #32
 800e03c:	f200 8084 	bhi.w	800e148 <UART_SetConfig+0xc4c>
 800e040:	a201      	add	r2, pc, #4	; (adr r2, 800e048 <UART_SetConfig+0xb4c>)
 800e042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e046:	bf00      	nop
 800e048:	0800e0d3 	.word	0x0800e0d3
 800e04c:	0800e0db 	.word	0x0800e0db
 800e050:	0800e149 	.word	0x0800e149
 800e054:	0800e149 	.word	0x0800e149
 800e058:	0800e0e3 	.word	0x0800e0e3
 800e05c:	0800e149 	.word	0x0800e149
 800e060:	0800e149 	.word	0x0800e149
 800e064:	0800e149 	.word	0x0800e149
 800e068:	0800e0f3 	.word	0x0800e0f3
 800e06c:	0800e149 	.word	0x0800e149
 800e070:	0800e149 	.word	0x0800e149
 800e074:	0800e149 	.word	0x0800e149
 800e078:	0800e149 	.word	0x0800e149
 800e07c:	0800e149 	.word	0x0800e149
 800e080:	0800e149 	.word	0x0800e149
 800e084:	0800e149 	.word	0x0800e149
 800e088:	0800e103 	.word	0x0800e103
 800e08c:	0800e149 	.word	0x0800e149
 800e090:	0800e149 	.word	0x0800e149
 800e094:	0800e149 	.word	0x0800e149
 800e098:	0800e149 	.word	0x0800e149
 800e09c:	0800e149 	.word	0x0800e149
 800e0a0:	0800e149 	.word	0x0800e149
 800e0a4:	0800e149 	.word	0x0800e149
 800e0a8:	0800e149 	.word	0x0800e149
 800e0ac:	0800e149 	.word	0x0800e149
 800e0b0:	0800e149 	.word	0x0800e149
 800e0b4:	0800e149 	.word	0x0800e149
 800e0b8:	0800e149 	.word	0x0800e149
 800e0bc:	0800e149 	.word	0x0800e149
 800e0c0:	0800e149 	.word	0x0800e149
 800e0c4:	0800e149 	.word	0x0800e149
 800e0c8:	0800e13b 	.word	0x0800e13b
 800e0cc:	2b40      	cmp	r3, #64	; 0x40
 800e0ce:	d037      	beq.n	800e140 <UART_SetConfig+0xc44>
 800e0d0:	e03a      	b.n	800e148 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e0d2:	f7fa f9c9 	bl	8008468 <HAL_RCC_GetPCLK1Freq>
 800e0d6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e0d8:	e03c      	b.n	800e154 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e0da:	f7fa f9db 	bl	8008494 <HAL_RCC_GetPCLK2Freq>
 800e0de:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e0e0:	e038      	b.n	800e154 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e0e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	f7fb fd7c 	bl	8009be4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e0f0:	e030      	b.n	800e154 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e0f2:	f107 0318 	add.w	r3, r7, #24
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	f7fb fec8 	bl	8009e8c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e0fc:	69fb      	ldr	r3, [r7, #28]
 800e0fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e100:	e028      	b.n	800e154 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e102:	4b09      	ldr	r3, [pc, #36]	; (800e128 <UART_SetConfig+0xc2c>)
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	f003 0320 	and.w	r3, r3, #32
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d012      	beq.n	800e134 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e10e:	4b06      	ldr	r3, [pc, #24]	; (800e128 <UART_SetConfig+0xc2c>)
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	08db      	lsrs	r3, r3, #3
 800e114:	f003 0303 	and.w	r3, r3, #3
 800e118:	4a04      	ldr	r2, [pc, #16]	; (800e12c <UART_SetConfig+0xc30>)
 800e11a:	fa22 f303 	lsr.w	r3, r2, r3
 800e11e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e120:	e018      	b.n	800e154 <UART_SetConfig+0xc58>
 800e122:	bf00      	nop
 800e124:	08011c64 	.word	0x08011c64
 800e128:	58024400 	.word	0x58024400
 800e12c:	03d09000 	.word	0x03d09000
 800e130:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800e134:	4b24      	ldr	r3, [pc, #144]	; (800e1c8 <UART_SetConfig+0xccc>)
 800e136:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e138:	e00c      	b.n	800e154 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e13a:	4b24      	ldr	r3, [pc, #144]	; (800e1cc <UART_SetConfig+0xcd0>)
 800e13c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e13e:	e009      	b.n	800e154 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e140:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e144:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e146:	e005      	b.n	800e154 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800e148:	2300      	movs	r3, #0
 800e14a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e14c:	2301      	movs	r3, #1
 800e14e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e152:	bf00      	nop
    }

    if (pclk != 0U)
 800e154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e156:	2b00      	cmp	r3, #0
 800e158:	d021      	beq.n	800e19e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e15a:	697b      	ldr	r3, [r7, #20]
 800e15c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e15e:	4a1c      	ldr	r2, [pc, #112]	; (800e1d0 <UART_SetConfig+0xcd4>)
 800e160:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e164:	461a      	mov	r2, r3
 800e166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e168:	fbb3 f2f2 	udiv	r2, r3, r2
 800e16c:	697b      	ldr	r3, [r7, #20]
 800e16e:	685b      	ldr	r3, [r3, #4]
 800e170:	085b      	lsrs	r3, r3, #1
 800e172:	441a      	add	r2, r3
 800e174:	697b      	ldr	r3, [r7, #20]
 800e176:	685b      	ldr	r3, [r3, #4]
 800e178:	fbb2 f3f3 	udiv	r3, r2, r3
 800e17c:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e180:	2b0f      	cmp	r3, #15
 800e182:	d909      	bls.n	800e198 <UART_SetConfig+0xc9c>
 800e184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e186:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e18a:	d205      	bcs.n	800e198 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e18e:	b29a      	uxth	r2, r3
 800e190:	697b      	ldr	r3, [r7, #20]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	60da      	str	r2, [r3, #12]
 800e196:	e002      	b.n	800e19e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800e198:	2301      	movs	r3, #1
 800e19a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e19e:	697b      	ldr	r3, [r7, #20]
 800e1a0:	2201      	movs	r2, #1
 800e1a2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e1a6:	697b      	ldr	r3, [r7, #20]
 800e1a8:	2201      	movs	r2, #1
 800e1aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e1ae:	697b      	ldr	r3, [r7, #20]
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800e1b4:	697b      	ldr	r3, [r7, #20]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800e1ba:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800e1be:	4618      	mov	r0, r3
 800e1c0:	3748      	adds	r7, #72	; 0x48
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e1c8:	03d09000 	.word	0x03d09000
 800e1cc:	003d0900 	.word	0x003d0900
 800e1d0:	08011c64 	.word	0x08011c64

0800e1d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e1d4:	b480      	push	{r7}
 800e1d6:	b083      	sub	sp, #12
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1e0:	f003 0301 	and.w	r3, r3, #1
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d00a      	beq.n	800e1fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	685b      	ldr	r3, [r3, #4]
 800e1ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	430a      	orrs	r2, r1
 800e1fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e202:	f003 0302 	and.w	r3, r3, #2
 800e206:	2b00      	cmp	r3, #0
 800e208:	d00a      	beq.n	800e220 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	685b      	ldr	r3, [r3, #4]
 800e210:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	430a      	orrs	r2, r1
 800e21e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e224:	f003 0304 	and.w	r3, r3, #4
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d00a      	beq.n	800e242 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	685b      	ldr	r3, [r3, #4]
 800e232:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	430a      	orrs	r2, r1
 800e240:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e246:	f003 0308 	and.w	r3, r3, #8
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d00a      	beq.n	800e264 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	685b      	ldr	r3, [r3, #4]
 800e254:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	430a      	orrs	r2, r1
 800e262:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e268:	f003 0310 	and.w	r3, r3, #16
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d00a      	beq.n	800e286 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	689b      	ldr	r3, [r3, #8]
 800e276:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	430a      	orrs	r2, r1
 800e284:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e28a:	f003 0320 	and.w	r3, r3, #32
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d00a      	beq.n	800e2a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	689b      	ldr	r3, [r3, #8]
 800e298:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	430a      	orrs	r2, r1
 800e2a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d01a      	beq.n	800e2ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	685b      	ldr	r3, [r3, #4]
 800e2ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	430a      	orrs	r2, r1
 800e2c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e2d2:	d10a      	bne.n	800e2ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	685b      	ldr	r3, [r3, #4]
 800e2da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	430a      	orrs	r2, r1
 800e2e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d00a      	beq.n	800e30c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	685b      	ldr	r3, [r3, #4]
 800e2fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	430a      	orrs	r2, r1
 800e30a:	605a      	str	r2, [r3, #4]
  }
}
 800e30c:	bf00      	nop
 800e30e:	370c      	adds	r7, #12
 800e310:	46bd      	mov	sp, r7
 800e312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e316:	4770      	bx	lr

0800e318 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b086      	sub	sp, #24
 800e31c:	af02      	add	r7, sp, #8
 800e31e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	2200      	movs	r2, #0
 800e324:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e328:	f7f4 f8ec 	bl	8002504 <HAL_GetTick>
 800e32c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	f003 0308 	and.w	r3, r3, #8
 800e338:	2b08      	cmp	r3, #8
 800e33a:	d10e      	bne.n	800e35a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e33c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e340:	9300      	str	r3, [sp, #0]
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	2200      	movs	r2, #0
 800e346:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e34a:	6878      	ldr	r0, [r7, #4]
 800e34c:	f000 f82f 	bl	800e3ae <UART_WaitOnFlagUntilTimeout>
 800e350:	4603      	mov	r3, r0
 800e352:	2b00      	cmp	r3, #0
 800e354:	d001      	beq.n	800e35a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e356:	2303      	movs	r3, #3
 800e358:	e025      	b.n	800e3a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	f003 0304 	and.w	r3, r3, #4
 800e364:	2b04      	cmp	r3, #4
 800e366:	d10e      	bne.n	800e386 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e368:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e36c:	9300      	str	r3, [sp, #0]
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	2200      	movs	r2, #0
 800e372:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e376:	6878      	ldr	r0, [r7, #4]
 800e378:	f000 f819 	bl	800e3ae <UART_WaitOnFlagUntilTimeout>
 800e37c:	4603      	mov	r3, r0
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d001      	beq.n	800e386 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e382:	2303      	movs	r3, #3
 800e384:	e00f      	b.n	800e3a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	2220      	movs	r2, #32
 800e38a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	2220      	movs	r2, #32
 800e392:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	2200      	movs	r2, #0
 800e39a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	2200      	movs	r2, #0
 800e3a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e3a4:	2300      	movs	r3, #0
}
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	3710      	adds	r7, #16
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}

0800e3ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e3ae:	b580      	push	{r7, lr}
 800e3b0:	b09c      	sub	sp, #112	; 0x70
 800e3b2:	af00      	add	r7, sp, #0
 800e3b4:	60f8      	str	r0, [r7, #12]
 800e3b6:	60b9      	str	r1, [r7, #8]
 800e3b8:	603b      	str	r3, [r7, #0]
 800e3ba:	4613      	mov	r3, r2
 800e3bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e3be:	e0a9      	b.n	800e514 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e3c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e3c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e3c6:	f000 80a5 	beq.w	800e514 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e3ca:	f7f4 f89b 	bl	8002504 <HAL_GetTick>
 800e3ce:	4602      	mov	r2, r0
 800e3d0:	683b      	ldr	r3, [r7, #0]
 800e3d2:	1ad3      	subs	r3, r2, r3
 800e3d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e3d6:	429a      	cmp	r2, r3
 800e3d8:	d302      	bcc.n	800e3e0 <UART_WaitOnFlagUntilTimeout+0x32>
 800e3da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d140      	bne.n	800e462 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e3e8:	e853 3f00 	ldrex	r3, [r3]
 800e3ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e3ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e3f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e3f4:	667b      	str	r3, [r7, #100]	; 0x64
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	461a      	mov	r2, r3
 800e3fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e3fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e400:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e402:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e404:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e406:	e841 2300 	strex	r3, r2, [r1]
 800e40a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e40c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d1e6      	bne.n	800e3e0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	3308      	adds	r3, #8
 800e418:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e41a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e41c:	e853 3f00 	ldrex	r3, [r3]
 800e420:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e424:	f023 0301 	bic.w	r3, r3, #1
 800e428:	663b      	str	r3, [r7, #96]	; 0x60
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	3308      	adds	r3, #8
 800e430:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e432:	64ba      	str	r2, [r7, #72]	; 0x48
 800e434:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e436:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e438:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e43a:	e841 2300 	strex	r3, r2, [r1]
 800e43e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e440:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e442:	2b00      	cmp	r3, #0
 800e444:	d1e5      	bne.n	800e412 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	2220      	movs	r2, #32
 800e44a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	2220      	movs	r2, #32
 800e452:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	2200      	movs	r2, #0
 800e45a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800e45e:	2303      	movs	r3, #3
 800e460:	e069      	b.n	800e536 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	f003 0304 	and.w	r3, r3, #4
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d051      	beq.n	800e514 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	69db      	ldr	r3, [r3, #28]
 800e476:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e47a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e47e:	d149      	bne.n	800e514 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e488:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e492:	e853 3f00 	ldrex	r3, [r3]
 800e496:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e49a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e49e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	461a      	mov	r2, r3
 800e4a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4a8:	637b      	str	r3, [r7, #52]	; 0x34
 800e4aa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e4ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e4b0:	e841 2300 	strex	r3, r2, [r1]
 800e4b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e4b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d1e6      	bne.n	800e48a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	3308      	adds	r3, #8
 800e4c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4c4:	697b      	ldr	r3, [r7, #20]
 800e4c6:	e853 3f00 	ldrex	r3, [r3]
 800e4ca:	613b      	str	r3, [r7, #16]
   return(result);
 800e4cc:	693b      	ldr	r3, [r7, #16]
 800e4ce:	f023 0301 	bic.w	r3, r3, #1
 800e4d2:	66bb      	str	r3, [r7, #104]	; 0x68
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	3308      	adds	r3, #8
 800e4da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e4dc:	623a      	str	r2, [r7, #32]
 800e4de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4e0:	69f9      	ldr	r1, [r7, #28]
 800e4e2:	6a3a      	ldr	r2, [r7, #32]
 800e4e4:	e841 2300 	strex	r3, r2, [r1]
 800e4e8:	61bb      	str	r3, [r7, #24]
   return(result);
 800e4ea:	69bb      	ldr	r3, [r7, #24]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d1e5      	bne.n	800e4bc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	2220      	movs	r2, #32
 800e4f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	2220      	movs	r2, #32
 800e4fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	2220      	movs	r2, #32
 800e504:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	2200      	movs	r2, #0
 800e50c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e510:	2303      	movs	r3, #3
 800e512:	e010      	b.n	800e536 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	69da      	ldr	r2, [r3, #28]
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	4013      	ands	r3, r2
 800e51e:	68ba      	ldr	r2, [r7, #8]
 800e520:	429a      	cmp	r2, r3
 800e522:	bf0c      	ite	eq
 800e524:	2301      	moveq	r3, #1
 800e526:	2300      	movne	r3, #0
 800e528:	b2db      	uxtb	r3, r3
 800e52a:	461a      	mov	r2, r3
 800e52c:	79fb      	ldrb	r3, [r7, #7]
 800e52e:	429a      	cmp	r2, r3
 800e530:	f43f af46 	beq.w	800e3c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e534:	2300      	movs	r3, #0
}
 800e536:	4618      	mov	r0, r3
 800e538:	3770      	adds	r7, #112	; 0x70
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
	...

0800e540 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e540:	b480      	push	{r7}
 800e542:	b0a3      	sub	sp, #140	; 0x8c
 800e544:	af00      	add	r7, sp, #0
 800e546:	60f8      	str	r0, [r7, #12]
 800e548:	60b9      	str	r1, [r7, #8]
 800e54a:	4613      	mov	r3, r2
 800e54c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	68ba      	ldr	r2, [r7, #8]
 800e552:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	88fa      	ldrh	r2, [r7, #6]
 800e558:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	88fa      	ldrh	r2, [r7, #6]
 800e560:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	2200      	movs	r2, #0
 800e568:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	689b      	ldr	r3, [r3, #8]
 800e56e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e572:	d10e      	bne.n	800e592 <UART_Start_Receive_IT+0x52>
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	691b      	ldr	r3, [r3, #16]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d105      	bne.n	800e588 <UART_Start_Receive_IT+0x48>
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800e582:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e586:	e02d      	b.n	800e5e4 <UART_Start_Receive_IT+0xa4>
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	22ff      	movs	r2, #255	; 0xff
 800e58c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e590:	e028      	b.n	800e5e4 <UART_Start_Receive_IT+0xa4>
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	689b      	ldr	r3, [r3, #8]
 800e596:	2b00      	cmp	r3, #0
 800e598:	d10d      	bne.n	800e5b6 <UART_Start_Receive_IT+0x76>
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	691b      	ldr	r3, [r3, #16]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d104      	bne.n	800e5ac <UART_Start_Receive_IT+0x6c>
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	22ff      	movs	r2, #255	; 0xff
 800e5a6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e5aa:	e01b      	b.n	800e5e4 <UART_Start_Receive_IT+0xa4>
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	227f      	movs	r2, #127	; 0x7f
 800e5b0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e5b4:	e016      	b.n	800e5e4 <UART_Start_Receive_IT+0xa4>
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	689b      	ldr	r3, [r3, #8]
 800e5ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e5be:	d10d      	bne.n	800e5dc <UART_Start_Receive_IT+0x9c>
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	691b      	ldr	r3, [r3, #16]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d104      	bne.n	800e5d2 <UART_Start_Receive_IT+0x92>
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	227f      	movs	r2, #127	; 0x7f
 800e5cc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e5d0:	e008      	b.n	800e5e4 <UART_Start_Receive_IT+0xa4>
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	223f      	movs	r2, #63	; 0x3f
 800e5d6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e5da:	e003      	b.n	800e5e4 <UART_Start_Receive_IT+0xa4>
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	2200      	movs	r2, #0
 800e5e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	2222      	movs	r2, #34	; 0x22
 800e5f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	3308      	adds	r3, #8
 800e5fa:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e5fe:	e853 3f00 	ldrex	r3, [r3]
 800e602:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800e604:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e606:	f043 0301 	orr.w	r3, r3, #1
 800e60a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	3308      	adds	r3, #8
 800e614:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800e618:	673a      	str	r2, [r7, #112]	; 0x70
 800e61a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e61c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e61e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800e620:	e841 2300 	strex	r3, r2, [r1]
 800e624:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800e626:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d1e3      	bne.n	800e5f4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e630:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e634:	d153      	bne.n	800e6de <UART_Start_Receive_IT+0x19e>
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e63c:	88fa      	ldrh	r2, [r7, #6]
 800e63e:	429a      	cmp	r2, r3
 800e640:	d34d      	bcc.n	800e6de <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	689b      	ldr	r3, [r3, #8]
 800e646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e64a:	d107      	bne.n	800e65c <UART_Start_Receive_IT+0x11c>
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	691b      	ldr	r3, [r3, #16]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d103      	bne.n	800e65c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	4a4b      	ldr	r2, [pc, #300]	; (800e784 <UART_Start_Receive_IT+0x244>)
 800e658:	671a      	str	r2, [r3, #112]	; 0x70
 800e65a:	e002      	b.n	800e662 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	4a4a      	ldr	r2, [pc, #296]	; (800e788 <UART_Start_Receive_IT+0x248>)
 800e660:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	2200      	movs	r2, #0
 800e666:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	691b      	ldr	r3, [r3, #16]
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d01a      	beq.n	800e6a8 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e678:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e67a:	e853 3f00 	ldrex	r3, [r3]
 800e67e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e682:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e686:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	461a      	mov	r2, r3
 800e690:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e694:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e696:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e698:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e69a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e69c:	e841 2300 	strex	r3, r2, [r1]
 800e6a0:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e6a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d1e4      	bne.n	800e672 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	3308      	adds	r3, #8
 800e6ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6b2:	e853 3f00 	ldrex	r3, [r3]
 800e6b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e6b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e6be:	67fb      	str	r3, [r7, #124]	; 0x7c
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	3308      	adds	r3, #8
 800e6c6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800e6c8:	64ba      	str	r2, [r7, #72]	; 0x48
 800e6ca:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e6ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e6d0:	e841 2300 	strex	r3, r2, [r1]
 800e6d4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e6d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d1e5      	bne.n	800e6a8 <UART_Start_Receive_IT+0x168>
 800e6dc:	e04a      	b.n	800e774 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	689b      	ldr	r3, [r3, #8]
 800e6e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e6e6:	d107      	bne.n	800e6f8 <UART_Start_Receive_IT+0x1b8>
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	691b      	ldr	r3, [r3, #16]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d103      	bne.n	800e6f8 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	4a26      	ldr	r2, [pc, #152]	; (800e78c <UART_Start_Receive_IT+0x24c>)
 800e6f4:	671a      	str	r2, [r3, #112]	; 0x70
 800e6f6:	e002      	b.n	800e6fe <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	4a25      	ldr	r2, [pc, #148]	; (800e790 <UART_Start_Receive_IT+0x250>)
 800e6fc:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	2200      	movs	r2, #0
 800e702:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	691b      	ldr	r3, [r3, #16]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d019      	beq.n	800e742 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e716:	e853 3f00 	ldrex	r3, [r3]
 800e71a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e71c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e71e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800e722:	677b      	str	r3, [r7, #116]	; 0x74
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	461a      	mov	r2, r3
 800e72a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e72c:	637b      	str	r3, [r7, #52]	; 0x34
 800e72e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e730:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e732:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e734:	e841 2300 	strex	r3, r2, [r1]
 800e738:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e73a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d1e6      	bne.n	800e70e <UART_Start_Receive_IT+0x1ce>
 800e740:	e018      	b.n	800e774 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e748:	697b      	ldr	r3, [r7, #20]
 800e74a:	e853 3f00 	ldrex	r3, [r3]
 800e74e:	613b      	str	r3, [r7, #16]
   return(result);
 800e750:	693b      	ldr	r3, [r7, #16]
 800e752:	f043 0320 	orr.w	r3, r3, #32
 800e756:	67bb      	str	r3, [r7, #120]	; 0x78
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	461a      	mov	r2, r3
 800e75e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e760:	623b      	str	r3, [r7, #32]
 800e762:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e764:	69f9      	ldr	r1, [r7, #28]
 800e766:	6a3a      	ldr	r2, [r7, #32]
 800e768:	e841 2300 	strex	r3, r2, [r1]
 800e76c:	61bb      	str	r3, [r7, #24]
   return(result);
 800e76e:	69bb      	ldr	r3, [r7, #24]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d1e6      	bne.n	800e742 <UART_Start_Receive_IT+0x202>
    }
  }
  return HAL_OK;
 800e774:	2300      	movs	r3, #0
}
 800e776:	4618      	mov	r0, r3
 800e778:	378c      	adds	r7, #140	; 0x8c
 800e77a:	46bd      	mov	sp, r7
 800e77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e780:	4770      	bx	lr
 800e782:	bf00      	nop
 800e784:	0800ee9d 	.word	0x0800ee9d
 800e788:	0800eba5 	.word	0x0800eba5
 800e78c:	0800ea43 	.word	0x0800ea43
 800e790:	0800e8e3 	.word	0x0800e8e3

0800e794 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e794:	b480      	push	{r7}
 800e796:	b095      	sub	sp, #84	; 0x54
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7a4:	e853 3f00 	ldrex	r3, [r3]
 800e7a8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e7b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	461a      	mov	r2, r3
 800e7b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e7ba:	643b      	str	r3, [r7, #64]	; 0x40
 800e7bc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e7c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e7c2:	e841 2300 	strex	r3, r2, [r1]
 800e7c6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e7c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d1e6      	bne.n	800e79c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	3308      	adds	r3, #8
 800e7d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7d6:	6a3b      	ldr	r3, [r7, #32]
 800e7d8:	e853 3f00 	ldrex	r3, [r3]
 800e7dc:	61fb      	str	r3, [r7, #28]
   return(result);
 800e7de:	69fa      	ldr	r2, [r7, #28]
 800e7e0:	4b1e      	ldr	r3, [pc, #120]	; (800e85c <UART_EndRxTransfer+0xc8>)
 800e7e2:	4013      	ands	r3, r2
 800e7e4:	64bb      	str	r3, [r7, #72]	; 0x48
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	3308      	adds	r3, #8
 800e7ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e7ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e7f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e7f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e7f6:	e841 2300 	strex	r3, r2, [r1]
 800e7fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e7fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d1e5      	bne.n	800e7ce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e806:	2b01      	cmp	r3, #1
 800e808:	d118      	bne.n	800e83c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	e853 3f00 	ldrex	r3, [r3]
 800e816:	60bb      	str	r3, [r7, #8]
   return(result);
 800e818:	68bb      	ldr	r3, [r7, #8]
 800e81a:	f023 0310 	bic.w	r3, r3, #16
 800e81e:	647b      	str	r3, [r7, #68]	; 0x44
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	461a      	mov	r2, r3
 800e826:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e828:	61bb      	str	r3, [r7, #24]
 800e82a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e82c:	6979      	ldr	r1, [r7, #20]
 800e82e:	69ba      	ldr	r2, [r7, #24]
 800e830:	e841 2300 	strex	r3, r2, [r1]
 800e834:	613b      	str	r3, [r7, #16]
   return(result);
 800e836:	693b      	ldr	r3, [r7, #16]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d1e6      	bne.n	800e80a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2220      	movs	r2, #32
 800e840:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2200      	movs	r2, #0
 800e848:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	2200      	movs	r2, #0
 800e84e:	671a      	str	r2, [r3, #112]	; 0x70
}
 800e850:	bf00      	nop
 800e852:	3754      	adds	r7, #84	; 0x54
 800e854:	46bd      	mov	sp, r7
 800e856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85a:	4770      	bx	lr
 800e85c:	effffffe 	.word	0xeffffffe

0800e860 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b084      	sub	sp, #16
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e86c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	2200      	movs	r2, #0
 800e872:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	2200      	movs	r2, #0
 800e87a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e87e:	68f8      	ldr	r0, [r7, #12]
 800e880:	f7fe fe26 	bl	800d4d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e884:	bf00      	nop
 800e886:	3710      	adds	r7, #16
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}

0800e88c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b088      	sub	sp, #32
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	e853 3f00 	ldrex	r3, [r3]
 800e8a0:	60bb      	str	r3, [r7, #8]
   return(result);
 800e8a2:	68bb      	ldr	r3, [r7, #8]
 800e8a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e8a8:	61fb      	str	r3, [r7, #28]
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	461a      	mov	r2, r3
 800e8b0:	69fb      	ldr	r3, [r7, #28]
 800e8b2:	61bb      	str	r3, [r7, #24]
 800e8b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8b6:	6979      	ldr	r1, [r7, #20]
 800e8b8:	69ba      	ldr	r2, [r7, #24]
 800e8ba:	e841 2300 	strex	r3, r2, [r1]
 800e8be:	613b      	str	r3, [r7, #16]
   return(result);
 800e8c0:	693b      	ldr	r3, [r7, #16]
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d1e6      	bne.n	800e894 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2220      	movs	r2, #32
 800e8ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e8d4:	6878      	ldr	r0, [r7, #4]
 800e8d6:	f7fe fdf1 	bl	800d4bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e8da:	bf00      	nop
 800e8dc:	3720      	adds	r7, #32
 800e8de:	46bd      	mov	sp, r7
 800e8e0:	bd80      	pop	{r7, pc}

0800e8e2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e8e2:	b580      	push	{r7, lr}
 800e8e4:	b096      	sub	sp, #88	; 0x58
 800e8e6:	af00      	add	r7, sp, #0
 800e8e8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e8f0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8fa:	2b22      	cmp	r3, #34	; 0x22
 800e8fc:	f040 8095 	bne.w	800ea2a <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e906:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e90a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800e90e:	b2d9      	uxtb	r1, r3
 800e910:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800e914:	b2da      	uxtb	r2, r3
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e91a:	400a      	ands	r2, r1
 800e91c:	b2d2      	uxtb	r2, r2
 800e91e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e924:	1c5a      	adds	r2, r3, #1
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e930:	b29b      	uxth	r3, r3
 800e932:	3b01      	subs	r3, #1
 800e934:	b29a      	uxth	r2, r3
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e942:	b29b      	uxth	r3, r3
 800e944:	2b00      	cmp	r3, #0
 800e946:	d178      	bne.n	800ea3a <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e950:	e853 3f00 	ldrex	r3, [r3]
 800e954:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e958:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e95c:	653b      	str	r3, [r7, #80]	; 0x50
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	461a      	mov	r2, r3
 800e964:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e966:	647b      	str	r3, [r7, #68]	; 0x44
 800e968:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e96a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e96c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e96e:	e841 2300 	strex	r3, r2, [r1]
 800e972:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e976:	2b00      	cmp	r3, #0
 800e978:	d1e6      	bne.n	800e948 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	3308      	adds	r3, #8
 800e980:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e984:	e853 3f00 	ldrex	r3, [r3]
 800e988:	623b      	str	r3, [r7, #32]
   return(result);
 800e98a:	6a3b      	ldr	r3, [r7, #32]
 800e98c:	f023 0301 	bic.w	r3, r3, #1
 800e990:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	3308      	adds	r3, #8
 800e998:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e99a:	633a      	str	r2, [r7, #48]	; 0x30
 800e99c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e99e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e9a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9a2:	e841 2300 	strex	r3, r2, [r1]
 800e9a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e9a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d1e5      	bne.n	800e97a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2220      	movs	r2, #32
 800e9b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e9c0:	2b01      	cmp	r3, #1
 800e9c2:	d12e      	bne.n	800ea22 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	2200      	movs	r2, #0
 800e9c8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9d0:	693b      	ldr	r3, [r7, #16]
 800e9d2:	e853 3f00 	ldrex	r3, [r3]
 800e9d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	f023 0310 	bic.w	r3, r3, #16
 800e9de:	64bb      	str	r3, [r7, #72]	; 0x48
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	461a      	mov	r2, r3
 800e9e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e9e8:	61fb      	str	r3, [r7, #28]
 800e9ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9ec:	69b9      	ldr	r1, [r7, #24]
 800e9ee:	69fa      	ldr	r2, [r7, #28]
 800e9f0:	e841 2300 	strex	r3, r2, [r1]
 800e9f4:	617b      	str	r3, [r7, #20]
   return(result);
 800e9f6:	697b      	ldr	r3, [r7, #20]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d1e6      	bne.n	800e9ca <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	69db      	ldr	r3, [r3, #28]
 800ea02:	f003 0310 	and.w	r3, r3, #16
 800ea06:	2b10      	cmp	r3, #16
 800ea08:	d103      	bne.n	800ea12 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	2210      	movs	r2, #16
 800ea10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ea18:	4619      	mov	r1, r3
 800ea1a:	6878      	ldr	r0, [r7, #4]
 800ea1c:	f7fe fd62 	bl	800d4e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ea20:	e00b      	b.n	800ea3a <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800ea22:	6878      	ldr	r0, [r7, #4]
 800ea24:	f7f3 f846 	bl	8001ab4 <HAL_UART_RxCpltCallback>
}
 800ea28:	e007      	b.n	800ea3a <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	699a      	ldr	r2, [r3, #24]
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	f042 0208 	orr.w	r2, r2, #8
 800ea38:	619a      	str	r2, [r3, #24]
}
 800ea3a:	bf00      	nop
 800ea3c:	3758      	adds	r7, #88	; 0x58
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}

0800ea42 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ea42:	b580      	push	{r7, lr}
 800ea44:	b096      	sub	sp, #88	; 0x58
 800ea46:	af00      	add	r7, sp, #0
 800ea48:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ea50:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ea5a:	2b22      	cmp	r3, #34	; 0x22
 800ea5c:	f040 8095 	bne.w	800eb8a <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea66:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea6e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800ea70:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800ea74:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800ea78:	4013      	ands	r3, r2
 800ea7a:	b29a      	uxth	r2, r3
 800ea7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ea7e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea84:	1c9a      	adds	r2, r3, #2
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ea90:	b29b      	uxth	r3, r3
 800ea92:	3b01      	subs	r3, #1
 800ea94:	b29a      	uxth	r2, r3
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eaa2:	b29b      	uxth	r3, r3
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d178      	bne.n	800eb9a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eab0:	e853 3f00 	ldrex	r3, [r3]
 800eab4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800eab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eab8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800eabc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	461a      	mov	r2, r3
 800eac4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eac6:	643b      	str	r3, [r7, #64]	; 0x40
 800eac8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800eacc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800eace:	e841 2300 	strex	r3, r2, [r1]
 800ead2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ead4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d1e6      	bne.n	800eaa8 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	3308      	adds	r3, #8
 800eae0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eae2:	6a3b      	ldr	r3, [r7, #32]
 800eae4:	e853 3f00 	ldrex	r3, [r3]
 800eae8:	61fb      	str	r3, [r7, #28]
   return(result);
 800eaea:	69fb      	ldr	r3, [r7, #28]
 800eaec:	f023 0301 	bic.w	r3, r3, #1
 800eaf0:	64bb      	str	r3, [r7, #72]	; 0x48
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	3308      	adds	r3, #8
 800eaf8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800eafa:	62fa      	str	r2, [r7, #44]	; 0x2c
 800eafc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eafe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800eb00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eb02:	e841 2300 	strex	r3, r2, [r1]
 800eb06:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800eb08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d1e5      	bne.n	800eada <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	2220      	movs	r2, #32
 800eb12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2200      	movs	r2, #0
 800eb1a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eb20:	2b01      	cmp	r3, #1
 800eb22:	d12e      	bne.n	800eb82 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2200      	movs	r2, #0
 800eb28:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	e853 3f00 	ldrex	r3, [r3]
 800eb36:	60bb      	str	r3, [r7, #8]
   return(result);
 800eb38:	68bb      	ldr	r3, [r7, #8]
 800eb3a:	f023 0310 	bic.w	r3, r3, #16
 800eb3e:	647b      	str	r3, [r7, #68]	; 0x44
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	461a      	mov	r2, r3
 800eb46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb48:	61bb      	str	r3, [r7, #24]
 800eb4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb4c:	6979      	ldr	r1, [r7, #20]
 800eb4e:	69ba      	ldr	r2, [r7, #24]
 800eb50:	e841 2300 	strex	r3, r2, [r1]
 800eb54:	613b      	str	r3, [r7, #16]
   return(result);
 800eb56:	693b      	ldr	r3, [r7, #16]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d1e6      	bne.n	800eb2a <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	69db      	ldr	r3, [r3, #28]
 800eb62:	f003 0310 	and.w	r3, r3, #16
 800eb66:	2b10      	cmp	r3, #16
 800eb68:	d103      	bne.n	800eb72 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	2210      	movs	r2, #16
 800eb70:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800eb78:	4619      	mov	r1, r3
 800eb7a:	6878      	ldr	r0, [r7, #4]
 800eb7c:	f7fe fcb2 	bl	800d4e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800eb80:	e00b      	b.n	800eb9a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800eb82:	6878      	ldr	r0, [r7, #4]
 800eb84:	f7f2 ff96 	bl	8001ab4 <HAL_UART_RxCpltCallback>
}
 800eb88:	e007      	b.n	800eb9a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	699a      	ldr	r2, [r3, #24]
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	f042 0208 	orr.w	r2, r2, #8
 800eb98:	619a      	str	r2, [r3, #24]
}
 800eb9a:	bf00      	nop
 800eb9c:	3758      	adds	r7, #88	; 0x58
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	bd80      	pop	{r7, pc}
	...

0800eba4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800eba4:	b580      	push	{r7, lr}
 800eba6:	b0a6      	sub	sp, #152	; 0x98
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ebb2:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	69db      	ldr	r3, [r3, #28]
 800ebbc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	681b      	ldr	r3, [r3, #0]
 800ebce:	689b      	ldr	r3, [r3, #8]
 800ebd0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ebda:	2b22      	cmp	r3, #34	; 0x22
 800ebdc:	f040 814d 	bne.w	800ee7a <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ebe6:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ebea:	e0f4      	b.n	800edd6 <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebf2:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ebf6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800ebfa:	b2d9      	uxtb	r1, r3
 800ebfc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800ec00:	b2da      	uxtb	r2, r3
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec06:	400a      	ands	r2, r1
 800ec08:	b2d2      	uxtb	r2, r2
 800ec0a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec10:	1c5a      	adds	r2, r3, #1
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ec1c:	b29b      	uxth	r3, r3
 800ec1e:	3b01      	subs	r3, #1
 800ec20:	b29a      	uxth	r2, r3
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	69db      	ldr	r3, [r3, #28]
 800ec2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ec32:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ec36:	f003 0307 	and.w	r3, r3, #7
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d053      	beq.n	800ece6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ec3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ec42:	f003 0301 	and.w	r3, r3, #1
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d011      	beq.n	800ec6e <UART_RxISR_8BIT_FIFOEN+0xca>
 800ec4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ec4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d00b      	beq.n	800ec6e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	2201      	movs	r2, #1
 800ec5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec64:	f043 0201 	orr.w	r2, r3, #1
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ec6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ec72:	f003 0302 	and.w	r3, r3, #2
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d011      	beq.n	800ec9e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ec7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ec7e:	f003 0301 	and.w	r3, r3, #1
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d00b      	beq.n	800ec9e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	2202      	movs	r2, #2
 800ec8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec94:	f043 0204 	orr.w	r2, r3, #4
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ec9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800eca2:	f003 0304 	and.w	r3, r3, #4
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d011      	beq.n	800ecce <UART_RxISR_8BIT_FIFOEN+0x12a>
 800ecaa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ecae:	f003 0301 	and.w	r3, r3, #1
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d00b      	beq.n	800ecce <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	2204      	movs	r2, #4
 800ecbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ecc4:	f043 0202 	orr.w	r2, r3, #2
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d006      	beq.n	800ece6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ecd8:	6878      	ldr	r0, [r7, #4]
 800ecda:	f7fe fbf9 	bl	800d4d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	2200      	movs	r2, #0
 800ece2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ecec:	b29b      	uxth	r3, r3
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d171      	bne.n	800edd6 <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecf8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ecfa:	e853 3f00 	ldrex	r3, [r3]
 800ecfe:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800ed00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ed02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ed06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	461a      	mov	r2, r3
 800ed10:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ed14:	66bb      	str	r3, [r7, #104]	; 0x68
 800ed16:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed18:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ed1a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ed1c:	e841 2300 	strex	r3, r2, [r1]
 800ed20:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800ed22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d1e4      	bne.n	800ecf2 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	3308      	adds	r3, #8
 800ed2e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ed32:	e853 3f00 	ldrex	r3, [r3]
 800ed36:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800ed38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ed3a:	4b56      	ldr	r3, [pc, #344]	; (800ee94 <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 800ed3c:	4013      	ands	r3, r2
 800ed3e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	3308      	adds	r3, #8
 800ed46:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800ed48:	657a      	str	r2, [r7, #84]	; 0x54
 800ed4a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed4c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ed4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ed50:	e841 2300 	strex	r3, r2, [r1]
 800ed54:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ed56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d1e5      	bne.n	800ed28 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2220      	movs	r2, #32
 800ed60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	2200      	movs	r2, #0
 800ed68:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ed6e:	2b01      	cmp	r3, #1
 800ed70:	d12e      	bne.n	800edd0 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	2200      	movs	r2, #0
 800ed76:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed80:	e853 3f00 	ldrex	r3, [r3]
 800ed84:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ed86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed88:	f023 0310 	bic.w	r3, r3, #16
 800ed8c:	67bb      	str	r3, [r7, #120]	; 0x78
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	461a      	mov	r2, r3
 800ed94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ed96:	643b      	str	r3, [r7, #64]	; 0x40
 800ed98:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed9a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ed9c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ed9e:	e841 2300 	strex	r3, r2, [r1]
 800eda2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800eda4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d1e6      	bne.n	800ed78 <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	69db      	ldr	r3, [r3, #28]
 800edb0:	f003 0310 	and.w	r3, r3, #16
 800edb4:	2b10      	cmp	r3, #16
 800edb6:	d103      	bne.n	800edc0 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	2210      	movs	r2, #16
 800edbe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800edc6:	4619      	mov	r1, r3
 800edc8:	6878      	ldr	r0, [r7, #4]
 800edca:	f7fe fb8b 	bl	800d4e4 <HAL_UARTEx_RxEventCallback>
 800edce:	e002      	b.n	800edd6 <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800edd0:	6878      	ldr	r0, [r7, #4]
 800edd2:	f7f2 fe6f 	bl	8001ab4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800edd6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d006      	beq.n	800edec <UART_RxISR_8BIT_FIFOEN+0x248>
 800edde:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ede2:	f003 0320 	and.w	r3, r3, #32
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	f47f af00 	bne.w	800ebec <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800edf2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800edf6:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d045      	beq.n	800ee8a <UART_RxISR_8BIT_FIFOEN+0x2e6>
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ee04:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ee08:	429a      	cmp	r2, r3
 800ee0a:	d23e      	bcs.n	800ee8a <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	3308      	adds	r3, #8
 800ee12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee14:	6a3b      	ldr	r3, [r7, #32]
 800ee16:	e853 3f00 	ldrex	r3, [r3]
 800ee1a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ee1c:	69fb      	ldr	r3, [r7, #28]
 800ee1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ee22:	673b      	str	r3, [r7, #112]	; 0x70
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	3308      	adds	r3, #8
 800ee2a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800ee2c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ee2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ee32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ee34:	e841 2300 	strex	r3, r2, [r1]
 800ee38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ee3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d1e5      	bne.n	800ee0c <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	4a15      	ldr	r2, [pc, #84]	; (800ee98 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800ee44:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	e853 3f00 	ldrex	r3, [r3]
 800ee52:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	f043 0320 	orr.w	r3, r3, #32
 800ee5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	461a      	mov	r2, r3
 800ee62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ee64:	61bb      	str	r3, [r7, #24]
 800ee66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee68:	6979      	ldr	r1, [r7, #20]
 800ee6a:	69ba      	ldr	r2, [r7, #24]
 800ee6c:	e841 2300 	strex	r3, r2, [r1]
 800ee70:	613b      	str	r3, [r7, #16]
   return(result);
 800ee72:	693b      	ldr	r3, [r7, #16]
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d1e6      	bne.n	800ee46 <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ee78:	e007      	b.n	800ee8a <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	699a      	ldr	r2, [r3, #24]
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	f042 0208 	orr.w	r2, r2, #8
 800ee88:	619a      	str	r2, [r3, #24]
}
 800ee8a:	bf00      	nop
 800ee8c:	3798      	adds	r7, #152	; 0x98
 800ee8e:	46bd      	mov	sp, r7
 800ee90:	bd80      	pop	{r7, pc}
 800ee92:	bf00      	nop
 800ee94:	effffffe 	.word	0xeffffffe
 800ee98:	0800e8e3 	.word	0x0800e8e3

0800ee9c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ee9c:	b580      	push	{r7, lr}
 800ee9e:	b0a8      	sub	sp, #160	; 0xa0
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800eeaa:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	69db      	ldr	r3, [r3, #28]
 800eeb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	689b      	ldr	r3, [r3, #8]
 800eec8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eed2:	2b22      	cmp	r3, #34	; 0x22
 800eed4:	f040 8151 	bne.w	800f17a <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800eede:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800eee2:	e0f8      	b.n	800f0d6 <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eeea:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eef2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800eef6:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800eefa:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800eefe:	4013      	ands	r3, r2
 800ef00:	b29a      	uxth	r2, r3
 800ef02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ef06:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ef0c:	1c9a      	adds	r2, r3, #2
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ef18:	b29b      	uxth	r3, r3
 800ef1a:	3b01      	subs	r3, #1
 800ef1c:	b29a      	uxth	r2, r3
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	69db      	ldr	r3, [r3, #28]
 800ef2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ef2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ef32:	f003 0307 	and.w	r3, r3, #7
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d053      	beq.n	800efe2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ef3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ef3e:	f003 0301 	and.w	r3, r3, #1
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d011      	beq.n	800ef6a <UART_RxISR_16BIT_FIFOEN+0xce>
 800ef46:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ef4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d00b      	beq.n	800ef6a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	2201      	movs	r2, #1
 800ef58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ef60:	f043 0201 	orr.w	r2, r3, #1
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ef6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ef6e:	f003 0302 	and.w	r3, r3, #2
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d011      	beq.n	800ef9a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800ef76:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ef7a:	f003 0301 	and.w	r3, r3, #1
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d00b      	beq.n	800ef9a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	2202      	movs	r2, #2
 800ef88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ef90:	f043 0204 	orr.w	r2, r3, #4
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ef9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ef9e:	f003 0304 	and.w	r3, r3, #4
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d011      	beq.n	800efca <UART_RxISR_16BIT_FIFOEN+0x12e>
 800efa6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800efaa:	f003 0301 	and.w	r3, r3, #1
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d00b      	beq.n	800efca <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	2204      	movs	r2, #4
 800efb8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800efc0:	f043 0202 	orr.w	r2, r3, #2
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d006      	beq.n	800efe2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800efd4:	6878      	ldr	r0, [r7, #4]
 800efd6:	f7fe fa7b 	bl	800d4d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	2200      	movs	r2, #0
 800efde:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800efe8:	b29b      	uxth	r3, r3
 800efea:	2b00      	cmp	r3, #0
 800efec:	d173      	bne.n	800f0d6 <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eff4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800eff6:	e853 3f00 	ldrex	r3, [r3]
 800effa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800effc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800effe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f002:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	461a      	mov	r2, r3
 800f00c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f010:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f012:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f014:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800f016:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f018:	e841 2300 	strex	r3, r2, [r1]
 800f01c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800f01e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f020:	2b00      	cmp	r3, #0
 800f022:	d1e4      	bne.n	800efee <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	3308      	adds	r3, #8
 800f02a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f02c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f02e:	e853 3f00 	ldrex	r3, [r3]
 800f032:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800f034:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f036:	4b57      	ldr	r3, [pc, #348]	; (800f194 <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 800f038:	4013      	ands	r3, r2
 800f03a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	3308      	adds	r3, #8
 800f044:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f048:	65ba      	str	r2, [r7, #88]	; 0x58
 800f04a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f04c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f04e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f050:	e841 2300 	strex	r3, r2, [r1]
 800f054:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800f056:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d1e3      	bne.n	800f024 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2220      	movs	r2, #32
 800f060:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	2200      	movs	r2, #0
 800f068:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f06e:	2b01      	cmp	r3, #1
 800f070:	d12e      	bne.n	800f0d0 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	2200      	movs	r2, #0
 800f076:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f07e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f080:	e853 3f00 	ldrex	r3, [r3]
 800f084:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f086:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f088:	f023 0310 	bic.w	r3, r3, #16
 800f08c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	461a      	mov	r2, r3
 800f094:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f096:	647b      	str	r3, [r7, #68]	; 0x44
 800f098:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f09a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f09c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f09e:	e841 2300 	strex	r3, r2, [r1]
 800f0a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f0a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d1e6      	bne.n	800f078 <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	69db      	ldr	r3, [r3, #28]
 800f0b0:	f003 0310 	and.w	r3, r3, #16
 800f0b4:	2b10      	cmp	r3, #16
 800f0b6:	d103      	bne.n	800f0c0 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	2210      	movs	r2, #16
 800f0be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f0c6:	4619      	mov	r1, r3
 800f0c8:	6878      	ldr	r0, [r7, #4]
 800f0ca:	f7fe fa0b 	bl	800d4e4 <HAL_UARTEx_RxEventCallback>
 800f0ce:	e002      	b.n	800f0d6 <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f7f2 fcef 	bl	8001ab4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f0d6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d006      	beq.n	800f0ec <UART_RxISR_16BIT_FIFOEN+0x250>
 800f0de:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f0e2:	f003 0320 	and.w	r3, r3, #32
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	f47f aefc 	bne.w	800eee4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f0f2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f0f6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d045      	beq.n	800f18a <UART_RxISR_16BIT_FIFOEN+0x2ee>
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f104:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800f108:	429a      	cmp	r2, r3
 800f10a:	d23e      	bcs.n	800f18a <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	3308      	adds	r3, #8
 800f112:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f116:	e853 3f00 	ldrex	r3, [r3]
 800f11a:	623b      	str	r3, [r7, #32]
   return(result);
 800f11c:	6a3b      	ldr	r3, [r7, #32]
 800f11e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f122:	677b      	str	r3, [r7, #116]	; 0x74
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	3308      	adds	r3, #8
 800f12a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f12c:	633a      	str	r2, [r7, #48]	; 0x30
 800f12e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f130:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f132:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f134:	e841 2300 	strex	r3, r2, [r1]
 800f138:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f13a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d1e5      	bne.n	800f10c <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	4a15      	ldr	r2, [pc, #84]	; (800f198 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800f144:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f14c:	693b      	ldr	r3, [r7, #16]
 800f14e:	e853 3f00 	ldrex	r3, [r3]
 800f152:	60fb      	str	r3, [r7, #12]
   return(result);
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	f043 0320 	orr.w	r3, r3, #32
 800f15a:	673b      	str	r3, [r7, #112]	; 0x70
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	461a      	mov	r2, r3
 800f162:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f164:	61fb      	str	r3, [r7, #28]
 800f166:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f168:	69b9      	ldr	r1, [r7, #24]
 800f16a:	69fa      	ldr	r2, [r7, #28]
 800f16c:	e841 2300 	strex	r3, r2, [r1]
 800f170:	617b      	str	r3, [r7, #20]
   return(result);
 800f172:	697b      	ldr	r3, [r7, #20]
 800f174:	2b00      	cmp	r3, #0
 800f176:	d1e6      	bne.n	800f146 <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f178:	e007      	b.n	800f18a <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	699a      	ldr	r2, [r3, #24]
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	f042 0208 	orr.w	r2, r2, #8
 800f188:	619a      	str	r2, [r3, #24]
}
 800f18a:	bf00      	nop
 800f18c:	37a0      	adds	r7, #160	; 0xa0
 800f18e:	46bd      	mov	sp, r7
 800f190:	bd80      	pop	{r7, pc}
 800f192:	bf00      	nop
 800f194:	effffffe 	.word	0xeffffffe
 800f198:	0800ea43 	.word	0x0800ea43

0800f19c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f19c:	b480      	push	{r7}
 800f19e:	b083      	sub	sp, #12
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f1a4:	bf00      	nop
 800f1a6:	370c      	adds	r7, #12
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ae:	4770      	bx	lr

0800f1b0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f1b0:	b480      	push	{r7}
 800f1b2:	b083      	sub	sp, #12
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f1b8:	bf00      	nop
 800f1ba:	370c      	adds	r7, #12
 800f1bc:	46bd      	mov	sp, r7
 800f1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c2:	4770      	bx	lr

0800f1c4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f1c4:	b480      	push	{r7}
 800f1c6:	b083      	sub	sp, #12
 800f1c8:	af00      	add	r7, sp, #0
 800f1ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f1cc:	bf00      	nop
 800f1ce:	370c      	adds	r7, #12
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d6:	4770      	bx	lr

0800f1d8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f1d8:	b480      	push	{r7}
 800f1da:	b085      	sub	sp, #20
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f1e6:	2b01      	cmp	r3, #1
 800f1e8:	d101      	bne.n	800f1ee <HAL_UARTEx_DisableFifoMode+0x16>
 800f1ea:	2302      	movs	r3, #2
 800f1ec:	e027      	b.n	800f23e <HAL_UARTEx_DisableFifoMode+0x66>
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	2201      	movs	r2, #1
 800f1f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	2224      	movs	r2, #36	; 0x24
 800f1fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	681a      	ldr	r2, [r3, #0]
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	f022 0201 	bic.w	r2, r2, #1
 800f214:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800f21c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	2200      	movs	r2, #0
 800f222:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	68fa      	ldr	r2, [r7, #12]
 800f22a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	2220      	movs	r2, #32
 800f230:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	2200      	movs	r2, #0
 800f238:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f23c:	2300      	movs	r3, #0
}
 800f23e:	4618      	mov	r0, r3
 800f240:	3714      	adds	r7, #20
 800f242:	46bd      	mov	sp, r7
 800f244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f248:	4770      	bx	lr

0800f24a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f24a:	b580      	push	{r7, lr}
 800f24c:	b084      	sub	sp, #16
 800f24e:	af00      	add	r7, sp, #0
 800f250:	6078      	str	r0, [r7, #4]
 800f252:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f25a:	2b01      	cmp	r3, #1
 800f25c:	d101      	bne.n	800f262 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f25e:	2302      	movs	r3, #2
 800f260:	e02d      	b.n	800f2be <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2201      	movs	r2, #1
 800f266:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	2224      	movs	r2, #36	; 0x24
 800f26e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	681a      	ldr	r2, [r3, #0]
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	f022 0201 	bic.w	r2, r2, #1
 800f288:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	689b      	ldr	r3, [r3, #8]
 800f290:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	683a      	ldr	r2, [r7, #0]
 800f29a:	430a      	orrs	r2, r1
 800f29c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	f000 f850 	bl	800f344 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	68fa      	ldr	r2, [r7, #12]
 800f2aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	2220      	movs	r2, #32
 800f2b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f2bc:	2300      	movs	r3, #0
}
 800f2be:	4618      	mov	r0, r3
 800f2c0:	3710      	adds	r7, #16
 800f2c2:	46bd      	mov	sp, r7
 800f2c4:	bd80      	pop	{r7, pc}

0800f2c6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f2c6:	b580      	push	{r7, lr}
 800f2c8:	b084      	sub	sp, #16
 800f2ca:	af00      	add	r7, sp, #0
 800f2cc:	6078      	str	r0, [r7, #4]
 800f2ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f2d6:	2b01      	cmp	r3, #1
 800f2d8:	d101      	bne.n	800f2de <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f2da:	2302      	movs	r3, #2
 800f2dc:	e02d      	b.n	800f33a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	2201      	movs	r2, #1
 800f2e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	2224      	movs	r2, #36	; 0x24
 800f2ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	681a      	ldr	r2, [r3, #0]
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	f022 0201 	bic.w	r2, r2, #1
 800f304:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	689b      	ldr	r3, [r3, #8]
 800f30c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	683a      	ldr	r2, [r7, #0]
 800f316:	430a      	orrs	r2, r1
 800f318:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f31a:	6878      	ldr	r0, [r7, #4]
 800f31c:	f000 f812 	bl	800f344 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	68fa      	ldr	r2, [r7, #12]
 800f326:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	2220      	movs	r2, #32
 800f32c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	2200      	movs	r2, #0
 800f334:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f338:	2300      	movs	r3, #0
}
 800f33a:	4618      	mov	r0, r3
 800f33c:	3710      	adds	r7, #16
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}
	...

0800f344 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f344:	b480      	push	{r7}
 800f346:	b085      	sub	sp, #20
 800f348:	af00      	add	r7, sp, #0
 800f34a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f350:	2b00      	cmp	r3, #0
 800f352:	d108      	bne.n	800f366 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	2201      	movs	r2, #1
 800f358:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	2201      	movs	r2, #1
 800f360:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f364:	e031      	b.n	800f3ca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f366:	2310      	movs	r3, #16
 800f368:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f36a:	2310      	movs	r3, #16
 800f36c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	689b      	ldr	r3, [r3, #8]
 800f374:	0e5b      	lsrs	r3, r3, #25
 800f376:	b2db      	uxtb	r3, r3
 800f378:	f003 0307 	and.w	r3, r3, #7
 800f37c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	689b      	ldr	r3, [r3, #8]
 800f384:	0f5b      	lsrs	r3, r3, #29
 800f386:	b2db      	uxtb	r3, r3
 800f388:	f003 0307 	and.w	r3, r3, #7
 800f38c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f38e:	7bbb      	ldrb	r3, [r7, #14]
 800f390:	7b3a      	ldrb	r2, [r7, #12]
 800f392:	4911      	ldr	r1, [pc, #68]	; (800f3d8 <UARTEx_SetNbDataToProcess+0x94>)
 800f394:	5c8a      	ldrb	r2, [r1, r2]
 800f396:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f39a:	7b3a      	ldrb	r2, [r7, #12]
 800f39c:	490f      	ldr	r1, [pc, #60]	; (800f3dc <UARTEx_SetNbDataToProcess+0x98>)
 800f39e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f3a0:	fb93 f3f2 	sdiv	r3, r3, r2
 800f3a4:	b29a      	uxth	r2, r3
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f3ac:	7bfb      	ldrb	r3, [r7, #15]
 800f3ae:	7b7a      	ldrb	r2, [r7, #13]
 800f3b0:	4909      	ldr	r1, [pc, #36]	; (800f3d8 <UARTEx_SetNbDataToProcess+0x94>)
 800f3b2:	5c8a      	ldrb	r2, [r1, r2]
 800f3b4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f3b8:	7b7a      	ldrb	r2, [r7, #13]
 800f3ba:	4908      	ldr	r1, [pc, #32]	; (800f3dc <UARTEx_SetNbDataToProcess+0x98>)
 800f3bc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f3be:	fb93 f3f2 	sdiv	r3, r3, r2
 800f3c2:	b29a      	uxth	r2, r3
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f3ca:	bf00      	nop
 800f3cc:	3714      	adds	r7, #20
 800f3ce:	46bd      	mov	sp, r7
 800f3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d4:	4770      	bx	lr
 800f3d6:	bf00      	nop
 800f3d8:	08011c7c 	.word	0x08011c7c
 800f3dc:	08011c84 	.word	0x08011c84

0800f3e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f3e0:	b480      	push	{r7}
 800f3e2:	b083      	sub	sp, #12
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	f103 0208 	add.w	r2, r3, #8
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f3f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	f103 0208 	add.w	r2, r3, #8
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	f103 0208 	add.w	r2, r3, #8
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	2200      	movs	r2, #0
 800f412:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f414:	bf00      	nop
 800f416:	370c      	adds	r7, #12
 800f418:	46bd      	mov	sp, r7
 800f41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41e:	4770      	bx	lr

0800f420 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f420:	b480      	push	{r7}
 800f422:	b083      	sub	sp, #12
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2200      	movs	r2, #0
 800f42c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f42e:	bf00      	nop
 800f430:	370c      	adds	r7, #12
 800f432:	46bd      	mov	sp, r7
 800f434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f438:	4770      	bx	lr

0800f43a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f43a:	b480      	push	{r7}
 800f43c:	b085      	sub	sp, #20
 800f43e:	af00      	add	r7, sp, #0
 800f440:	6078      	str	r0, [r7, #4]
 800f442:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	685b      	ldr	r3, [r3, #4]
 800f448:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	68fa      	ldr	r2, [r7, #12]
 800f44e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	689a      	ldr	r2, [r3, #8]
 800f454:	683b      	ldr	r3, [r7, #0]
 800f456:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	689b      	ldr	r3, [r3, #8]
 800f45c:	683a      	ldr	r2, [r7, #0]
 800f45e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	683a      	ldr	r2, [r7, #0]
 800f464:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	687a      	ldr	r2, [r7, #4]
 800f46a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	1c5a      	adds	r2, r3, #1
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	601a      	str	r2, [r3, #0]
}
 800f476:	bf00      	nop
 800f478:	3714      	adds	r7, #20
 800f47a:	46bd      	mov	sp, r7
 800f47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f480:	4770      	bx	lr

0800f482 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f482:	b480      	push	{r7}
 800f484:	b085      	sub	sp, #20
 800f486:	af00      	add	r7, sp, #0
 800f488:	6078      	str	r0, [r7, #4]
 800f48a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f48c:	683b      	ldr	r3, [r7, #0]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f492:	68bb      	ldr	r3, [r7, #8]
 800f494:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f498:	d103      	bne.n	800f4a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	691b      	ldr	r3, [r3, #16]
 800f49e:	60fb      	str	r3, [r7, #12]
 800f4a0:	e00c      	b.n	800f4bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	3308      	adds	r3, #8
 800f4a6:	60fb      	str	r3, [r7, #12]
 800f4a8:	e002      	b.n	800f4b0 <vListInsert+0x2e>
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	685b      	ldr	r3, [r3, #4]
 800f4ae:	60fb      	str	r3, [r7, #12]
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	685b      	ldr	r3, [r3, #4]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	68ba      	ldr	r2, [r7, #8]
 800f4b8:	429a      	cmp	r2, r3
 800f4ba:	d2f6      	bcs.n	800f4aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	685a      	ldr	r2, [r3, #4]
 800f4c0:	683b      	ldr	r3, [r7, #0]
 800f4c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f4c4:	683b      	ldr	r3, [r7, #0]
 800f4c6:	685b      	ldr	r3, [r3, #4]
 800f4c8:	683a      	ldr	r2, [r7, #0]
 800f4ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f4cc:	683b      	ldr	r3, [r7, #0]
 800f4ce:	68fa      	ldr	r2, [r7, #12]
 800f4d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	683a      	ldr	r2, [r7, #0]
 800f4d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	687a      	ldr	r2, [r7, #4]
 800f4dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	1c5a      	adds	r2, r3, #1
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	601a      	str	r2, [r3, #0]
}
 800f4e8:	bf00      	nop
 800f4ea:	3714      	adds	r7, #20
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f2:	4770      	bx	lr

0800f4f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f4f4:	b480      	push	{r7}
 800f4f6:	b085      	sub	sp, #20
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	691b      	ldr	r3, [r3, #16]
 800f500:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	685b      	ldr	r3, [r3, #4]
 800f506:	687a      	ldr	r2, [r7, #4]
 800f508:	6892      	ldr	r2, [r2, #8]
 800f50a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	689b      	ldr	r3, [r3, #8]
 800f510:	687a      	ldr	r2, [r7, #4]
 800f512:	6852      	ldr	r2, [r2, #4]
 800f514:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	685b      	ldr	r3, [r3, #4]
 800f51a:	687a      	ldr	r2, [r7, #4]
 800f51c:	429a      	cmp	r2, r3
 800f51e:	d103      	bne.n	800f528 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	689a      	ldr	r2, [r3, #8]
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	2200      	movs	r2, #0
 800f52c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	1e5a      	subs	r2, r3, #1
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	681b      	ldr	r3, [r3, #0]
}
 800f53c:	4618      	mov	r0, r3
 800f53e:	3714      	adds	r7, #20
 800f540:	46bd      	mov	sp, r7
 800f542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f546:	4770      	bx	lr

0800f548 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b084      	sub	sp, #16
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
 800f550:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d10a      	bne.n	800f572 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f55c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f560:	f383 8811 	msr	BASEPRI, r3
 800f564:	f3bf 8f6f 	isb	sy
 800f568:	f3bf 8f4f 	dsb	sy
 800f56c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f56e:	bf00      	nop
 800f570:	e7fe      	b.n	800f570 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f572:	f001 fef7 	bl	8011364 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	681a      	ldr	r2, [r3, #0]
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f57e:	68f9      	ldr	r1, [r7, #12]
 800f580:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f582:	fb01 f303 	mul.w	r3, r1, r3
 800f586:	441a      	add	r2, r3
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	2200      	movs	r2, #0
 800f590:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	681a      	ldr	r2, [r3, #0]
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	681a      	ldr	r2, [r3, #0]
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f5a2:	3b01      	subs	r3, #1
 800f5a4:	68f9      	ldr	r1, [r7, #12]
 800f5a6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f5a8:	fb01 f303 	mul.w	r3, r1, r3
 800f5ac:	441a      	add	r2, r3
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	22ff      	movs	r2, #255	; 0xff
 800f5b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	22ff      	movs	r2, #255	; 0xff
 800f5be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d114      	bne.n	800f5f2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	691b      	ldr	r3, [r3, #16]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d01a      	beq.n	800f606 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	3310      	adds	r3, #16
 800f5d4:	4618      	mov	r0, r3
 800f5d6:	f001 f9bd 	bl	8010954 <xTaskRemoveFromEventList>
 800f5da:	4603      	mov	r3, r0
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d012      	beq.n	800f606 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f5e0:	4b0c      	ldr	r3, [pc, #48]	; (800f614 <xQueueGenericReset+0xcc>)
 800f5e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f5e6:	601a      	str	r2, [r3, #0]
 800f5e8:	f3bf 8f4f 	dsb	sy
 800f5ec:	f3bf 8f6f 	isb	sy
 800f5f0:	e009      	b.n	800f606 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	3310      	adds	r3, #16
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	f7ff fef2 	bl	800f3e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	3324      	adds	r3, #36	; 0x24
 800f600:	4618      	mov	r0, r3
 800f602:	f7ff feed 	bl	800f3e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f606:	f001 fedd 	bl	80113c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f60a:	2301      	movs	r3, #1
}
 800f60c:	4618      	mov	r0, r3
 800f60e:	3710      	adds	r7, #16
 800f610:	46bd      	mov	sp, r7
 800f612:	bd80      	pop	{r7, pc}
 800f614:	e000ed04 	.word	0xe000ed04

0800f618 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f618:	b580      	push	{r7, lr}
 800f61a:	b08a      	sub	sp, #40	; 0x28
 800f61c:	af02      	add	r7, sp, #8
 800f61e:	60f8      	str	r0, [r7, #12]
 800f620:	60b9      	str	r1, [r7, #8]
 800f622:	4613      	mov	r3, r2
 800f624:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d10a      	bne.n	800f642 <xQueueGenericCreate+0x2a>
	__asm volatile
 800f62c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f630:	f383 8811 	msr	BASEPRI, r3
 800f634:	f3bf 8f6f 	isb	sy
 800f638:	f3bf 8f4f 	dsb	sy
 800f63c:	613b      	str	r3, [r7, #16]
}
 800f63e:	bf00      	nop
 800f640:	e7fe      	b.n	800f640 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	68ba      	ldr	r2, [r7, #8]
 800f646:	fb02 f303 	mul.w	r3, r2, r3
 800f64a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f64c:	69fb      	ldr	r3, [r7, #28]
 800f64e:	3348      	adds	r3, #72	; 0x48
 800f650:	4618      	mov	r0, r3
 800f652:	f001 ffa9 	bl	80115a8 <pvPortMalloc>
 800f656:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f658:	69bb      	ldr	r3, [r7, #24]
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d011      	beq.n	800f682 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f65e:	69bb      	ldr	r3, [r7, #24]
 800f660:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f662:	697b      	ldr	r3, [r7, #20]
 800f664:	3348      	adds	r3, #72	; 0x48
 800f666:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f668:	69bb      	ldr	r3, [r7, #24]
 800f66a:	2200      	movs	r2, #0
 800f66c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f670:	79fa      	ldrb	r2, [r7, #7]
 800f672:	69bb      	ldr	r3, [r7, #24]
 800f674:	9300      	str	r3, [sp, #0]
 800f676:	4613      	mov	r3, r2
 800f678:	697a      	ldr	r2, [r7, #20]
 800f67a:	68b9      	ldr	r1, [r7, #8]
 800f67c:	68f8      	ldr	r0, [r7, #12]
 800f67e:	f000 f805 	bl	800f68c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f682:	69bb      	ldr	r3, [r7, #24]
	}
 800f684:	4618      	mov	r0, r3
 800f686:	3720      	adds	r7, #32
 800f688:	46bd      	mov	sp, r7
 800f68a:	bd80      	pop	{r7, pc}

0800f68c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f68c:	b580      	push	{r7, lr}
 800f68e:	b084      	sub	sp, #16
 800f690:	af00      	add	r7, sp, #0
 800f692:	60f8      	str	r0, [r7, #12]
 800f694:	60b9      	str	r1, [r7, #8]
 800f696:	607a      	str	r2, [r7, #4]
 800f698:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f69a:	68bb      	ldr	r3, [r7, #8]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d103      	bne.n	800f6a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f6a0:	69bb      	ldr	r3, [r7, #24]
 800f6a2:	69ba      	ldr	r2, [r7, #24]
 800f6a4:	601a      	str	r2, [r3, #0]
 800f6a6:	e002      	b.n	800f6ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f6a8:	69bb      	ldr	r3, [r7, #24]
 800f6aa:	687a      	ldr	r2, [r7, #4]
 800f6ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f6ae:	69bb      	ldr	r3, [r7, #24]
 800f6b0:	68fa      	ldr	r2, [r7, #12]
 800f6b2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f6b4:	69bb      	ldr	r3, [r7, #24]
 800f6b6:	68ba      	ldr	r2, [r7, #8]
 800f6b8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f6ba:	2101      	movs	r1, #1
 800f6bc:	69b8      	ldr	r0, [r7, #24]
 800f6be:	f7ff ff43 	bl	800f548 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f6c2:	bf00      	nop
 800f6c4:	3710      	adds	r7, #16
 800f6c6:	46bd      	mov	sp, r7
 800f6c8:	bd80      	pop	{r7, pc}
	...

0800f6cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f6cc:	b580      	push	{r7, lr}
 800f6ce:	b08e      	sub	sp, #56	; 0x38
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	60f8      	str	r0, [r7, #12]
 800f6d4:	60b9      	str	r1, [r7, #8]
 800f6d6:	607a      	str	r2, [r7, #4]
 800f6d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f6da:	2300      	movs	r3, #0
 800f6dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f6e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d10a      	bne.n	800f6fe <xQueueGenericSend+0x32>
	__asm volatile
 800f6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6ec:	f383 8811 	msr	BASEPRI, r3
 800f6f0:	f3bf 8f6f 	isb	sy
 800f6f4:	f3bf 8f4f 	dsb	sy
 800f6f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f6fa:	bf00      	nop
 800f6fc:	e7fe      	b.n	800f6fc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f6fe:	68bb      	ldr	r3, [r7, #8]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d103      	bne.n	800f70c <xQueueGenericSend+0x40>
 800f704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d101      	bne.n	800f710 <xQueueGenericSend+0x44>
 800f70c:	2301      	movs	r3, #1
 800f70e:	e000      	b.n	800f712 <xQueueGenericSend+0x46>
 800f710:	2300      	movs	r3, #0
 800f712:	2b00      	cmp	r3, #0
 800f714:	d10a      	bne.n	800f72c <xQueueGenericSend+0x60>
	__asm volatile
 800f716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f71a:	f383 8811 	msr	BASEPRI, r3
 800f71e:	f3bf 8f6f 	isb	sy
 800f722:	f3bf 8f4f 	dsb	sy
 800f726:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f728:	bf00      	nop
 800f72a:	e7fe      	b.n	800f72a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f72c:	683b      	ldr	r3, [r7, #0]
 800f72e:	2b02      	cmp	r3, #2
 800f730:	d103      	bne.n	800f73a <xQueueGenericSend+0x6e>
 800f732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f736:	2b01      	cmp	r3, #1
 800f738:	d101      	bne.n	800f73e <xQueueGenericSend+0x72>
 800f73a:	2301      	movs	r3, #1
 800f73c:	e000      	b.n	800f740 <xQueueGenericSend+0x74>
 800f73e:	2300      	movs	r3, #0
 800f740:	2b00      	cmp	r3, #0
 800f742:	d10a      	bne.n	800f75a <xQueueGenericSend+0x8e>
	__asm volatile
 800f744:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f748:	f383 8811 	msr	BASEPRI, r3
 800f74c:	f3bf 8f6f 	isb	sy
 800f750:	f3bf 8f4f 	dsb	sy
 800f754:	623b      	str	r3, [r7, #32]
}
 800f756:	bf00      	nop
 800f758:	e7fe      	b.n	800f758 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f75a:	f001 fab7 	bl	8010ccc <xTaskGetSchedulerState>
 800f75e:	4603      	mov	r3, r0
 800f760:	2b00      	cmp	r3, #0
 800f762:	d102      	bne.n	800f76a <xQueueGenericSend+0x9e>
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d101      	bne.n	800f76e <xQueueGenericSend+0xa2>
 800f76a:	2301      	movs	r3, #1
 800f76c:	e000      	b.n	800f770 <xQueueGenericSend+0xa4>
 800f76e:	2300      	movs	r3, #0
 800f770:	2b00      	cmp	r3, #0
 800f772:	d10a      	bne.n	800f78a <xQueueGenericSend+0xbe>
	__asm volatile
 800f774:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f778:	f383 8811 	msr	BASEPRI, r3
 800f77c:	f3bf 8f6f 	isb	sy
 800f780:	f3bf 8f4f 	dsb	sy
 800f784:	61fb      	str	r3, [r7, #28]
}
 800f786:	bf00      	nop
 800f788:	e7fe      	b.n	800f788 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f78a:	f001 fdeb 	bl	8011364 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f790:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f796:	429a      	cmp	r2, r3
 800f798:	d302      	bcc.n	800f7a0 <xQueueGenericSend+0xd4>
 800f79a:	683b      	ldr	r3, [r7, #0]
 800f79c:	2b02      	cmp	r3, #2
 800f79e:	d129      	bne.n	800f7f4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f7a0:	683a      	ldr	r2, [r7, #0]
 800f7a2:	68b9      	ldr	r1, [r7, #8]
 800f7a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f7a6:	f000 fbbb 	bl	800ff20 <prvCopyDataToQueue>
 800f7aa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f7ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d010      	beq.n	800f7d6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7b6:	3324      	adds	r3, #36	; 0x24
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	f001 f8cb 	bl	8010954 <xTaskRemoveFromEventList>
 800f7be:	4603      	mov	r3, r0
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d013      	beq.n	800f7ec <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f7c4:	4b3f      	ldr	r3, [pc, #252]	; (800f8c4 <xQueueGenericSend+0x1f8>)
 800f7c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7ca:	601a      	str	r2, [r3, #0]
 800f7cc:	f3bf 8f4f 	dsb	sy
 800f7d0:	f3bf 8f6f 	isb	sy
 800f7d4:	e00a      	b.n	800f7ec <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f7d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d007      	beq.n	800f7ec <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f7dc:	4b39      	ldr	r3, [pc, #228]	; (800f8c4 <xQueueGenericSend+0x1f8>)
 800f7de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7e2:	601a      	str	r2, [r3, #0]
 800f7e4:	f3bf 8f4f 	dsb	sy
 800f7e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f7ec:	f001 fdea 	bl	80113c4 <vPortExitCritical>
				return pdPASS;
 800f7f0:	2301      	movs	r3, #1
 800f7f2:	e063      	b.n	800f8bc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d103      	bne.n	800f802 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f7fa:	f001 fde3 	bl	80113c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f7fe:	2300      	movs	r3, #0
 800f800:	e05c      	b.n	800f8bc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f804:	2b00      	cmp	r3, #0
 800f806:	d106      	bne.n	800f816 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f808:	f107 0314 	add.w	r3, r7, #20
 800f80c:	4618      	mov	r0, r3
 800f80e:	f001 f903 	bl	8010a18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f812:	2301      	movs	r3, #1
 800f814:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f816:	f001 fdd5 	bl	80113c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f81a:	f000 feb9 	bl	8010590 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f81e:	f001 fda1 	bl	8011364 <vPortEnterCritical>
 800f822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f824:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f828:	b25b      	sxtb	r3, r3
 800f82a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f82e:	d103      	bne.n	800f838 <xQueueGenericSend+0x16c>
 800f830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f832:	2200      	movs	r2, #0
 800f834:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f83a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f83e:	b25b      	sxtb	r3, r3
 800f840:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f844:	d103      	bne.n	800f84e <xQueueGenericSend+0x182>
 800f846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f848:	2200      	movs	r2, #0
 800f84a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f84e:	f001 fdb9 	bl	80113c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f852:	1d3a      	adds	r2, r7, #4
 800f854:	f107 0314 	add.w	r3, r7, #20
 800f858:	4611      	mov	r1, r2
 800f85a:	4618      	mov	r0, r3
 800f85c:	f001 f8f2 	bl	8010a44 <xTaskCheckForTimeOut>
 800f860:	4603      	mov	r3, r0
 800f862:	2b00      	cmp	r3, #0
 800f864:	d124      	bne.n	800f8b0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f866:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f868:	f000 fc52 	bl	8010110 <prvIsQueueFull>
 800f86c:	4603      	mov	r3, r0
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d018      	beq.n	800f8a4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f874:	3310      	adds	r3, #16
 800f876:	687a      	ldr	r2, [r7, #4]
 800f878:	4611      	mov	r1, r2
 800f87a:	4618      	mov	r0, r3
 800f87c:	f001 f846 	bl	801090c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f880:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f882:	f000 fbdd 	bl	8010040 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f886:	f000 fe91 	bl	80105ac <xTaskResumeAll>
 800f88a:	4603      	mov	r3, r0
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	f47f af7c 	bne.w	800f78a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800f892:	4b0c      	ldr	r3, [pc, #48]	; (800f8c4 <xQueueGenericSend+0x1f8>)
 800f894:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f898:	601a      	str	r2, [r3, #0]
 800f89a:	f3bf 8f4f 	dsb	sy
 800f89e:	f3bf 8f6f 	isb	sy
 800f8a2:	e772      	b.n	800f78a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f8a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f8a6:	f000 fbcb 	bl	8010040 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f8aa:	f000 fe7f 	bl	80105ac <xTaskResumeAll>
 800f8ae:	e76c      	b.n	800f78a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f8b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f8b2:	f000 fbc5 	bl	8010040 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f8b6:	f000 fe79 	bl	80105ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f8ba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f8bc:	4618      	mov	r0, r3
 800f8be:	3738      	adds	r7, #56	; 0x38
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	bd80      	pop	{r7, pc}
 800f8c4:	e000ed04 	.word	0xe000ed04

0800f8c8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f8c8:	b580      	push	{r7, lr}
 800f8ca:	b090      	sub	sp, #64	; 0x40
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	60f8      	str	r0, [r7, #12]
 800f8d0:	60b9      	str	r1, [r7, #8]
 800f8d2:	607a      	str	r2, [r7, #4]
 800f8d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800f8da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d10a      	bne.n	800f8f6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800f8e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8e4:	f383 8811 	msr	BASEPRI, r3
 800f8e8:	f3bf 8f6f 	isb	sy
 800f8ec:	f3bf 8f4f 	dsb	sy
 800f8f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f8f2:	bf00      	nop
 800f8f4:	e7fe      	b.n	800f8f4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f8f6:	68bb      	ldr	r3, [r7, #8]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d103      	bne.n	800f904 <xQueueGenericSendFromISR+0x3c>
 800f8fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f900:	2b00      	cmp	r3, #0
 800f902:	d101      	bne.n	800f908 <xQueueGenericSendFromISR+0x40>
 800f904:	2301      	movs	r3, #1
 800f906:	e000      	b.n	800f90a <xQueueGenericSendFromISR+0x42>
 800f908:	2300      	movs	r3, #0
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d10a      	bne.n	800f924 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800f90e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f912:	f383 8811 	msr	BASEPRI, r3
 800f916:	f3bf 8f6f 	isb	sy
 800f91a:	f3bf 8f4f 	dsb	sy
 800f91e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f920:	bf00      	nop
 800f922:	e7fe      	b.n	800f922 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f924:	683b      	ldr	r3, [r7, #0]
 800f926:	2b02      	cmp	r3, #2
 800f928:	d103      	bne.n	800f932 <xQueueGenericSendFromISR+0x6a>
 800f92a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f92c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f92e:	2b01      	cmp	r3, #1
 800f930:	d101      	bne.n	800f936 <xQueueGenericSendFromISR+0x6e>
 800f932:	2301      	movs	r3, #1
 800f934:	e000      	b.n	800f938 <xQueueGenericSendFromISR+0x70>
 800f936:	2300      	movs	r3, #0
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d10a      	bne.n	800f952 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800f93c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f940:	f383 8811 	msr	BASEPRI, r3
 800f944:	f3bf 8f6f 	isb	sy
 800f948:	f3bf 8f4f 	dsb	sy
 800f94c:	623b      	str	r3, [r7, #32]
}
 800f94e:	bf00      	nop
 800f950:	e7fe      	b.n	800f950 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f952:	f001 fde9 	bl	8011528 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f956:	f3ef 8211 	mrs	r2, BASEPRI
 800f95a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f95e:	f383 8811 	msr	BASEPRI, r3
 800f962:	f3bf 8f6f 	isb	sy
 800f966:	f3bf 8f4f 	dsb	sy
 800f96a:	61fa      	str	r2, [r7, #28]
 800f96c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f96e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f970:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f974:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f97a:	429a      	cmp	r2, r3
 800f97c:	d302      	bcc.n	800f984 <xQueueGenericSendFromISR+0xbc>
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	2b02      	cmp	r3, #2
 800f982:	d12f      	bne.n	800f9e4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f986:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f98a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f98e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f992:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f994:	683a      	ldr	r2, [r7, #0]
 800f996:	68b9      	ldr	r1, [r7, #8]
 800f998:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f99a:	f000 fac1 	bl	800ff20 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f99e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800f9a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f9a6:	d112      	bne.n	800f9ce <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f9a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d016      	beq.n	800f9de <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9b2:	3324      	adds	r3, #36	; 0x24
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	f000 ffcd 	bl	8010954 <xTaskRemoveFromEventList>
 800f9ba:	4603      	mov	r3, r0
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d00e      	beq.n	800f9de <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d00b      	beq.n	800f9de <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	2201      	movs	r2, #1
 800f9ca:	601a      	str	r2, [r3, #0]
 800f9cc:	e007      	b.n	800f9de <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f9ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800f9d2:	3301      	adds	r3, #1
 800f9d4:	b2db      	uxtb	r3, r3
 800f9d6:	b25a      	sxtb	r2, r3
 800f9d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f9de:	2301      	movs	r3, #1
 800f9e0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800f9e2:	e001      	b.n	800f9e8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f9e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f9ea:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f9ec:	697b      	ldr	r3, [r7, #20]
 800f9ee:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f9f2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f9f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	3740      	adds	r7, #64	; 0x40
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	bd80      	pop	{r7, pc}

0800f9fe <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f9fe:	b580      	push	{r7, lr}
 800fa00:	b08e      	sub	sp, #56	; 0x38
 800fa02:	af00      	add	r7, sp, #0
 800fa04:	6078      	str	r0, [r7, #4]
 800fa06:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800fa0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d10a      	bne.n	800fa28 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800fa12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa16:	f383 8811 	msr	BASEPRI, r3
 800fa1a:	f3bf 8f6f 	isb	sy
 800fa1e:	f3bf 8f4f 	dsb	sy
 800fa22:	623b      	str	r3, [r7, #32]
}
 800fa24:	bf00      	nop
 800fa26:	e7fe      	b.n	800fa26 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fa28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d00a      	beq.n	800fa46 <xQueueGiveFromISR+0x48>
	__asm volatile
 800fa30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa34:	f383 8811 	msr	BASEPRI, r3
 800fa38:	f3bf 8f6f 	isb	sy
 800fa3c:	f3bf 8f4f 	dsb	sy
 800fa40:	61fb      	str	r3, [r7, #28]
}
 800fa42:	bf00      	nop
 800fa44:	e7fe      	b.n	800fa44 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800fa46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d103      	bne.n	800fa56 <xQueueGiveFromISR+0x58>
 800fa4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa50:	689b      	ldr	r3, [r3, #8]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d101      	bne.n	800fa5a <xQueueGiveFromISR+0x5c>
 800fa56:	2301      	movs	r3, #1
 800fa58:	e000      	b.n	800fa5c <xQueueGiveFromISR+0x5e>
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d10a      	bne.n	800fa76 <xQueueGiveFromISR+0x78>
	__asm volatile
 800fa60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa64:	f383 8811 	msr	BASEPRI, r3
 800fa68:	f3bf 8f6f 	isb	sy
 800fa6c:	f3bf 8f4f 	dsb	sy
 800fa70:	61bb      	str	r3, [r7, #24]
}
 800fa72:	bf00      	nop
 800fa74:	e7fe      	b.n	800fa74 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fa76:	f001 fd57 	bl	8011528 <vPortValidateInterruptPriority>
	__asm volatile
 800fa7a:	f3ef 8211 	mrs	r2, BASEPRI
 800fa7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa82:	f383 8811 	msr	BASEPRI, r3
 800fa86:	f3bf 8f6f 	isb	sy
 800fa8a:	f3bf 8f4f 	dsb	sy
 800fa8e:	617a      	str	r2, [r7, #20]
 800fa90:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800fa92:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fa94:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa9a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800fa9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800faa0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800faa2:	429a      	cmp	r2, r3
 800faa4:	d22b      	bcs.n	800fafe <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800faa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800faa8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800faac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fab2:	1c5a      	adds	r2, r3, #1
 800fab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fab6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fab8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800fabc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fac0:	d112      	bne.n	800fae8 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d016      	beq.n	800faf8 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800faca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800facc:	3324      	adds	r3, #36	; 0x24
 800face:	4618      	mov	r0, r3
 800fad0:	f000 ff40 	bl	8010954 <xTaskRemoveFromEventList>
 800fad4:	4603      	mov	r3, r0
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d00e      	beq.n	800faf8 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fada:	683b      	ldr	r3, [r7, #0]
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d00b      	beq.n	800faf8 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fae0:	683b      	ldr	r3, [r7, #0]
 800fae2:	2201      	movs	r2, #1
 800fae4:	601a      	str	r2, [r3, #0]
 800fae6:	e007      	b.n	800faf8 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fae8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800faec:	3301      	adds	r3, #1
 800faee:	b2db      	uxtb	r3, r3
 800faf0:	b25a      	sxtb	r2, r3
 800faf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800faf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800faf8:	2301      	movs	r3, #1
 800fafa:	637b      	str	r3, [r7, #52]	; 0x34
 800fafc:	e001      	b.n	800fb02 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fafe:	2300      	movs	r3, #0
 800fb00:	637b      	str	r3, [r7, #52]	; 0x34
 800fb02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb04:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	f383 8811 	msr	BASEPRI, r3
}
 800fb0c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fb0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800fb10:	4618      	mov	r0, r3
 800fb12:	3738      	adds	r7, #56	; 0x38
 800fb14:	46bd      	mov	sp, r7
 800fb16:	bd80      	pop	{r7, pc}

0800fb18 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fb18:	b580      	push	{r7, lr}
 800fb1a:	b08c      	sub	sp, #48	; 0x30
 800fb1c:	af00      	add	r7, sp, #0
 800fb1e:	60f8      	str	r0, [r7, #12]
 800fb20:	60b9      	str	r1, [r7, #8]
 800fb22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fb24:	2300      	movs	r3, #0
 800fb26:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fb2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d10a      	bne.n	800fb48 <xQueueReceive+0x30>
	__asm volatile
 800fb32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb36:	f383 8811 	msr	BASEPRI, r3
 800fb3a:	f3bf 8f6f 	isb	sy
 800fb3e:	f3bf 8f4f 	dsb	sy
 800fb42:	623b      	str	r3, [r7, #32]
}
 800fb44:	bf00      	nop
 800fb46:	e7fe      	b.n	800fb46 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fb48:	68bb      	ldr	r3, [r7, #8]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d103      	bne.n	800fb56 <xQueueReceive+0x3e>
 800fb4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d101      	bne.n	800fb5a <xQueueReceive+0x42>
 800fb56:	2301      	movs	r3, #1
 800fb58:	e000      	b.n	800fb5c <xQueueReceive+0x44>
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d10a      	bne.n	800fb76 <xQueueReceive+0x5e>
	__asm volatile
 800fb60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb64:	f383 8811 	msr	BASEPRI, r3
 800fb68:	f3bf 8f6f 	isb	sy
 800fb6c:	f3bf 8f4f 	dsb	sy
 800fb70:	61fb      	str	r3, [r7, #28]
}
 800fb72:	bf00      	nop
 800fb74:	e7fe      	b.n	800fb74 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fb76:	f001 f8a9 	bl	8010ccc <xTaskGetSchedulerState>
 800fb7a:	4603      	mov	r3, r0
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d102      	bne.n	800fb86 <xQueueReceive+0x6e>
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d101      	bne.n	800fb8a <xQueueReceive+0x72>
 800fb86:	2301      	movs	r3, #1
 800fb88:	e000      	b.n	800fb8c <xQueueReceive+0x74>
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d10a      	bne.n	800fba6 <xQueueReceive+0x8e>
	__asm volatile
 800fb90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb94:	f383 8811 	msr	BASEPRI, r3
 800fb98:	f3bf 8f6f 	isb	sy
 800fb9c:	f3bf 8f4f 	dsb	sy
 800fba0:	61bb      	str	r3, [r7, #24]
}
 800fba2:	bf00      	nop
 800fba4:	e7fe      	b.n	800fba4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fba6:	f001 fbdd 	bl	8011364 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fbaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fbae:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fbb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d01f      	beq.n	800fbf6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fbb6:	68b9      	ldr	r1, [r7, #8]
 800fbb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbba:	f000 fa1b 	bl	800fff4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fbbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbc0:	1e5a      	subs	r2, r3, #1
 800fbc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbc4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fbc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbc8:	691b      	ldr	r3, [r3, #16]
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d00f      	beq.n	800fbee <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fbce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbd0:	3310      	adds	r3, #16
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	f000 febe 	bl	8010954 <xTaskRemoveFromEventList>
 800fbd8:	4603      	mov	r3, r0
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d007      	beq.n	800fbee <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fbde:	4b3d      	ldr	r3, [pc, #244]	; (800fcd4 <xQueueReceive+0x1bc>)
 800fbe0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fbe4:	601a      	str	r2, [r3, #0]
 800fbe6:	f3bf 8f4f 	dsb	sy
 800fbea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fbee:	f001 fbe9 	bl	80113c4 <vPortExitCritical>
				return pdPASS;
 800fbf2:	2301      	movs	r3, #1
 800fbf4:	e069      	b.n	800fcca <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d103      	bne.n	800fc04 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fbfc:	f001 fbe2 	bl	80113c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fc00:	2300      	movs	r3, #0
 800fc02:	e062      	b.n	800fcca <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fc04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d106      	bne.n	800fc18 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fc0a:	f107 0310 	add.w	r3, r7, #16
 800fc0e:	4618      	mov	r0, r3
 800fc10:	f000 ff02 	bl	8010a18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fc14:	2301      	movs	r3, #1
 800fc16:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fc18:	f001 fbd4 	bl	80113c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fc1c:	f000 fcb8 	bl	8010590 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fc20:	f001 fba0 	bl	8011364 <vPortEnterCritical>
 800fc24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fc2a:	b25b      	sxtb	r3, r3
 800fc2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fc30:	d103      	bne.n	800fc3a <xQueueReceive+0x122>
 800fc32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc34:	2200      	movs	r2, #0
 800fc36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fc3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fc40:	b25b      	sxtb	r3, r3
 800fc42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fc46:	d103      	bne.n	800fc50 <xQueueReceive+0x138>
 800fc48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc4a:	2200      	movs	r2, #0
 800fc4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fc50:	f001 fbb8 	bl	80113c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fc54:	1d3a      	adds	r2, r7, #4
 800fc56:	f107 0310 	add.w	r3, r7, #16
 800fc5a:	4611      	mov	r1, r2
 800fc5c:	4618      	mov	r0, r3
 800fc5e:	f000 fef1 	bl	8010a44 <xTaskCheckForTimeOut>
 800fc62:	4603      	mov	r3, r0
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d123      	bne.n	800fcb0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fc68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fc6a:	f000 fa3b 	bl	80100e4 <prvIsQueueEmpty>
 800fc6e:	4603      	mov	r3, r0
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d017      	beq.n	800fca4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fc74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc76:	3324      	adds	r3, #36	; 0x24
 800fc78:	687a      	ldr	r2, [r7, #4]
 800fc7a:	4611      	mov	r1, r2
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	f000 fe45 	bl	801090c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fc82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fc84:	f000 f9dc 	bl	8010040 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fc88:	f000 fc90 	bl	80105ac <xTaskResumeAll>
 800fc8c:	4603      	mov	r3, r0
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d189      	bne.n	800fba6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800fc92:	4b10      	ldr	r3, [pc, #64]	; (800fcd4 <xQueueReceive+0x1bc>)
 800fc94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc98:	601a      	str	r2, [r3, #0]
 800fc9a:	f3bf 8f4f 	dsb	sy
 800fc9e:	f3bf 8f6f 	isb	sy
 800fca2:	e780      	b.n	800fba6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fca4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fca6:	f000 f9cb 	bl	8010040 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fcaa:	f000 fc7f 	bl	80105ac <xTaskResumeAll>
 800fcae:	e77a      	b.n	800fba6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fcb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fcb2:	f000 f9c5 	bl	8010040 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fcb6:	f000 fc79 	bl	80105ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fcba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fcbc:	f000 fa12 	bl	80100e4 <prvIsQueueEmpty>
 800fcc0:	4603      	mov	r3, r0
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	f43f af6f 	beq.w	800fba6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fcc8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fcca:	4618      	mov	r0, r3
 800fccc:	3730      	adds	r7, #48	; 0x30
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	bd80      	pop	{r7, pc}
 800fcd2:	bf00      	nop
 800fcd4:	e000ed04 	.word	0xe000ed04

0800fcd8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800fcd8:	b580      	push	{r7, lr}
 800fcda:	b08e      	sub	sp, #56	; 0x38
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
 800fce0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800fce2:	2300      	movs	r3, #0
 800fce4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800fcea:	2300      	movs	r3, #0
 800fcec:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fcee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d10a      	bne.n	800fd0a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800fcf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcf8:	f383 8811 	msr	BASEPRI, r3
 800fcfc:	f3bf 8f6f 	isb	sy
 800fd00:	f3bf 8f4f 	dsb	sy
 800fd04:	623b      	str	r3, [r7, #32]
}
 800fd06:	bf00      	nop
 800fd08:	e7fe      	b.n	800fd08 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fd0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d00a      	beq.n	800fd28 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800fd12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd16:	f383 8811 	msr	BASEPRI, r3
 800fd1a:	f3bf 8f6f 	isb	sy
 800fd1e:	f3bf 8f4f 	dsb	sy
 800fd22:	61fb      	str	r3, [r7, #28]
}
 800fd24:	bf00      	nop
 800fd26:	e7fe      	b.n	800fd26 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fd28:	f000 ffd0 	bl	8010ccc <xTaskGetSchedulerState>
 800fd2c:	4603      	mov	r3, r0
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d102      	bne.n	800fd38 <xQueueSemaphoreTake+0x60>
 800fd32:	683b      	ldr	r3, [r7, #0]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d101      	bne.n	800fd3c <xQueueSemaphoreTake+0x64>
 800fd38:	2301      	movs	r3, #1
 800fd3a:	e000      	b.n	800fd3e <xQueueSemaphoreTake+0x66>
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d10a      	bne.n	800fd58 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800fd42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd46:	f383 8811 	msr	BASEPRI, r3
 800fd4a:	f3bf 8f6f 	isb	sy
 800fd4e:	f3bf 8f4f 	dsb	sy
 800fd52:	61bb      	str	r3, [r7, #24]
}
 800fd54:	bf00      	nop
 800fd56:	e7fe      	b.n	800fd56 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fd58:	f001 fb04 	bl	8011364 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800fd5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fd60:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800fd62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d024      	beq.n	800fdb2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800fd68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd6a:	1e5a      	subs	r2, r3, #1
 800fd6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd6e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fd70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d104      	bne.n	800fd82 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800fd78:	f001 f950 	bl	801101c <pvTaskIncrementMutexHeldCount>
 800fd7c:	4602      	mov	r2, r0
 800fd7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd80:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fd82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd84:	691b      	ldr	r3, [r3, #16]
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d00f      	beq.n	800fdaa <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fd8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd8c:	3310      	adds	r3, #16
 800fd8e:	4618      	mov	r0, r3
 800fd90:	f000 fde0 	bl	8010954 <xTaskRemoveFromEventList>
 800fd94:	4603      	mov	r3, r0
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d007      	beq.n	800fdaa <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fd9a:	4b54      	ldr	r3, [pc, #336]	; (800feec <xQueueSemaphoreTake+0x214>)
 800fd9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fda0:	601a      	str	r2, [r3, #0]
 800fda2:	f3bf 8f4f 	dsb	sy
 800fda6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fdaa:	f001 fb0b 	bl	80113c4 <vPortExitCritical>
				return pdPASS;
 800fdae:	2301      	movs	r3, #1
 800fdb0:	e097      	b.n	800fee2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fdb2:	683b      	ldr	r3, [r7, #0]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d111      	bne.n	800fddc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800fdb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d00a      	beq.n	800fdd4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800fdbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdc2:	f383 8811 	msr	BASEPRI, r3
 800fdc6:	f3bf 8f6f 	isb	sy
 800fdca:	f3bf 8f4f 	dsb	sy
 800fdce:	617b      	str	r3, [r7, #20]
}
 800fdd0:	bf00      	nop
 800fdd2:	e7fe      	b.n	800fdd2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800fdd4:	f001 faf6 	bl	80113c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fdd8:	2300      	movs	r3, #0
 800fdda:	e082      	b.n	800fee2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d106      	bne.n	800fdf0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fde2:	f107 030c 	add.w	r3, r7, #12
 800fde6:	4618      	mov	r0, r3
 800fde8:	f000 fe16 	bl	8010a18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fdec:	2301      	movs	r3, #1
 800fdee:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fdf0:	f001 fae8 	bl	80113c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fdf4:	f000 fbcc 	bl	8010590 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fdf8:	f001 fab4 	bl	8011364 <vPortEnterCritical>
 800fdfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdfe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fe02:	b25b      	sxtb	r3, r3
 800fe04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fe08:	d103      	bne.n	800fe12 <xQueueSemaphoreTake+0x13a>
 800fe0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fe12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fe18:	b25b      	sxtb	r3, r3
 800fe1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fe1e:	d103      	bne.n	800fe28 <xQueueSemaphoreTake+0x150>
 800fe20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe22:	2200      	movs	r2, #0
 800fe24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fe28:	f001 facc 	bl	80113c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fe2c:	463a      	mov	r2, r7
 800fe2e:	f107 030c 	add.w	r3, r7, #12
 800fe32:	4611      	mov	r1, r2
 800fe34:	4618      	mov	r0, r3
 800fe36:	f000 fe05 	bl	8010a44 <xTaskCheckForTimeOut>
 800fe3a:	4603      	mov	r3, r0
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d132      	bne.n	800fea6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fe40:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fe42:	f000 f94f 	bl	80100e4 <prvIsQueueEmpty>
 800fe46:	4603      	mov	r3, r0
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d026      	beq.n	800fe9a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fe4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d109      	bne.n	800fe68 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800fe54:	f001 fa86 	bl	8011364 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fe58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe5a:	689b      	ldr	r3, [r3, #8]
 800fe5c:	4618      	mov	r0, r3
 800fe5e:	f000 ff53 	bl	8010d08 <xTaskPriorityInherit>
 800fe62:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800fe64:	f001 faae 	bl	80113c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fe68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe6a:	3324      	adds	r3, #36	; 0x24
 800fe6c:	683a      	ldr	r2, [r7, #0]
 800fe6e:	4611      	mov	r1, r2
 800fe70:	4618      	mov	r0, r3
 800fe72:	f000 fd4b 	bl	801090c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fe76:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fe78:	f000 f8e2 	bl	8010040 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fe7c:	f000 fb96 	bl	80105ac <xTaskResumeAll>
 800fe80:	4603      	mov	r3, r0
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	f47f af68 	bne.w	800fd58 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800fe88:	4b18      	ldr	r3, [pc, #96]	; (800feec <xQueueSemaphoreTake+0x214>)
 800fe8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fe8e:	601a      	str	r2, [r3, #0]
 800fe90:	f3bf 8f4f 	dsb	sy
 800fe94:	f3bf 8f6f 	isb	sy
 800fe98:	e75e      	b.n	800fd58 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800fe9a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fe9c:	f000 f8d0 	bl	8010040 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fea0:	f000 fb84 	bl	80105ac <xTaskResumeAll>
 800fea4:	e758      	b.n	800fd58 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800fea6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fea8:	f000 f8ca 	bl	8010040 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800feac:	f000 fb7e 	bl	80105ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800feb0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800feb2:	f000 f917 	bl	80100e4 <prvIsQueueEmpty>
 800feb6:	4603      	mov	r3, r0
 800feb8:	2b00      	cmp	r3, #0
 800feba:	f43f af4d 	beq.w	800fd58 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800febe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d00d      	beq.n	800fee0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800fec4:	f001 fa4e 	bl	8011364 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800fec8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800feca:	f000 f811 	bl	800fef0 <prvGetDisinheritPriorityAfterTimeout>
 800fece:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800fed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fed2:	689b      	ldr	r3, [r3, #8]
 800fed4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fed6:	4618      	mov	r0, r3
 800fed8:	f001 f812 	bl	8010f00 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800fedc:	f001 fa72 	bl	80113c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fee0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fee2:	4618      	mov	r0, r3
 800fee4:	3738      	adds	r7, #56	; 0x38
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}
 800feea:	bf00      	nop
 800feec:	e000ed04 	.word	0xe000ed04

0800fef0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800fef0:	b480      	push	{r7}
 800fef2:	b085      	sub	sp, #20
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d006      	beq.n	800ff0e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	f1c3 0307 	rsb	r3, r3, #7
 800ff0a:	60fb      	str	r3, [r7, #12]
 800ff0c:	e001      	b.n	800ff12 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ff0e:	2300      	movs	r3, #0
 800ff10:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ff12:	68fb      	ldr	r3, [r7, #12]
	}
 800ff14:	4618      	mov	r0, r3
 800ff16:	3714      	adds	r7, #20
 800ff18:	46bd      	mov	sp, r7
 800ff1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1e:	4770      	bx	lr

0800ff20 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b086      	sub	sp, #24
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	60f8      	str	r0, [r7, #12]
 800ff28:	60b9      	str	r1, [r7, #8]
 800ff2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ff34:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d10d      	bne.n	800ff5a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ff3e:	68fb      	ldr	r3, [r7, #12]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d14d      	bne.n	800ffe2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	689b      	ldr	r3, [r3, #8]
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	f000 ff52 	bl	8010df4 <xTaskPriorityDisinherit>
 800ff50:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	2200      	movs	r2, #0
 800ff56:	609a      	str	r2, [r3, #8]
 800ff58:	e043      	b.n	800ffe2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d119      	bne.n	800ff94 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	6858      	ldr	r0, [r3, #4]
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff68:	461a      	mov	r2, r3
 800ff6a:	68b9      	ldr	r1, [r7, #8]
 800ff6c:	f001 fd34 	bl	80119d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	685a      	ldr	r2, [r3, #4]
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff78:	441a      	add	r2, r3
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	685a      	ldr	r2, [r3, #4]
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	689b      	ldr	r3, [r3, #8]
 800ff86:	429a      	cmp	r2, r3
 800ff88:	d32b      	bcc.n	800ffe2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	681a      	ldr	r2, [r3, #0]
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	605a      	str	r2, [r3, #4]
 800ff92:	e026      	b.n	800ffe2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	68d8      	ldr	r0, [r3, #12]
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff9c:	461a      	mov	r2, r3
 800ff9e:	68b9      	ldr	r1, [r7, #8]
 800ffa0:	f001 fd1a 	bl	80119d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	68da      	ldr	r2, [r3, #12]
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffac:	425b      	negs	r3, r3
 800ffae:	441a      	add	r2, r3
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	68da      	ldr	r2, [r3, #12]
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	429a      	cmp	r2, r3
 800ffbe:	d207      	bcs.n	800ffd0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	689a      	ldr	r2, [r3, #8]
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffc8:	425b      	negs	r3, r3
 800ffca:	441a      	add	r2, r3
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	2b02      	cmp	r3, #2
 800ffd4:	d105      	bne.n	800ffe2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ffd6:	693b      	ldr	r3, [r7, #16]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d002      	beq.n	800ffe2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ffdc:	693b      	ldr	r3, [r7, #16]
 800ffde:	3b01      	subs	r3, #1
 800ffe0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ffe2:	693b      	ldr	r3, [r7, #16]
 800ffe4:	1c5a      	adds	r2, r3, #1
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ffea:	697b      	ldr	r3, [r7, #20]
}
 800ffec:	4618      	mov	r0, r3
 800ffee:	3718      	adds	r7, #24
 800fff0:	46bd      	mov	sp, r7
 800fff2:	bd80      	pop	{r7, pc}

0800fff4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b082      	sub	sp, #8
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
 800fffc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010002:	2b00      	cmp	r3, #0
 8010004:	d018      	beq.n	8010038 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	68da      	ldr	r2, [r3, #12]
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801000e:	441a      	add	r2, r3
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	68da      	ldr	r2, [r3, #12]
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	689b      	ldr	r3, [r3, #8]
 801001c:	429a      	cmp	r2, r3
 801001e:	d303      	bcc.n	8010028 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	681a      	ldr	r2, [r3, #0]
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	68d9      	ldr	r1, [r3, #12]
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010030:	461a      	mov	r2, r3
 8010032:	6838      	ldr	r0, [r7, #0]
 8010034:	f001 fcd0 	bl	80119d8 <memcpy>
	}
}
 8010038:	bf00      	nop
 801003a:	3708      	adds	r7, #8
 801003c:	46bd      	mov	sp, r7
 801003e:	bd80      	pop	{r7, pc}

08010040 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010040:	b580      	push	{r7, lr}
 8010042:	b084      	sub	sp, #16
 8010044:	af00      	add	r7, sp, #0
 8010046:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010048:	f001 f98c 	bl	8011364 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010052:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010054:	e011      	b.n	801007a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801005a:	2b00      	cmp	r3, #0
 801005c:	d012      	beq.n	8010084 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	3324      	adds	r3, #36	; 0x24
 8010062:	4618      	mov	r0, r3
 8010064:	f000 fc76 	bl	8010954 <xTaskRemoveFromEventList>
 8010068:	4603      	mov	r3, r0
 801006a:	2b00      	cmp	r3, #0
 801006c:	d001      	beq.n	8010072 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801006e:	f000 fd4b 	bl	8010b08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010072:	7bfb      	ldrb	r3, [r7, #15]
 8010074:	3b01      	subs	r3, #1
 8010076:	b2db      	uxtb	r3, r3
 8010078:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801007a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801007e:	2b00      	cmp	r3, #0
 8010080:	dce9      	bgt.n	8010056 <prvUnlockQueue+0x16>
 8010082:	e000      	b.n	8010086 <prvUnlockQueue+0x46>
					break;
 8010084:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	22ff      	movs	r2, #255	; 0xff
 801008a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801008e:	f001 f999 	bl	80113c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010092:	f001 f967 	bl	8011364 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801009c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801009e:	e011      	b.n	80100c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	691b      	ldr	r3, [r3, #16]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d012      	beq.n	80100ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	3310      	adds	r3, #16
 80100ac:	4618      	mov	r0, r3
 80100ae:	f000 fc51 	bl	8010954 <xTaskRemoveFromEventList>
 80100b2:	4603      	mov	r3, r0
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d001      	beq.n	80100bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80100b8:	f000 fd26 	bl	8010b08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80100bc:	7bbb      	ldrb	r3, [r7, #14]
 80100be:	3b01      	subs	r3, #1
 80100c0:	b2db      	uxtb	r3, r3
 80100c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80100c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	dce9      	bgt.n	80100a0 <prvUnlockQueue+0x60>
 80100cc:	e000      	b.n	80100d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80100ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	22ff      	movs	r2, #255	; 0xff
 80100d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80100d8:	f001 f974 	bl	80113c4 <vPortExitCritical>
}
 80100dc:	bf00      	nop
 80100de:	3710      	adds	r7, #16
 80100e0:	46bd      	mov	sp, r7
 80100e2:	bd80      	pop	{r7, pc}

080100e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	b084      	sub	sp, #16
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80100ec:	f001 f93a 	bl	8011364 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d102      	bne.n	80100fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80100f8:	2301      	movs	r3, #1
 80100fa:	60fb      	str	r3, [r7, #12]
 80100fc:	e001      	b.n	8010102 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80100fe:	2300      	movs	r3, #0
 8010100:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010102:	f001 f95f 	bl	80113c4 <vPortExitCritical>

	return xReturn;
 8010106:	68fb      	ldr	r3, [r7, #12]
}
 8010108:	4618      	mov	r0, r3
 801010a:	3710      	adds	r7, #16
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}

08010110 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010110:	b580      	push	{r7, lr}
 8010112:	b084      	sub	sp, #16
 8010114:	af00      	add	r7, sp, #0
 8010116:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010118:	f001 f924 	bl	8011364 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010124:	429a      	cmp	r2, r3
 8010126:	d102      	bne.n	801012e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010128:	2301      	movs	r3, #1
 801012a:	60fb      	str	r3, [r7, #12]
 801012c:	e001      	b.n	8010132 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801012e:	2300      	movs	r3, #0
 8010130:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010132:	f001 f947 	bl	80113c4 <vPortExitCritical>

	return xReturn;
 8010136:	68fb      	ldr	r3, [r7, #12]
}
 8010138:	4618      	mov	r0, r3
 801013a:	3710      	adds	r7, #16
 801013c:	46bd      	mov	sp, r7
 801013e:	bd80      	pop	{r7, pc}

08010140 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010140:	b580      	push	{r7, lr}
 8010142:	b08e      	sub	sp, #56	; 0x38
 8010144:	af04      	add	r7, sp, #16
 8010146:	60f8      	str	r0, [r7, #12]
 8010148:	60b9      	str	r1, [r7, #8]
 801014a:	607a      	str	r2, [r7, #4]
 801014c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801014e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010150:	2b00      	cmp	r3, #0
 8010152:	d10a      	bne.n	801016a <xTaskCreateStatic+0x2a>
	__asm volatile
 8010154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010158:	f383 8811 	msr	BASEPRI, r3
 801015c:	f3bf 8f6f 	isb	sy
 8010160:	f3bf 8f4f 	dsb	sy
 8010164:	623b      	str	r3, [r7, #32]
}
 8010166:	bf00      	nop
 8010168:	e7fe      	b.n	8010168 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801016a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801016c:	2b00      	cmp	r3, #0
 801016e:	d10a      	bne.n	8010186 <xTaskCreateStatic+0x46>
	__asm volatile
 8010170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010174:	f383 8811 	msr	BASEPRI, r3
 8010178:	f3bf 8f6f 	isb	sy
 801017c:	f3bf 8f4f 	dsb	sy
 8010180:	61fb      	str	r3, [r7, #28]
}
 8010182:	bf00      	nop
 8010184:	e7fe      	b.n	8010184 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010186:	2354      	movs	r3, #84	; 0x54
 8010188:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801018a:	693b      	ldr	r3, [r7, #16]
 801018c:	2b54      	cmp	r3, #84	; 0x54
 801018e:	d00a      	beq.n	80101a6 <xTaskCreateStatic+0x66>
	__asm volatile
 8010190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010194:	f383 8811 	msr	BASEPRI, r3
 8010198:	f3bf 8f6f 	isb	sy
 801019c:	f3bf 8f4f 	dsb	sy
 80101a0:	61bb      	str	r3, [r7, #24]
}
 80101a2:	bf00      	nop
 80101a4:	e7fe      	b.n	80101a4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80101a6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80101a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d01e      	beq.n	80101ec <xTaskCreateStatic+0xac>
 80101ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d01b      	beq.n	80101ec <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80101b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101b6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80101b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80101bc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80101be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101c0:	2202      	movs	r2, #2
 80101c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80101c6:	2300      	movs	r3, #0
 80101c8:	9303      	str	r3, [sp, #12]
 80101ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101cc:	9302      	str	r3, [sp, #8]
 80101ce:	f107 0314 	add.w	r3, r7, #20
 80101d2:	9301      	str	r3, [sp, #4]
 80101d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101d6:	9300      	str	r3, [sp, #0]
 80101d8:	683b      	ldr	r3, [r7, #0]
 80101da:	687a      	ldr	r2, [r7, #4]
 80101dc:	68b9      	ldr	r1, [r7, #8]
 80101de:	68f8      	ldr	r0, [r7, #12]
 80101e0:	f000 f850 	bl	8010284 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80101e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80101e6:	f000 f8d5 	bl	8010394 <prvAddNewTaskToReadyList>
 80101ea:	e001      	b.n	80101f0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80101ec:	2300      	movs	r3, #0
 80101ee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80101f0:	697b      	ldr	r3, [r7, #20]
	}
 80101f2:	4618      	mov	r0, r3
 80101f4:	3728      	adds	r7, #40	; 0x28
 80101f6:	46bd      	mov	sp, r7
 80101f8:	bd80      	pop	{r7, pc}

080101fa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80101fa:	b580      	push	{r7, lr}
 80101fc:	b08c      	sub	sp, #48	; 0x30
 80101fe:	af04      	add	r7, sp, #16
 8010200:	60f8      	str	r0, [r7, #12]
 8010202:	60b9      	str	r1, [r7, #8]
 8010204:	603b      	str	r3, [r7, #0]
 8010206:	4613      	mov	r3, r2
 8010208:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801020a:	88fb      	ldrh	r3, [r7, #6]
 801020c:	009b      	lsls	r3, r3, #2
 801020e:	4618      	mov	r0, r3
 8010210:	f001 f9ca 	bl	80115a8 <pvPortMalloc>
 8010214:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010216:	697b      	ldr	r3, [r7, #20]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d00e      	beq.n	801023a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801021c:	2054      	movs	r0, #84	; 0x54
 801021e:	f001 f9c3 	bl	80115a8 <pvPortMalloc>
 8010222:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010224:	69fb      	ldr	r3, [r7, #28]
 8010226:	2b00      	cmp	r3, #0
 8010228:	d003      	beq.n	8010232 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801022a:	69fb      	ldr	r3, [r7, #28]
 801022c:	697a      	ldr	r2, [r7, #20]
 801022e:	631a      	str	r2, [r3, #48]	; 0x30
 8010230:	e005      	b.n	801023e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010232:	6978      	ldr	r0, [r7, #20]
 8010234:	f001 fa84 	bl	8011740 <vPortFree>
 8010238:	e001      	b.n	801023e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801023a:	2300      	movs	r3, #0
 801023c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801023e:	69fb      	ldr	r3, [r7, #28]
 8010240:	2b00      	cmp	r3, #0
 8010242:	d017      	beq.n	8010274 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010244:	69fb      	ldr	r3, [r7, #28]
 8010246:	2200      	movs	r2, #0
 8010248:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801024c:	88fa      	ldrh	r2, [r7, #6]
 801024e:	2300      	movs	r3, #0
 8010250:	9303      	str	r3, [sp, #12]
 8010252:	69fb      	ldr	r3, [r7, #28]
 8010254:	9302      	str	r3, [sp, #8]
 8010256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010258:	9301      	str	r3, [sp, #4]
 801025a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801025c:	9300      	str	r3, [sp, #0]
 801025e:	683b      	ldr	r3, [r7, #0]
 8010260:	68b9      	ldr	r1, [r7, #8]
 8010262:	68f8      	ldr	r0, [r7, #12]
 8010264:	f000 f80e 	bl	8010284 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010268:	69f8      	ldr	r0, [r7, #28]
 801026a:	f000 f893 	bl	8010394 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801026e:	2301      	movs	r3, #1
 8010270:	61bb      	str	r3, [r7, #24]
 8010272:	e002      	b.n	801027a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010278:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801027a:	69bb      	ldr	r3, [r7, #24]
	}
 801027c:	4618      	mov	r0, r3
 801027e:	3720      	adds	r7, #32
 8010280:	46bd      	mov	sp, r7
 8010282:	bd80      	pop	{r7, pc}

08010284 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010284:	b580      	push	{r7, lr}
 8010286:	b088      	sub	sp, #32
 8010288:	af00      	add	r7, sp, #0
 801028a:	60f8      	str	r0, [r7, #12]
 801028c:	60b9      	str	r1, [r7, #8]
 801028e:	607a      	str	r2, [r7, #4]
 8010290:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010294:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010296:	6879      	ldr	r1, [r7, #4]
 8010298:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 801029c:	440b      	add	r3, r1
 801029e:	009b      	lsls	r3, r3, #2
 80102a0:	4413      	add	r3, r2
 80102a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80102a4:	69bb      	ldr	r3, [r7, #24]
 80102a6:	f023 0307 	bic.w	r3, r3, #7
 80102aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80102ac:	69bb      	ldr	r3, [r7, #24]
 80102ae:	f003 0307 	and.w	r3, r3, #7
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d00a      	beq.n	80102cc <prvInitialiseNewTask+0x48>
	__asm volatile
 80102b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102ba:	f383 8811 	msr	BASEPRI, r3
 80102be:	f3bf 8f6f 	isb	sy
 80102c2:	f3bf 8f4f 	dsb	sy
 80102c6:	617b      	str	r3, [r7, #20]
}
 80102c8:	bf00      	nop
 80102ca:	e7fe      	b.n	80102ca <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80102cc:	68bb      	ldr	r3, [r7, #8]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d01f      	beq.n	8010312 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80102d2:	2300      	movs	r3, #0
 80102d4:	61fb      	str	r3, [r7, #28]
 80102d6:	e012      	b.n	80102fe <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80102d8:	68ba      	ldr	r2, [r7, #8]
 80102da:	69fb      	ldr	r3, [r7, #28]
 80102dc:	4413      	add	r3, r2
 80102de:	7819      	ldrb	r1, [r3, #0]
 80102e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80102e2:	69fb      	ldr	r3, [r7, #28]
 80102e4:	4413      	add	r3, r2
 80102e6:	3334      	adds	r3, #52	; 0x34
 80102e8:	460a      	mov	r2, r1
 80102ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80102ec:	68ba      	ldr	r2, [r7, #8]
 80102ee:	69fb      	ldr	r3, [r7, #28]
 80102f0:	4413      	add	r3, r2
 80102f2:	781b      	ldrb	r3, [r3, #0]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d006      	beq.n	8010306 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80102f8:	69fb      	ldr	r3, [r7, #28]
 80102fa:	3301      	adds	r3, #1
 80102fc:	61fb      	str	r3, [r7, #28]
 80102fe:	69fb      	ldr	r3, [r7, #28]
 8010300:	2b0f      	cmp	r3, #15
 8010302:	d9e9      	bls.n	80102d8 <prvInitialiseNewTask+0x54>
 8010304:	e000      	b.n	8010308 <prvInitialiseNewTask+0x84>
			{
				break;
 8010306:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801030a:	2200      	movs	r2, #0
 801030c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010310:	e003      	b.n	801031a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010314:	2200      	movs	r2, #0
 8010316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801031a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801031c:	2b06      	cmp	r3, #6
 801031e:	d901      	bls.n	8010324 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010320:	2306      	movs	r3, #6
 8010322:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010326:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010328:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801032a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801032c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801032e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010332:	2200      	movs	r2, #0
 8010334:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010338:	3304      	adds	r3, #4
 801033a:	4618      	mov	r0, r3
 801033c:	f7ff f870 	bl	800f420 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010342:	3318      	adds	r3, #24
 8010344:	4618      	mov	r0, r3
 8010346:	f7ff f86b 	bl	800f420 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801034a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801034c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801034e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010352:	f1c3 0207 	rsb	r2, r3, #7
 8010356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010358:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801035a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801035c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801035e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010362:	2200      	movs	r2, #0
 8010364:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010368:	2200      	movs	r2, #0
 801036a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801036e:	683a      	ldr	r2, [r7, #0]
 8010370:	68f9      	ldr	r1, [r7, #12]
 8010372:	69b8      	ldr	r0, [r7, #24]
 8010374:	f000 fecc 	bl	8011110 <pxPortInitialiseStack>
 8010378:	4602      	mov	r2, r0
 801037a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801037c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801037e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010380:	2b00      	cmp	r3, #0
 8010382:	d002      	beq.n	801038a <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010386:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010388:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801038a:	bf00      	nop
 801038c:	3720      	adds	r7, #32
 801038e:	46bd      	mov	sp, r7
 8010390:	bd80      	pop	{r7, pc}
	...

08010394 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010394:	b580      	push	{r7, lr}
 8010396:	b082      	sub	sp, #8
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801039c:	f000 ffe2 	bl	8011364 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80103a0:	4b2a      	ldr	r3, [pc, #168]	; (801044c <prvAddNewTaskToReadyList+0xb8>)
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	3301      	adds	r3, #1
 80103a6:	4a29      	ldr	r2, [pc, #164]	; (801044c <prvAddNewTaskToReadyList+0xb8>)
 80103a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80103aa:	4b29      	ldr	r3, [pc, #164]	; (8010450 <prvAddNewTaskToReadyList+0xbc>)
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d109      	bne.n	80103c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80103b2:	4a27      	ldr	r2, [pc, #156]	; (8010450 <prvAddNewTaskToReadyList+0xbc>)
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80103b8:	4b24      	ldr	r3, [pc, #144]	; (801044c <prvAddNewTaskToReadyList+0xb8>)
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	2b01      	cmp	r3, #1
 80103be:	d110      	bne.n	80103e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80103c0:	f000 fbc6 	bl	8010b50 <prvInitialiseTaskLists>
 80103c4:	e00d      	b.n	80103e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80103c6:	4b23      	ldr	r3, [pc, #140]	; (8010454 <prvAddNewTaskToReadyList+0xc0>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d109      	bne.n	80103e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80103ce:	4b20      	ldr	r3, [pc, #128]	; (8010450 <prvAddNewTaskToReadyList+0xbc>)
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103d8:	429a      	cmp	r2, r3
 80103da:	d802      	bhi.n	80103e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80103dc:	4a1c      	ldr	r2, [pc, #112]	; (8010450 <prvAddNewTaskToReadyList+0xbc>)
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80103e2:	4b1d      	ldr	r3, [pc, #116]	; (8010458 <prvAddNewTaskToReadyList+0xc4>)
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	3301      	adds	r3, #1
 80103e8:	4a1b      	ldr	r2, [pc, #108]	; (8010458 <prvAddNewTaskToReadyList+0xc4>)
 80103ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103f0:	2201      	movs	r2, #1
 80103f2:	409a      	lsls	r2, r3
 80103f4:	4b19      	ldr	r3, [pc, #100]	; (801045c <prvAddNewTaskToReadyList+0xc8>)
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	4313      	orrs	r3, r2
 80103fa:	4a18      	ldr	r2, [pc, #96]	; (801045c <prvAddNewTaskToReadyList+0xc8>)
 80103fc:	6013      	str	r3, [r2, #0]
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010402:	4613      	mov	r3, r2
 8010404:	009b      	lsls	r3, r3, #2
 8010406:	4413      	add	r3, r2
 8010408:	009b      	lsls	r3, r3, #2
 801040a:	4a15      	ldr	r2, [pc, #84]	; (8010460 <prvAddNewTaskToReadyList+0xcc>)
 801040c:	441a      	add	r2, r3
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	3304      	adds	r3, #4
 8010412:	4619      	mov	r1, r3
 8010414:	4610      	mov	r0, r2
 8010416:	f7ff f810 	bl	800f43a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801041a:	f000 ffd3 	bl	80113c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801041e:	4b0d      	ldr	r3, [pc, #52]	; (8010454 <prvAddNewTaskToReadyList+0xc0>)
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	2b00      	cmp	r3, #0
 8010424:	d00e      	beq.n	8010444 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010426:	4b0a      	ldr	r3, [pc, #40]	; (8010450 <prvAddNewTaskToReadyList+0xbc>)
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010430:	429a      	cmp	r2, r3
 8010432:	d207      	bcs.n	8010444 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010434:	4b0b      	ldr	r3, [pc, #44]	; (8010464 <prvAddNewTaskToReadyList+0xd0>)
 8010436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801043a:	601a      	str	r2, [r3, #0]
 801043c:	f3bf 8f4f 	dsb	sy
 8010440:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010444:	bf00      	nop
 8010446:	3708      	adds	r7, #8
 8010448:	46bd      	mov	sp, r7
 801044a:	bd80      	pop	{r7, pc}
 801044c:	240007ec 	.word	0x240007ec
 8010450:	240006ec 	.word	0x240006ec
 8010454:	240007f8 	.word	0x240007f8
 8010458:	24000808 	.word	0x24000808
 801045c:	240007f4 	.word	0x240007f4
 8010460:	240006f0 	.word	0x240006f0
 8010464:	e000ed04 	.word	0xe000ed04

08010468 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010468:	b580      	push	{r7, lr}
 801046a:	b084      	sub	sp, #16
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010470:	2300      	movs	r3, #0
 8010472:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d017      	beq.n	80104aa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801047a:	4b13      	ldr	r3, [pc, #76]	; (80104c8 <vTaskDelay+0x60>)
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	2b00      	cmp	r3, #0
 8010480:	d00a      	beq.n	8010498 <vTaskDelay+0x30>
	__asm volatile
 8010482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010486:	f383 8811 	msr	BASEPRI, r3
 801048a:	f3bf 8f6f 	isb	sy
 801048e:	f3bf 8f4f 	dsb	sy
 8010492:	60bb      	str	r3, [r7, #8]
}
 8010494:	bf00      	nop
 8010496:	e7fe      	b.n	8010496 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010498:	f000 f87a 	bl	8010590 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801049c:	2100      	movs	r1, #0
 801049e:	6878      	ldr	r0, [r7, #4]
 80104a0:	f000 fdd0 	bl	8011044 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80104a4:	f000 f882 	bl	80105ac <xTaskResumeAll>
 80104a8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d107      	bne.n	80104c0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80104b0:	4b06      	ldr	r3, [pc, #24]	; (80104cc <vTaskDelay+0x64>)
 80104b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80104b6:	601a      	str	r2, [r3, #0]
 80104b8:	f3bf 8f4f 	dsb	sy
 80104bc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80104c0:	bf00      	nop
 80104c2:	3710      	adds	r7, #16
 80104c4:	46bd      	mov	sp, r7
 80104c6:	bd80      	pop	{r7, pc}
 80104c8:	24000814 	.word	0x24000814
 80104cc:	e000ed04 	.word	0xe000ed04

080104d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80104d0:	b580      	push	{r7, lr}
 80104d2:	b08a      	sub	sp, #40	; 0x28
 80104d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80104d6:	2300      	movs	r3, #0
 80104d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80104da:	2300      	movs	r3, #0
 80104dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80104de:	463a      	mov	r2, r7
 80104e0:	1d39      	adds	r1, r7, #4
 80104e2:	f107 0308 	add.w	r3, r7, #8
 80104e6:	4618      	mov	r0, r3
 80104e8:	f7f0 f884 	bl	80005f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80104ec:	6839      	ldr	r1, [r7, #0]
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	68ba      	ldr	r2, [r7, #8]
 80104f2:	9202      	str	r2, [sp, #8]
 80104f4:	9301      	str	r3, [sp, #4]
 80104f6:	2300      	movs	r3, #0
 80104f8:	9300      	str	r3, [sp, #0]
 80104fa:	2300      	movs	r3, #0
 80104fc:	460a      	mov	r2, r1
 80104fe:	491e      	ldr	r1, [pc, #120]	; (8010578 <vTaskStartScheduler+0xa8>)
 8010500:	481e      	ldr	r0, [pc, #120]	; (801057c <vTaskStartScheduler+0xac>)
 8010502:	f7ff fe1d 	bl	8010140 <xTaskCreateStatic>
 8010506:	4603      	mov	r3, r0
 8010508:	4a1d      	ldr	r2, [pc, #116]	; (8010580 <vTaskStartScheduler+0xb0>)
 801050a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801050c:	4b1c      	ldr	r3, [pc, #112]	; (8010580 <vTaskStartScheduler+0xb0>)
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d002      	beq.n	801051a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010514:	2301      	movs	r3, #1
 8010516:	617b      	str	r3, [r7, #20]
 8010518:	e001      	b.n	801051e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801051a:	2300      	movs	r3, #0
 801051c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801051e:	697b      	ldr	r3, [r7, #20]
 8010520:	2b01      	cmp	r3, #1
 8010522:	d116      	bne.n	8010552 <vTaskStartScheduler+0x82>
	__asm volatile
 8010524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010528:	f383 8811 	msr	BASEPRI, r3
 801052c:	f3bf 8f6f 	isb	sy
 8010530:	f3bf 8f4f 	dsb	sy
 8010534:	613b      	str	r3, [r7, #16]
}
 8010536:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010538:	4b12      	ldr	r3, [pc, #72]	; (8010584 <vTaskStartScheduler+0xb4>)
 801053a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801053e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010540:	4b11      	ldr	r3, [pc, #68]	; (8010588 <vTaskStartScheduler+0xb8>)
 8010542:	2201      	movs	r2, #1
 8010544:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010546:	4b11      	ldr	r3, [pc, #68]	; (801058c <vTaskStartScheduler+0xbc>)
 8010548:	2200      	movs	r2, #0
 801054a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801054c:	f000 fe68 	bl	8011220 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010550:	e00e      	b.n	8010570 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010552:	697b      	ldr	r3, [r7, #20]
 8010554:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010558:	d10a      	bne.n	8010570 <vTaskStartScheduler+0xa0>
	__asm volatile
 801055a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801055e:	f383 8811 	msr	BASEPRI, r3
 8010562:	f3bf 8f6f 	isb	sy
 8010566:	f3bf 8f4f 	dsb	sy
 801056a:	60fb      	str	r3, [r7, #12]
}
 801056c:	bf00      	nop
 801056e:	e7fe      	b.n	801056e <vTaskStartScheduler+0x9e>
}
 8010570:	bf00      	nop
 8010572:	3718      	adds	r7, #24
 8010574:	46bd      	mov	sp, r7
 8010576:	bd80      	pop	{r7, pc}
 8010578:	08011c1c 	.word	0x08011c1c
 801057c:	08010b21 	.word	0x08010b21
 8010580:	24000810 	.word	0x24000810
 8010584:	2400080c 	.word	0x2400080c
 8010588:	240007f8 	.word	0x240007f8
 801058c:	240007f0 	.word	0x240007f0

08010590 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010590:	b480      	push	{r7}
 8010592:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010594:	4b04      	ldr	r3, [pc, #16]	; (80105a8 <vTaskSuspendAll+0x18>)
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	3301      	adds	r3, #1
 801059a:	4a03      	ldr	r2, [pc, #12]	; (80105a8 <vTaskSuspendAll+0x18>)
 801059c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801059e:	bf00      	nop
 80105a0:	46bd      	mov	sp, r7
 80105a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105a6:	4770      	bx	lr
 80105a8:	24000814 	.word	0x24000814

080105ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b084      	sub	sp, #16
 80105b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80105b2:	2300      	movs	r3, #0
 80105b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80105b6:	2300      	movs	r3, #0
 80105b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80105ba:	4b41      	ldr	r3, [pc, #260]	; (80106c0 <xTaskResumeAll+0x114>)
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d10a      	bne.n	80105d8 <xTaskResumeAll+0x2c>
	__asm volatile
 80105c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105c6:	f383 8811 	msr	BASEPRI, r3
 80105ca:	f3bf 8f6f 	isb	sy
 80105ce:	f3bf 8f4f 	dsb	sy
 80105d2:	603b      	str	r3, [r7, #0]
}
 80105d4:	bf00      	nop
 80105d6:	e7fe      	b.n	80105d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80105d8:	f000 fec4 	bl	8011364 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80105dc:	4b38      	ldr	r3, [pc, #224]	; (80106c0 <xTaskResumeAll+0x114>)
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	3b01      	subs	r3, #1
 80105e2:	4a37      	ldr	r2, [pc, #220]	; (80106c0 <xTaskResumeAll+0x114>)
 80105e4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80105e6:	4b36      	ldr	r3, [pc, #216]	; (80106c0 <xTaskResumeAll+0x114>)
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d161      	bne.n	80106b2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80105ee:	4b35      	ldr	r3, [pc, #212]	; (80106c4 <xTaskResumeAll+0x118>)
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d05d      	beq.n	80106b2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80105f6:	e02e      	b.n	8010656 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80105f8:	4b33      	ldr	r3, [pc, #204]	; (80106c8 <xTaskResumeAll+0x11c>)
 80105fa:	68db      	ldr	r3, [r3, #12]
 80105fc:	68db      	ldr	r3, [r3, #12]
 80105fe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	3318      	adds	r3, #24
 8010604:	4618      	mov	r0, r3
 8010606:	f7fe ff75 	bl	800f4f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	3304      	adds	r3, #4
 801060e:	4618      	mov	r0, r3
 8010610:	f7fe ff70 	bl	800f4f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010618:	2201      	movs	r2, #1
 801061a:	409a      	lsls	r2, r3
 801061c:	4b2b      	ldr	r3, [pc, #172]	; (80106cc <xTaskResumeAll+0x120>)
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	4313      	orrs	r3, r2
 8010622:	4a2a      	ldr	r2, [pc, #168]	; (80106cc <xTaskResumeAll+0x120>)
 8010624:	6013      	str	r3, [r2, #0]
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801062a:	4613      	mov	r3, r2
 801062c:	009b      	lsls	r3, r3, #2
 801062e:	4413      	add	r3, r2
 8010630:	009b      	lsls	r3, r3, #2
 8010632:	4a27      	ldr	r2, [pc, #156]	; (80106d0 <xTaskResumeAll+0x124>)
 8010634:	441a      	add	r2, r3
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	3304      	adds	r3, #4
 801063a:	4619      	mov	r1, r3
 801063c:	4610      	mov	r0, r2
 801063e:	f7fe fefc 	bl	800f43a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010646:	4b23      	ldr	r3, [pc, #140]	; (80106d4 <xTaskResumeAll+0x128>)
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801064c:	429a      	cmp	r2, r3
 801064e:	d302      	bcc.n	8010656 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8010650:	4b21      	ldr	r3, [pc, #132]	; (80106d8 <xTaskResumeAll+0x12c>)
 8010652:	2201      	movs	r2, #1
 8010654:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010656:	4b1c      	ldr	r3, [pc, #112]	; (80106c8 <xTaskResumeAll+0x11c>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	2b00      	cmp	r3, #0
 801065c:	d1cc      	bne.n	80105f8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d001      	beq.n	8010668 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010664:	f000 fb12 	bl	8010c8c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010668:	4b1c      	ldr	r3, [pc, #112]	; (80106dc <xTaskResumeAll+0x130>)
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d010      	beq.n	8010696 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010674:	f000 f836 	bl	80106e4 <xTaskIncrementTick>
 8010678:	4603      	mov	r3, r0
 801067a:	2b00      	cmp	r3, #0
 801067c:	d002      	beq.n	8010684 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 801067e:	4b16      	ldr	r3, [pc, #88]	; (80106d8 <xTaskResumeAll+0x12c>)
 8010680:	2201      	movs	r2, #1
 8010682:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	3b01      	subs	r3, #1
 8010688:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d1f1      	bne.n	8010674 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8010690:	4b12      	ldr	r3, [pc, #72]	; (80106dc <xTaskResumeAll+0x130>)
 8010692:	2200      	movs	r2, #0
 8010694:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010696:	4b10      	ldr	r3, [pc, #64]	; (80106d8 <xTaskResumeAll+0x12c>)
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	2b00      	cmp	r3, #0
 801069c:	d009      	beq.n	80106b2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801069e:	2301      	movs	r3, #1
 80106a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80106a2:	4b0f      	ldr	r3, [pc, #60]	; (80106e0 <xTaskResumeAll+0x134>)
 80106a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106a8:	601a      	str	r2, [r3, #0]
 80106aa:	f3bf 8f4f 	dsb	sy
 80106ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80106b2:	f000 fe87 	bl	80113c4 <vPortExitCritical>

	return xAlreadyYielded;
 80106b6:	68bb      	ldr	r3, [r7, #8]
}
 80106b8:	4618      	mov	r0, r3
 80106ba:	3710      	adds	r7, #16
 80106bc:	46bd      	mov	sp, r7
 80106be:	bd80      	pop	{r7, pc}
 80106c0:	24000814 	.word	0x24000814
 80106c4:	240007ec 	.word	0x240007ec
 80106c8:	240007ac 	.word	0x240007ac
 80106cc:	240007f4 	.word	0x240007f4
 80106d0:	240006f0 	.word	0x240006f0
 80106d4:	240006ec 	.word	0x240006ec
 80106d8:	24000800 	.word	0x24000800
 80106dc:	240007fc 	.word	0x240007fc
 80106e0:	e000ed04 	.word	0xe000ed04

080106e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b086      	sub	sp, #24
 80106e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80106ea:	2300      	movs	r3, #0
 80106ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80106ee:	4b4e      	ldr	r3, [pc, #312]	; (8010828 <xTaskIncrementTick+0x144>)
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	f040 808e 	bne.w	8010814 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80106f8:	4b4c      	ldr	r3, [pc, #304]	; (801082c <xTaskIncrementTick+0x148>)
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	3301      	adds	r3, #1
 80106fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010700:	4a4a      	ldr	r2, [pc, #296]	; (801082c <xTaskIncrementTick+0x148>)
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	2b00      	cmp	r3, #0
 801070a:	d120      	bne.n	801074e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 801070c:	4b48      	ldr	r3, [pc, #288]	; (8010830 <xTaskIncrementTick+0x14c>)
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	2b00      	cmp	r3, #0
 8010714:	d00a      	beq.n	801072c <xTaskIncrementTick+0x48>
	__asm volatile
 8010716:	f04f 0350 	mov.w	r3, #80	; 0x50
 801071a:	f383 8811 	msr	BASEPRI, r3
 801071e:	f3bf 8f6f 	isb	sy
 8010722:	f3bf 8f4f 	dsb	sy
 8010726:	603b      	str	r3, [r7, #0]
}
 8010728:	bf00      	nop
 801072a:	e7fe      	b.n	801072a <xTaskIncrementTick+0x46>
 801072c:	4b40      	ldr	r3, [pc, #256]	; (8010830 <xTaskIncrementTick+0x14c>)
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	60fb      	str	r3, [r7, #12]
 8010732:	4b40      	ldr	r3, [pc, #256]	; (8010834 <xTaskIncrementTick+0x150>)
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	4a3e      	ldr	r2, [pc, #248]	; (8010830 <xTaskIncrementTick+0x14c>)
 8010738:	6013      	str	r3, [r2, #0]
 801073a:	4a3e      	ldr	r2, [pc, #248]	; (8010834 <xTaskIncrementTick+0x150>)
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	6013      	str	r3, [r2, #0]
 8010740:	4b3d      	ldr	r3, [pc, #244]	; (8010838 <xTaskIncrementTick+0x154>)
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	3301      	adds	r3, #1
 8010746:	4a3c      	ldr	r2, [pc, #240]	; (8010838 <xTaskIncrementTick+0x154>)
 8010748:	6013      	str	r3, [r2, #0]
 801074a:	f000 fa9f 	bl	8010c8c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801074e:	4b3b      	ldr	r3, [pc, #236]	; (801083c <xTaskIncrementTick+0x158>)
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	693a      	ldr	r2, [r7, #16]
 8010754:	429a      	cmp	r2, r3
 8010756:	d348      	bcc.n	80107ea <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010758:	4b35      	ldr	r3, [pc, #212]	; (8010830 <xTaskIncrementTick+0x14c>)
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d104      	bne.n	801076c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010762:	4b36      	ldr	r3, [pc, #216]	; (801083c <xTaskIncrementTick+0x158>)
 8010764:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010768:	601a      	str	r2, [r3, #0]
					break;
 801076a:	e03e      	b.n	80107ea <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801076c:	4b30      	ldr	r3, [pc, #192]	; (8010830 <xTaskIncrementTick+0x14c>)
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	68db      	ldr	r3, [r3, #12]
 8010772:	68db      	ldr	r3, [r3, #12]
 8010774:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010776:	68bb      	ldr	r3, [r7, #8]
 8010778:	685b      	ldr	r3, [r3, #4]
 801077a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801077c:	693a      	ldr	r2, [r7, #16]
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	429a      	cmp	r2, r3
 8010782:	d203      	bcs.n	801078c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010784:	4a2d      	ldr	r2, [pc, #180]	; (801083c <xTaskIncrementTick+0x158>)
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801078a:	e02e      	b.n	80107ea <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801078c:	68bb      	ldr	r3, [r7, #8]
 801078e:	3304      	adds	r3, #4
 8010790:	4618      	mov	r0, r3
 8010792:	f7fe feaf 	bl	800f4f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010796:	68bb      	ldr	r3, [r7, #8]
 8010798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801079a:	2b00      	cmp	r3, #0
 801079c:	d004      	beq.n	80107a8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801079e:	68bb      	ldr	r3, [r7, #8]
 80107a0:	3318      	adds	r3, #24
 80107a2:	4618      	mov	r0, r3
 80107a4:	f7fe fea6 	bl	800f4f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80107a8:	68bb      	ldr	r3, [r7, #8]
 80107aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107ac:	2201      	movs	r2, #1
 80107ae:	409a      	lsls	r2, r3
 80107b0:	4b23      	ldr	r3, [pc, #140]	; (8010840 <xTaskIncrementTick+0x15c>)
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	4313      	orrs	r3, r2
 80107b6:	4a22      	ldr	r2, [pc, #136]	; (8010840 <xTaskIncrementTick+0x15c>)
 80107b8:	6013      	str	r3, [r2, #0]
 80107ba:	68bb      	ldr	r3, [r7, #8]
 80107bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107be:	4613      	mov	r3, r2
 80107c0:	009b      	lsls	r3, r3, #2
 80107c2:	4413      	add	r3, r2
 80107c4:	009b      	lsls	r3, r3, #2
 80107c6:	4a1f      	ldr	r2, [pc, #124]	; (8010844 <xTaskIncrementTick+0x160>)
 80107c8:	441a      	add	r2, r3
 80107ca:	68bb      	ldr	r3, [r7, #8]
 80107cc:	3304      	adds	r3, #4
 80107ce:	4619      	mov	r1, r3
 80107d0:	4610      	mov	r0, r2
 80107d2:	f7fe fe32 	bl	800f43a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80107d6:	68bb      	ldr	r3, [r7, #8]
 80107d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107da:	4b1b      	ldr	r3, [pc, #108]	; (8010848 <xTaskIncrementTick+0x164>)
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107e0:	429a      	cmp	r2, r3
 80107e2:	d3b9      	bcc.n	8010758 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80107e4:	2301      	movs	r3, #1
 80107e6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80107e8:	e7b6      	b.n	8010758 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80107ea:	4b17      	ldr	r3, [pc, #92]	; (8010848 <xTaskIncrementTick+0x164>)
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107f0:	4914      	ldr	r1, [pc, #80]	; (8010844 <xTaskIncrementTick+0x160>)
 80107f2:	4613      	mov	r3, r2
 80107f4:	009b      	lsls	r3, r3, #2
 80107f6:	4413      	add	r3, r2
 80107f8:	009b      	lsls	r3, r3, #2
 80107fa:	440b      	add	r3, r1
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	2b01      	cmp	r3, #1
 8010800:	d901      	bls.n	8010806 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8010802:	2301      	movs	r3, #1
 8010804:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010806:	4b11      	ldr	r3, [pc, #68]	; (801084c <xTaskIncrementTick+0x168>)
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d007      	beq.n	801081e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 801080e:	2301      	movs	r3, #1
 8010810:	617b      	str	r3, [r7, #20]
 8010812:	e004      	b.n	801081e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010814:	4b0e      	ldr	r3, [pc, #56]	; (8010850 <xTaskIncrementTick+0x16c>)
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	3301      	adds	r3, #1
 801081a:	4a0d      	ldr	r2, [pc, #52]	; (8010850 <xTaskIncrementTick+0x16c>)
 801081c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801081e:	697b      	ldr	r3, [r7, #20]
}
 8010820:	4618      	mov	r0, r3
 8010822:	3718      	adds	r7, #24
 8010824:	46bd      	mov	sp, r7
 8010826:	bd80      	pop	{r7, pc}
 8010828:	24000814 	.word	0x24000814
 801082c:	240007f0 	.word	0x240007f0
 8010830:	240007a4 	.word	0x240007a4
 8010834:	240007a8 	.word	0x240007a8
 8010838:	24000804 	.word	0x24000804
 801083c:	2400080c 	.word	0x2400080c
 8010840:	240007f4 	.word	0x240007f4
 8010844:	240006f0 	.word	0x240006f0
 8010848:	240006ec 	.word	0x240006ec
 801084c:	24000800 	.word	0x24000800
 8010850:	240007fc 	.word	0x240007fc

08010854 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010854:	b480      	push	{r7}
 8010856:	b087      	sub	sp, #28
 8010858:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801085a:	4b27      	ldr	r3, [pc, #156]	; (80108f8 <vTaskSwitchContext+0xa4>)
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	2b00      	cmp	r3, #0
 8010860:	d003      	beq.n	801086a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010862:	4b26      	ldr	r3, [pc, #152]	; (80108fc <vTaskSwitchContext+0xa8>)
 8010864:	2201      	movs	r2, #1
 8010866:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010868:	e03f      	b.n	80108ea <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 801086a:	4b24      	ldr	r3, [pc, #144]	; (80108fc <vTaskSwitchContext+0xa8>)
 801086c:	2200      	movs	r2, #0
 801086e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010870:	4b23      	ldr	r3, [pc, #140]	; (8010900 <vTaskSwitchContext+0xac>)
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	fab3 f383 	clz	r3, r3
 801087c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801087e:	7afb      	ldrb	r3, [r7, #11]
 8010880:	f1c3 031f 	rsb	r3, r3, #31
 8010884:	617b      	str	r3, [r7, #20]
 8010886:	491f      	ldr	r1, [pc, #124]	; (8010904 <vTaskSwitchContext+0xb0>)
 8010888:	697a      	ldr	r2, [r7, #20]
 801088a:	4613      	mov	r3, r2
 801088c:	009b      	lsls	r3, r3, #2
 801088e:	4413      	add	r3, r2
 8010890:	009b      	lsls	r3, r3, #2
 8010892:	440b      	add	r3, r1
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	2b00      	cmp	r3, #0
 8010898:	d10a      	bne.n	80108b0 <vTaskSwitchContext+0x5c>
	__asm volatile
 801089a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801089e:	f383 8811 	msr	BASEPRI, r3
 80108a2:	f3bf 8f6f 	isb	sy
 80108a6:	f3bf 8f4f 	dsb	sy
 80108aa:	607b      	str	r3, [r7, #4]
}
 80108ac:	bf00      	nop
 80108ae:	e7fe      	b.n	80108ae <vTaskSwitchContext+0x5a>
 80108b0:	697a      	ldr	r2, [r7, #20]
 80108b2:	4613      	mov	r3, r2
 80108b4:	009b      	lsls	r3, r3, #2
 80108b6:	4413      	add	r3, r2
 80108b8:	009b      	lsls	r3, r3, #2
 80108ba:	4a12      	ldr	r2, [pc, #72]	; (8010904 <vTaskSwitchContext+0xb0>)
 80108bc:	4413      	add	r3, r2
 80108be:	613b      	str	r3, [r7, #16]
 80108c0:	693b      	ldr	r3, [r7, #16]
 80108c2:	685b      	ldr	r3, [r3, #4]
 80108c4:	685a      	ldr	r2, [r3, #4]
 80108c6:	693b      	ldr	r3, [r7, #16]
 80108c8:	605a      	str	r2, [r3, #4]
 80108ca:	693b      	ldr	r3, [r7, #16]
 80108cc:	685a      	ldr	r2, [r3, #4]
 80108ce:	693b      	ldr	r3, [r7, #16]
 80108d0:	3308      	adds	r3, #8
 80108d2:	429a      	cmp	r2, r3
 80108d4:	d104      	bne.n	80108e0 <vTaskSwitchContext+0x8c>
 80108d6:	693b      	ldr	r3, [r7, #16]
 80108d8:	685b      	ldr	r3, [r3, #4]
 80108da:	685a      	ldr	r2, [r3, #4]
 80108dc:	693b      	ldr	r3, [r7, #16]
 80108de:	605a      	str	r2, [r3, #4]
 80108e0:	693b      	ldr	r3, [r7, #16]
 80108e2:	685b      	ldr	r3, [r3, #4]
 80108e4:	68db      	ldr	r3, [r3, #12]
 80108e6:	4a08      	ldr	r2, [pc, #32]	; (8010908 <vTaskSwitchContext+0xb4>)
 80108e8:	6013      	str	r3, [r2, #0]
}
 80108ea:	bf00      	nop
 80108ec:	371c      	adds	r7, #28
 80108ee:	46bd      	mov	sp, r7
 80108f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f4:	4770      	bx	lr
 80108f6:	bf00      	nop
 80108f8:	24000814 	.word	0x24000814
 80108fc:	24000800 	.word	0x24000800
 8010900:	240007f4 	.word	0x240007f4
 8010904:	240006f0 	.word	0x240006f0
 8010908:	240006ec 	.word	0x240006ec

0801090c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801090c:	b580      	push	{r7, lr}
 801090e:	b084      	sub	sp, #16
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
 8010914:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	2b00      	cmp	r3, #0
 801091a:	d10a      	bne.n	8010932 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 801091c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010920:	f383 8811 	msr	BASEPRI, r3
 8010924:	f3bf 8f6f 	isb	sy
 8010928:	f3bf 8f4f 	dsb	sy
 801092c:	60fb      	str	r3, [r7, #12]
}
 801092e:	bf00      	nop
 8010930:	e7fe      	b.n	8010930 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010932:	4b07      	ldr	r3, [pc, #28]	; (8010950 <vTaskPlaceOnEventList+0x44>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	3318      	adds	r3, #24
 8010938:	4619      	mov	r1, r3
 801093a:	6878      	ldr	r0, [r7, #4]
 801093c:	f7fe fda1 	bl	800f482 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010940:	2101      	movs	r1, #1
 8010942:	6838      	ldr	r0, [r7, #0]
 8010944:	f000 fb7e 	bl	8011044 <prvAddCurrentTaskToDelayedList>
}
 8010948:	bf00      	nop
 801094a:	3710      	adds	r7, #16
 801094c:	46bd      	mov	sp, r7
 801094e:	bd80      	pop	{r7, pc}
 8010950:	240006ec 	.word	0x240006ec

08010954 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010954:	b580      	push	{r7, lr}
 8010956:	b086      	sub	sp, #24
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	68db      	ldr	r3, [r3, #12]
 8010960:	68db      	ldr	r3, [r3, #12]
 8010962:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010964:	693b      	ldr	r3, [r7, #16]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d10a      	bne.n	8010980 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801096a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801096e:	f383 8811 	msr	BASEPRI, r3
 8010972:	f3bf 8f6f 	isb	sy
 8010976:	f3bf 8f4f 	dsb	sy
 801097a:	60fb      	str	r3, [r7, #12]
}
 801097c:	bf00      	nop
 801097e:	e7fe      	b.n	801097e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010980:	693b      	ldr	r3, [r7, #16]
 8010982:	3318      	adds	r3, #24
 8010984:	4618      	mov	r0, r3
 8010986:	f7fe fdb5 	bl	800f4f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801098a:	4b1d      	ldr	r3, [pc, #116]	; (8010a00 <xTaskRemoveFromEventList+0xac>)
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	2b00      	cmp	r3, #0
 8010990:	d11c      	bne.n	80109cc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010992:	693b      	ldr	r3, [r7, #16]
 8010994:	3304      	adds	r3, #4
 8010996:	4618      	mov	r0, r3
 8010998:	f7fe fdac 	bl	800f4f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801099c:	693b      	ldr	r3, [r7, #16]
 801099e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109a0:	2201      	movs	r2, #1
 80109a2:	409a      	lsls	r2, r3
 80109a4:	4b17      	ldr	r3, [pc, #92]	; (8010a04 <xTaskRemoveFromEventList+0xb0>)
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	4313      	orrs	r3, r2
 80109aa:	4a16      	ldr	r2, [pc, #88]	; (8010a04 <xTaskRemoveFromEventList+0xb0>)
 80109ac:	6013      	str	r3, [r2, #0]
 80109ae:	693b      	ldr	r3, [r7, #16]
 80109b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109b2:	4613      	mov	r3, r2
 80109b4:	009b      	lsls	r3, r3, #2
 80109b6:	4413      	add	r3, r2
 80109b8:	009b      	lsls	r3, r3, #2
 80109ba:	4a13      	ldr	r2, [pc, #76]	; (8010a08 <xTaskRemoveFromEventList+0xb4>)
 80109bc:	441a      	add	r2, r3
 80109be:	693b      	ldr	r3, [r7, #16]
 80109c0:	3304      	adds	r3, #4
 80109c2:	4619      	mov	r1, r3
 80109c4:	4610      	mov	r0, r2
 80109c6:	f7fe fd38 	bl	800f43a <vListInsertEnd>
 80109ca:	e005      	b.n	80109d8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80109cc:	693b      	ldr	r3, [r7, #16]
 80109ce:	3318      	adds	r3, #24
 80109d0:	4619      	mov	r1, r3
 80109d2:	480e      	ldr	r0, [pc, #56]	; (8010a0c <xTaskRemoveFromEventList+0xb8>)
 80109d4:	f7fe fd31 	bl	800f43a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80109d8:	693b      	ldr	r3, [r7, #16]
 80109da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109dc:	4b0c      	ldr	r3, [pc, #48]	; (8010a10 <xTaskRemoveFromEventList+0xbc>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109e2:	429a      	cmp	r2, r3
 80109e4:	d905      	bls.n	80109f2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80109e6:	2301      	movs	r3, #1
 80109e8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80109ea:	4b0a      	ldr	r3, [pc, #40]	; (8010a14 <xTaskRemoveFromEventList+0xc0>)
 80109ec:	2201      	movs	r2, #1
 80109ee:	601a      	str	r2, [r3, #0]
 80109f0:	e001      	b.n	80109f6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80109f2:	2300      	movs	r3, #0
 80109f4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80109f6:	697b      	ldr	r3, [r7, #20]
}
 80109f8:	4618      	mov	r0, r3
 80109fa:	3718      	adds	r7, #24
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bd80      	pop	{r7, pc}
 8010a00:	24000814 	.word	0x24000814
 8010a04:	240007f4 	.word	0x240007f4
 8010a08:	240006f0 	.word	0x240006f0
 8010a0c:	240007ac 	.word	0x240007ac
 8010a10:	240006ec 	.word	0x240006ec
 8010a14:	24000800 	.word	0x24000800

08010a18 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010a18:	b480      	push	{r7}
 8010a1a:	b083      	sub	sp, #12
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010a20:	4b06      	ldr	r3, [pc, #24]	; (8010a3c <vTaskInternalSetTimeOutState+0x24>)
 8010a22:	681a      	ldr	r2, [r3, #0]
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010a28:	4b05      	ldr	r3, [pc, #20]	; (8010a40 <vTaskInternalSetTimeOutState+0x28>)
 8010a2a:	681a      	ldr	r2, [r3, #0]
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	605a      	str	r2, [r3, #4]
}
 8010a30:	bf00      	nop
 8010a32:	370c      	adds	r7, #12
 8010a34:	46bd      	mov	sp, r7
 8010a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3a:	4770      	bx	lr
 8010a3c:	24000804 	.word	0x24000804
 8010a40:	240007f0 	.word	0x240007f0

08010a44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b088      	sub	sp, #32
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	6078      	str	r0, [r7, #4]
 8010a4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d10a      	bne.n	8010a6a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8010a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a58:	f383 8811 	msr	BASEPRI, r3
 8010a5c:	f3bf 8f6f 	isb	sy
 8010a60:	f3bf 8f4f 	dsb	sy
 8010a64:	613b      	str	r3, [r7, #16]
}
 8010a66:	bf00      	nop
 8010a68:	e7fe      	b.n	8010a68 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010a6a:	683b      	ldr	r3, [r7, #0]
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d10a      	bne.n	8010a86 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8010a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a74:	f383 8811 	msr	BASEPRI, r3
 8010a78:	f3bf 8f6f 	isb	sy
 8010a7c:	f3bf 8f4f 	dsb	sy
 8010a80:	60fb      	str	r3, [r7, #12]
}
 8010a82:	bf00      	nop
 8010a84:	e7fe      	b.n	8010a84 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8010a86:	f000 fc6d 	bl	8011364 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010a8a:	4b1d      	ldr	r3, [pc, #116]	; (8010b00 <xTaskCheckForTimeOut+0xbc>)
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	685b      	ldr	r3, [r3, #4]
 8010a94:	69ba      	ldr	r2, [r7, #24]
 8010a96:	1ad3      	subs	r3, r2, r3
 8010a98:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010a9a:	683b      	ldr	r3, [r7, #0]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010aa2:	d102      	bne.n	8010aaa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	61fb      	str	r3, [r7, #28]
 8010aa8:	e023      	b.n	8010af2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	681a      	ldr	r2, [r3, #0]
 8010aae:	4b15      	ldr	r3, [pc, #84]	; (8010b04 <xTaskCheckForTimeOut+0xc0>)
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	429a      	cmp	r2, r3
 8010ab4:	d007      	beq.n	8010ac6 <xTaskCheckForTimeOut+0x82>
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	685b      	ldr	r3, [r3, #4]
 8010aba:	69ba      	ldr	r2, [r7, #24]
 8010abc:	429a      	cmp	r2, r3
 8010abe:	d302      	bcc.n	8010ac6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010ac0:	2301      	movs	r3, #1
 8010ac2:	61fb      	str	r3, [r7, #28]
 8010ac4:	e015      	b.n	8010af2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010ac6:	683b      	ldr	r3, [r7, #0]
 8010ac8:	681b      	ldr	r3, [r3, #0]
 8010aca:	697a      	ldr	r2, [r7, #20]
 8010acc:	429a      	cmp	r2, r3
 8010ace:	d20b      	bcs.n	8010ae8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010ad0:	683b      	ldr	r3, [r7, #0]
 8010ad2:	681a      	ldr	r2, [r3, #0]
 8010ad4:	697b      	ldr	r3, [r7, #20]
 8010ad6:	1ad2      	subs	r2, r2, r3
 8010ad8:	683b      	ldr	r3, [r7, #0]
 8010ada:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f7ff ff9b 	bl	8010a18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010ae2:	2300      	movs	r3, #0
 8010ae4:	61fb      	str	r3, [r7, #28]
 8010ae6:	e004      	b.n	8010af2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8010ae8:	683b      	ldr	r3, [r7, #0]
 8010aea:	2200      	movs	r2, #0
 8010aec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010aee:	2301      	movs	r3, #1
 8010af0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010af2:	f000 fc67 	bl	80113c4 <vPortExitCritical>

	return xReturn;
 8010af6:	69fb      	ldr	r3, [r7, #28]
}
 8010af8:	4618      	mov	r0, r3
 8010afa:	3720      	adds	r7, #32
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}
 8010b00:	240007f0 	.word	0x240007f0
 8010b04:	24000804 	.word	0x24000804

08010b08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010b08:	b480      	push	{r7}
 8010b0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010b0c:	4b03      	ldr	r3, [pc, #12]	; (8010b1c <vTaskMissedYield+0x14>)
 8010b0e:	2201      	movs	r2, #1
 8010b10:	601a      	str	r2, [r3, #0]
}
 8010b12:	bf00      	nop
 8010b14:	46bd      	mov	sp, r7
 8010b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b1a:	4770      	bx	lr
 8010b1c:	24000800 	.word	0x24000800

08010b20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	b082      	sub	sp, #8
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010b28:	f000 f852 	bl	8010bd0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010b2c:	4b06      	ldr	r3, [pc, #24]	; (8010b48 <prvIdleTask+0x28>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	2b01      	cmp	r3, #1
 8010b32:	d9f9      	bls.n	8010b28 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010b34:	4b05      	ldr	r3, [pc, #20]	; (8010b4c <prvIdleTask+0x2c>)
 8010b36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010b3a:	601a      	str	r2, [r3, #0]
 8010b3c:	f3bf 8f4f 	dsb	sy
 8010b40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010b44:	e7f0      	b.n	8010b28 <prvIdleTask+0x8>
 8010b46:	bf00      	nop
 8010b48:	240006f0 	.word	0x240006f0
 8010b4c:	e000ed04 	.word	0xe000ed04

08010b50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010b56:	2300      	movs	r3, #0
 8010b58:	607b      	str	r3, [r7, #4]
 8010b5a:	e00c      	b.n	8010b76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010b5c:	687a      	ldr	r2, [r7, #4]
 8010b5e:	4613      	mov	r3, r2
 8010b60:	009b      	lsls	r3, r3, #2
 8010b62:	4413      	add	r3, r2
 8010b64:	009b      	lsls	r3, r3, #2
 8010b66:	4a12      	ldr	r2, [pc, #72]	; (8010bb0 <prvInitialiseTaskLists+0x60>)
 8010b68:	4413      	add	r3, r2
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	f7fe fc38 	bl	800f3e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	3301      	adds	r3, #1
 8010b74:	607b      	str	r3, [r7, #4]
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	2b06      	cmp	r3, #6
 8010b7a:	d9ef      	bls.n	8010b5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010b7c:	480d      	ldr	r0, [pc, #52]	; (8010bb4 <prvInitialiseTaskLists+0x64>)
 8010b7e:	f7fe fc2f 	bl	800f3e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010b82:	480d      	ldr	r0, [pc, #52]	; (8010bb8 <prvInitialiseTaskLists+0x68>)
 8010b84:	f7fe fc2c 	bl	800f3e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010b88:	480c      	ldr	r0, [pc, #48]	; (8010bbc <prvInitialiseTaskLists+0x6c>)
 8010b8a:	f7fe fc29 	bl	800f3e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010b8e:	480c      	ldr	r0, [pc, #48]	; (8010bc0 <prvInitialiseTaskLists+0x70>)
 8010b90:	f7fe fc26 	bl	800f3e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010b94:	480b      	ldr	r0, [pc, #44]	; (8010bc4 <prvInitialiseTaskLists+0x74>)
 8010b96:	f7fe fc23 	bl	800f3e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010b9a:	4b0b      	ldr	r3, [pc, #44]	; (8010bc8 <prvInitialiseTaskLists+0x78>)
 8010b9c:	4a05      	ldr	r2, [pc, #20]	; (8010bb4 <prvInitialiseTaskLists+0x64>)
 8010b9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010ba0:	4b0a      	ldr	r3, [pc, #40]	; (8010bcc <prvInitialiseTaskLists+0x7c>)
 8010ba2:	4a05      	ldr	r2, [pc, #20]	; (8010bb8 <prvInitialiseTaskLists+0x68>)
 8010ba4:	601a      	str	r2, [r3, #0]
}
 8010ba6:	bf00      	nop
 8010ba8:	3708      	adds	r7, #8
 8010baa:	46bd      	mov	sp, r7
 8010bac:	bd80      	pop	{r7, pc}
 8010bae:	bf00      	nop
 8010bb0:	240006f0 	.word	0x240006f0
 8010bb4:	2400077c 	.word	0x2400077c
 8010bb8:	24000790 	.word	0x24000790
 8010bbc:	240007ac 	.word	0x240007ac
 8010bc0:	240007c0 	.word	0x240007c0
 8010bc4:	240007d8 	.word	0x240007d8
 8010bc8:	240007a4 	.word	0x240007a4
 8010bcc:	240007a8 	.word	0x240007a8

08010bd0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b082      	sub	sp, #8
 8010bd4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010bd6:	e019      	b.n	8010c0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010bd8:	f000 fbc4 	bl	8011364 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010bdc:	4b10      	ldr	r3, [pc, #64]	; (8010c20 <prvCheckTasksWaitingTermination+0x50>)
 8010bde:	68db      	ldr	r3, [r3, #12]
 8010be0:	68db      	ldr	r3, [r3, #12]
 8010be2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	3304      	adds	r3, #4
 8010be8:	4618      	mov	r0, r3
 8010bea:	f7fe fc83 	bl	800f4f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010bee:	4b0d      	ldr	r3, [pc, #52]	; (8010c24 <prvCheckTasksWaitingTermination+0x54>)
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	3b01      	subs	r3, #1
 8010bf4:	4a0b      	ldr	r2, [pc, #44]	; (8010c24 <prvCheckTasksWaitingTermination+0x54>)
 8010bf6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010bf8:	4b0b      	ldr	r3, [pc, #44]	; (8010c28 <prvCheckTasksWaitingTermination+0x58>)
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	3b01      	subs	r3, #1
 8010bfe:	4a0a      	ldr	r2, [pc, #40]	; (8010c28 <prvCheckTasksWaitingTermination+0x58>)
 8010c00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010c02:	f000 fbdf 	bl	80113c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010c06:	6878      	ldr	r0, [r7, #4]
 8010c08:	f000 f810 	bl	8010c2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010c0c:	4b06      	ldr	r3, [pc, #24]	; (8010c28 <prvCheckTasksWaitingTermination+0x58>)
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d1e1      	bne.n	8010bd8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010c14:	bf00      	nop
 8010c16:	bf00      	nop
 8010c18:	3708      	adds	r7, #8
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	bd80      	pop	{r7, pc}
 8010c1e:	bf00      	nop
 8010c20:	240007c0 	.word	0x240007c0
 8010c24:	240007ec 	.word	0x240007ec
 8010c28:	240007d4 	.word	0x240007d4

08010c2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010c2c:	b580      	push	{r7, lr}
 8010c2e:	b084      	sub	sp, #16
 8010c30:	af00      	add	r7, sp, #0
 8010c32:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d108      	bne.n	8010c50 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c42:	4618      	mov	r0, r3
 8010c44:	f000 fd7c 	bl	8011740 <vPortFree>
				vPortFree( pxTCB );
 8010c48:	6878      	ldr	r0, [r7, #4]
 8010c4a:	f000 fd79 	bl	8011740 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010c4e:	e018      	b.n	8010c82 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010c56:	2b01      	cmp	r3, #1
 8010c58:	d103      	bne.n	8010c62 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010c5a:	6878      	ldr	r0, [r7, #4]
 8010c5c:	f000 fd70 	bl	8011740 <vPortFree>
	}
 8010c60:	e00f      	b.n	8010c82 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010c68:	2b02      	cmp	r3, #2
 8010c6a:	d00a      	beq.n	8010c82 <prvDeleteTCB+0x56>
	__asm volatile
 8010c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c70:	f383 8811 	msr	BASEPRI, r3
 8010c74:	f3bf 8f6f 	isb	sy
 8010c78:	f3bf 8f4f 	dsb	sy
 8010c7c:	60fb      	str	r3, [r7, #12]
}
 8010c7e:	bf00      	nop
 8010c80:	e7fe      	b.n	8010c80 <prvDeleteTCB+0x54>
	}
 8010c82:	bf00      	nop
 8010c84:	3710      	adds	r7, #16
 8010c86:	46bd      	mov	sp, r7
 8010c88:	bd80      	pop	{r7, pc}
	...

08010c8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010c8c:	b480      	push	{r7}
 8010c8e:	b083      	sub	sp, #12
 8010c90:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010c92:	4b0c      	ldr	r3, [pc, #48]	; (8010cc4 <prvResetNextTaskUnblockTime+0x38>)
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d104      	bne.n	8010ca6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010c9c:	4b0a      	ldr	r3, [pc, #40]	; (8010cc8 <prvResetNextTaskUnblockTime+0x3c>)
 8010c9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010ca2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010ca4:	e008      	b.n	8010cb8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ca6:	4b07      	ldr	r3, [pc, #28]	; (8010cc4 <prvResetNextTaskUnblockTime+0x38>)
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	68db      	ldr	r3, [r3, #12]
 8010cac:	68db      	ldr	r3, [r3, #12]
 8010cae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	685b      	ldr	r3, [r3, #4]
 8010cb4:	4a04      	ldr	r2, [pc, #16]	; (8010cc8 <prvResetNextTaskUnblockTime+0x3c>)
 8010cb6:	6013      	str	r3, [r2, #0]
}
 8010cb8:	bf00      	nop
 8010cba:	370c      	adds	r7, #12
 8010cbc:	46bd      	mov	sp, r7
 8010cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc2:	4770      	bx	lr
 8010cc4:	240007a4 	.word	0x240007a4
 8010cc8:	2400080c 	.word	0x2400080c

08010ccc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010ccc:	b480      	push	{r7}
 8010cce:	b083      	sub	sp, #12
 8010cd0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010cd2:	4b0b      	ldr	r3, [pc, #44]	; (8010d00 <xTaskGetSchedulerState+0x34>)
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d102      	bne.n	8010ce0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010cda:	2301      	movs	r3, #1
 8010cdc:	607b      	str	r3, [r7, #4]
 8010cde:	e008      	b.n	8010cf2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010ce0:	4b08      	ldr	r3, [pc, #32]	; (8010d04 <xTaskGetSchedulerState+0x38>)
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d102      	bne.n	8010cee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010ce8:	2302      	movs	r3, #2
 8010cea:	607b      	str	r3, [r7, #4]
 8010cec:	e001      	b.n	8010cf2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010cee:	2300      	movs	r3, #0
 8010cf0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010cf2:	687b      	ldr	r3, [r7, #4]
	}
 8010cf4:	4618      	mov	r0, r3
 8010cf6:	370c      	adds	r7, #12
 8010cf8:	46bd      	mov	sp, r7
 8010cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cfe:	4770      	bx	lr
 8010d00:	240007f8 	.word	0x240007f8
 8010d04:	24000814 	.word	0x24000814

08010d08 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010d08:	b580      	push	{r7, lr}
 8010d0a:	b084      	sub	sp, #16
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010d14:	2300      	movs	r3, #0
 8010d16:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d05e      	beq.n	8010ddc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010d1e:	68bb      	ldr	r3, [r7, #8]
 8010d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d22:	4b31      	ldr	r3, [pc, #196]	; (8010de8 <xTaskPriorityInherit+0xe0>)
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d28:	429a      	cmp	r2, r3
 8010d2a:	d24e      	bcs.n	8010dca <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010d2c:	68bb      	ldr	r3, [r7, #8]
 8010d2e:	699b      	ldr	r3, [r3, #24]
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	db06      	blt.n	8010d42 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d34:	4b2c      	ldr	r3, [pc, #176]	; (8010de8 <xTaskPriorityInherit+0xe0>)
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d3a:	f1c3 0207 	rsb	r2, r3, #7
 8010d3e:	68bb      	ldr	r3, [r7, #8]
 8010d40:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010d42:	68bb      	ldr	r3, [r7, #8]
 8010d44:	6959      	ldr	r1, [r3, #20]
 8010d46:	68bb      	ldr	r3, [r7, #8]
 8010d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d4a:	4613      	mov	r3, r2
 8010d4c:	009b      	lsls	r3, r3, #2
 8010d4e:	4413      	add	r3, r2
 8010d50:	009b      	lsls	r3, r3, #2
 8010d52:	4a26      	ldr	r2, [pc, #152]	; (8010dec <xTaskPriorityInherit+0xe4>)
 8010d54:	4413      	add	r3, r2
 8010d56:	4299      	cmp	r1, r3
 8010d58:	d12f      	bne.n	8010dba <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010d5a:	68bb      	ldr	r3, [r7, #8]
 8010d5c:	3304      	adds	r3, #4
 8010d5e:	4618      	mov	r0, r3
 8010d60:	f7fe fbc8 	bl	800f4f4 <uxListRemove>
 8010d64:	4603      	mov	r3, r0
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d10a      	bne.n	8010d80 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8010d6a:	68bb      	ldr	r3, [r7, #8]
 8010d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d6e:	2201      	movs	r2, #1
 8010d70:	fa02 f303 	lsl.w	r3, r2, r3
 8010d74:	43da      	mvns	r2, r3
 8010d76:	4b1e      	ldr	r3, [pc, #120]	; (8010df0 <xTaskPriorityInherit+0xe8>)
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	4013      	ands	r3, r2
 8010d7c:	4a1c      	ldr	r2, [pc, #112]	; (8010df0 <xTaskPriorityInherit+0xe8>)
 8010d7e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010d80:	4b19      	ldr	r3, [pc, #100]	; (8010de8 <xTaskPriorityInherit+0xe0>)
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d86:	68bb      	ldr	r3, [r7, #8]
 8010d88:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010d8a:	68bb      	ldr	r3, [r7, #8]
 8010d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d8e:	2201      	movs	r2, #1
 8010d90:	409a      	lsls	r2, r3
 8010d92:	4b17      	ldr	r3, [pc, #92]	; (8010df0 <xTaskPriorityInherit+0xe8>)
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	4313      	orrs	r3, r2
 8010d98:	4a15      	ldr	r2, [pc, #84]	; (8010df0 <xTaskPriorityInherit+0xe8>)
 8010d9a:	6013      	str	r3, [r2, #0]
 8010d9c:	68bb      	ldr	r3, [r7, #8]
 8010d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010da0:	4613      	mov	r3, r2
 8010da2:	009b      	lsls	r3, r3, #2
 8010da4:	4413      	add	r3, r2
 8010da6:	009b      	lsls	r3, r3, #2
 8010da8:	4a10      	ldr	r2, [pc, #64]	; (8010dec <xTaskPriorityInherit+0xe4>)
 8010daa:	441a      	add	r2, r3
 8010dac:	68bb      	ldr	r3, [r7, #8]
 8010dae:	3304      	adds	r3, #4
 8010db0:	4619      	mov	r1, r3
 8010db2:	4610      	mov	r0, r2
 8010db4:	f7fe fb41 	bl	800f43a <vListInsertEnd>
 8010db8:	e004      	b.n	8010dc4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010dba:	4b0b      	ldr	r3, [pc, #44]	; (8010de8 <xTaskPriorityInherit+0xe0>)
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dc0:	68bb      	ldr	r3, [r7, #8]
 8010dc2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010dc4:	2301      	movs	r3, #1
 8010dc6:	60fb      	str	r3, [r7, #12]
 8010dc8:	e008      	b.n	8010ddc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010dca:	68bb      	ldr	r3, [r7, #8]
 8010dcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010dce:	4b06      	ldr	r3, [pc, #24]	; (8010de8 <xTaskPriorityInherit+0xe0>)
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dd4:	429a      	cmp	r2, r3
 8010dd6:	d201      	bcs.n	8010ddc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010dd8:	2301      	movs	r3, #1
 8010dda:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010ddc:	68fb      	ldr	r3, [r7, #12]
	}
 8010dde:	4618      	mov	r0, r3
 8010de0:	3710      	adds	r7, #16
 8010de2:	46bd      	mov	sp, r7
 8010de4:	bd80      	pop	{r7, pc}
 8010de6:	bf00      	nop
 8010de8:	240006ec 	.word	0x240006ec
 8010dec:	240006f0 	.word	0x240006f0
 8010df0:	240007f4 	.word	0x240007f4

08010df4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010df4:	b580      	push	{r7, lr}
 8010df6:	b086      	sub	sp, #24
 8010df8:	af00      	add	r7, sp, #0
 8010dfa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010e00:	2300      	movs	r3, #0
 8010e02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d06e      	beq.n	8010ee8 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010e0a:	4b3a      	ldr	r3, [pc, #232]	; (8010ef4 <xTaskPriorityDisinherit+0x100>)
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	693a      	ldr	r2, [r7, #16]
 8010e10:	429a      	cmp	r2, r3
 8010e12:	d00a      	beq.n	8010e2a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8010e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e18:	f383 8811 	msr	BASEPRI, r3
 8010e1c:	f3bf 8f6f 	isb	sy
 8010e20:	f3bf 8f4f 	dsb	sy
 8010e24:	60fb      	str	r3, [r7, #12]
}
 8010e26:	bf00      	nop
 8010e28:	e7fe      	b.n	8010e28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010e2a:	693b      	ldr	r3, [r7, #16]
 8010e2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d10a      	bne.n	8010e48 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8010e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e36:	f383 8811 	msr	BASEPRI, r3
 8010e3a:	f3bf 8f6f 	isb	sy
 8010e3e:	f3bf 8f4f 	dsb	sy
 8010e42:	60bb      	str	r3, [r7, #8]
}
 8010e44:	bf00      	nop
 8010e46:	e7fe      	b.n	8010e46 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8010e48:	693b      	ldr	r3, [r7, #16]
 8010e4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e4c:	1e5a      	subs	r2, r3, #1
 8010e4e:	693b      	ldr	r3, [r7, #16]
 8010e50:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010e52:	693b      	ldr	r3, [r7, #16]
 8010e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e56:	693b      	ldr	r3, [r7, #16]
 8010e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e5a:	429a      	cmp	r2, r3
 8010e5c:	d044      	beq.n	8010ee8 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010e5e:	693b      	ldr	r3, [r7, #16]
 8010e60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d140      	bne.n	8010ee8 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010e66:	693b      	ldr	r3, [r7, #16]
 8010e68:	3304      	adds	r3, #4
 8010e6a:	4618      	mov	r0, r3
 8010e6c:	f7fe fb42 	bl	800f4f4 <uxListRemove>
 8010e70:	4603      	mov	r3, r0
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d115      	bne.n	8010ea2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010e76:	693b      	ldr	r3, [r7, #16]
 8010e78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e7a:	491f      	ldr	r1, [pc, #124]	; (8010ef8 <xTaskPriorityDisinherit+0x104>)
 8010e7c:	4613      	mov	r3, r2
 8010e7e:	009b      	lsls	r3, r3, #2
 8010e80:	4413      	add	r3, r2
 8010e82:	009b      	lsls	r3, r3, #2
 8010e84:	440b      	add	r3, r1
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d10a      	bne.n	8010ea2 <xTaskPriorityDisinherit+0xae>
 8010e8c:	693b      	ldr	r3, [r7, #16]
 8010e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e90:	2201      	movs	r2, #1
 8010e92:	fa02 f303 	lsl.w	r3, r2, r3
 8010e96:	43da      	mvns	r2, r3
 8010e98:	4b18      	ldr	r3, [pc, #96]	; (8010efc <xTaskPriorityDisinherit+0x108>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	4013      	ands	r3, r2
 8010e9e:	4a17      	ldr	r2, [pc, #92]	; (8010efc <xTaskPriorityDisinherit+0x108>)
 8010ea0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010ea2:	693b      	ldr	r3, [r7, #16]
 8010ea4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010ea6:	693b      	ldr	r3, [r7, #16]
 8010ea8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010eaa:	693b      	ldr	r3, [r7, #16]
 8010eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010eae:	f1c3 0207 	rsb	r2, r3, #7
 8010eb2:	693b      	ldr	r3, [r7, #16]
 8010eb4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010eb6:	693b      	ldr	r3, [r7, #16]
 8010eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010eba:	2201      	movs	r2, #1
 8010ebc:	409a      	lsls	r2, r3
 8010ebe:	4b0f      	ldr	r3, [pc, #60]	; (8010efc <xTaskPriorityDisinherit+0x108>)
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	4313      	orrs	r3, r2
 8010ec4:	4a0d      	ldr	r2, [pc, #52]	; (8010efc <xTaskPriorityDisinherit+0x108>)
 8010ec6:	6013      	str	r3, [r2, #0]
 8010ec8:	693b      	ldr	r3, [r7, #16]
 8010eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ecc:	4613      	mov	r3, r2
 8010ece:	009b      	lsls	r3, r3, #2
 8010ed0:	4413      	add	r3, r2
 8010ed2:	009b      	lsls	r3, r3, #2
 8010ed4:	4a08      	ldr	r2, [pc, #32]	; (8010ef8 <xTaskPriorityDisinherit+0x104>)
 8010ed6:	441a      	add	r2, r3
 8010ed8:	693b      	ldr	r3, [r7, #16]
 8010eda:	3304      	adds	r3, #4
 8010edc:	4619      	mov	r1, r3
 8010ede:	4610      	mov	r0, r2
 8010ee0:	f7fe faab 	bl	800f43a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010ee4:	2301      	movs	r3, #1
 8010ee6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010ee8:	697b      	ldr	r3, [r7, #20]
	}
 8010eea:	4618      	mov	r0, r3
 8010eec:	3718      	adds	r7, #24
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	bd80      	pop	{r7, pc}
 8010ef2:	bf00      	nop
 8010ef4:	240006ec 	.word	0x240006ec
 8010ef8:	240006f0 	.word	0x240006f0
 8010efc:	240007f4 	.word	0x240007f4

08010f00 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b088      	sub	sp, #32
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
 8010f08:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010f0e:	2301      	movs	r3, #1
 8010f10:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d077      	beq.n	8011008 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010f18:	69bb      	ldr	r3, [r7, #24]
 8010f1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d10a      	bne.n	8010f36 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8010f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f24:	f383 8811 	msr	BASEPRI, r3
 8010f28:	f3bf 8f6f 	isb	sy
 8010f2c:	f3bf 8f4f 	dsb	sy
 8010f30:	60fb      	str	r3, [r7, #12]
}
 8010f32:	bf00      	nop
 8010f34:	e7fe      	b.n	8010f34 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010f36:	69bb      	ldr	r3, [r7, #24]
 8010f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f3a:	683a      	ldr	r2, [r7, #0]
 8010f3c:	429a      	cmp	r2, r3
 8010f3e:	d902      	bls.n	8010f46 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010f40:	683b      	ldr	r3, [r7, #0]
 8010f42:	61fb      	str	r3, [r7, #28]
 8010f44:	e002      	b.n	8010f4c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010f46:	69bb      	ldr	r3, [r7, #24]
 8010f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f4a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010f4c:	69bb      	ldr	r3, [r7, #24]
 8010f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f50:	69fa      	ldr	r2, [r7, #28]
 8010f52:	429a      	cmp	r2, r3
 8010f54:	d058      	beq.n	8011008 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010f56:	69bb      	ldr	r3, [r7, #24]
 8010f58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010f5a:	697a      	ldr	r2, [r7, #20]
 8010f5c:	429a      	cmp	r2, r3
 8010f5e:	d153      	bne.n	8011008 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010f60:	4b2b      	ldr	r3, [pc, #172]	; (8011010 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	69ba      	ldr	r2, [r7, #24]
 8010f66:	429a      	cmp	r2, r3
 8010f68:	d10a      	bne.n	8010f80 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8010f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f6e:	f383 8811 	msr	BASEPRI, r3
 8010f72:	f3bf 8f6f 	isb	sy
 8010f76:	f3bf 8f4f 	dsb	sy
 8010f7a:	60bb      	str	r3, [r7, #8]
}
 8010f7c:	bf00      	nop
 8010f7e:	e7fe      	b.n	8010f7e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010f80:	69bb      	ldr	r3, [r7, #24]
 8010f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f84:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010f86:	69bb      	ldr	r3, [r7, #24]
 8010f88:	69fa      	ldr	r2, [r7, #28]
 8010f8a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010f8c:	69bb      	ldr	r3, [r7, #24]
 8010f8e:	699b      	ldr	r3, [r3, #24]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	db04      	blt.n	8010f9e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010f94:	69fb      	ldr	r3, [r7, #28]
 8010f96:	f1c3 0207 	rsb	r2, r3, #7
 8010f9a:	69bb      	ldr	r3, [r7, #24]
 8010f9c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010f9e:	69bb      	ldr	r3, [r7, #24]
 8010fa0:	6959      	ldr	r1, [r3, #20]
 8010fa2:	693a      	ldr	r2, [r7, #16]
 8010fa4:	4613      	mov	r3, r2
 8010fa6:	009b      	lsls	r3, r3, #2
 8010fa8:	4413      	add	r3, r2
 8010faa:	009b      	lsls	r3, r3, #2
 8010fac:	4a19      	ldr	r2, [pc, #100]	; (8011014 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8010fae:	4413      	add	r3, r2
 8010fb0:	4299      	cmp	r1, r3
 8010fb2:	d129      	bne.n	8011008 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010fb4:	69bb      	ldr	r3, [r7, #24]
 8010fb6:	3304      	adds	r3, #4
 8010fb8:	4618      	mov	r0, r3
 8010fba:	f7fe fa9b 	bl	800f4f4 <uxListRemove>
 8010fbe:	4603      	mov	r3, r0
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d10a      	bne.n	8010fda <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8010fc4:	69bb      	ldr	r3, [r7, #24]
 8010fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fc8:	2201      	movs	r2, #1
 8010fca:	fa02 f303 	lsl.w	r3, r2, r3
 8010fce:	43da      	mvns	r2, r3
 8010fd0:	4b11      	ldr	r3, [pc, #68]	; (8011018 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	4013      	ands	r3, r2
 8010fd6:	4a10      	ldr	r2, [pc, #64]	; (8011018 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8010fd8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8010fda:	69bb      	ldr	r3, [r7, #24]
 8010fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fde:	2201      	movs	r2, #1
 8010fe0:	409a      	lsls	r2, r3
 8010fe2:	4b0d      	ldr	r3, [pc, #52]	; (8011018 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	4313      	orrs	r3, r2
 8010fe8:	4a0b      	ldr	r2, [pc, #44]	; (8011018 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8010fea:	6013      	str	r3, [r2, #0]
 8010fec:	69bb      	ldr	r3, [r7, #24]
 8010fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ff0:	4613      	mov	r3, r2
 8010ff2:	009b      	lsls	r3, r3, #2
 8010ff4:	4413      	add	r3, r2
 8010ff6:	009b      	lsls	r3, r3, #2
 8010ff8:	4a06      	ldr	r2, [pc, #24]	; (8011014 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8010ffa:	441a      	add	r2, r3
 8010ffc:	69bb      	ldr	r3, [r7, #24]
 8010ffe:	3304      	adds	r3, #4
 8011000:	4619      	mov	r1, r3
 8011002:	4610      	mov	r0, r2
 8011004:	f7fe fa19 	bl	800f43a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011008:	bf00      	nop
 801100a:	3720      	adds	r7, #32
 801100c:	46bd      	mov	sp, r7
 801100e:	bd80      	pop	{r7, pc}
 8011010:	240006ec 	.word	0x240006ec
 8011014:	240006f0 	.word	0x240006f0
 8011018:	240007f4 	.word	0x240007f4

0801101c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801101c:	b480      	push	{r7}
 801101e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011020:	4b07      	ldr	r3, [pc, #28]	; (8011040 <pvTaskIncrementMutexHeldCount+0x24>)
 8011022:	681b      	ldr	r3, [r3, #0]
 8011024:	2b00      	cmp	r3, #0
 8011026:	d004      	beq.n	8011032 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011028:	4b05      	ldr	r3, [pc, #20]	; (8011040 <pvTaskIncrementMutexHeldCount+0x24>)
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801102e:	3201      	adds	r2, #1
 8011030:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8011032:	4b03      	ldr	r3, [pc, #12]	; (8011040 <pvTaskIncrementMutexHeldCount+0x24>)
 8011034:	681b      	ldr	r3, [r3, #0]
	}
 8011036:	4618      	mov	r0, r3
 8011038:	46bd      	mov	sp, r7
 801103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801103e:	4770      	bx	lr
 8011040:	240006ec 	.word	0x240006ec

08011044 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011044:	b580      	push	{r7, lr}
 8011046:	b084      	sub	sp, #16
 8011048:	af00      	add	r7, sp, #0
 801104a:	6078      	str	r0, [r7, #4]
 801104c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801104e:	4b29      	ldr	r3, [pc, #164]	; (80110f4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011054:	4b28      	ldr	r3, [pc, #160]	; (80110f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	3304      	adds	r3, #4
 801105a:	4618      	mov	r0, r3
 801105c:	f7fe fa4a 	bl	800f4f4 <uxListRemove>
 8011060:	4603      	mov	r3, r0
 8011062:	2b00      	cmp	r3, #0
 8011064:	d10b      	bne.n	801107e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011066:	4b24      	ldr	r3, [pc, #144]	; (80110f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801106c:	2201      	movs	r2, #1
 801106e:	fa02 f303 	lsl.w	r3, r2, r3
 8011072:	43da      	mvns	r2, r3
 8011074:	4b21      	ldr	r3, [pc, #132]	; (80110fc <prvAddCurrentTaskToDelayedList+0xb8>)
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	4013      	ands	r3, r2
 801107a:	4a20      	ldr	r2, [pc, #128]	; (80110fc <prvAddCurrentTaskToDelayedList+0xb8>)
 801107c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011084:	d10a      	bne.n	801109c <prvAddCurrentTaskToDelayedList+0x58>
 8011086:	683b      	ldr	r3, [r7, #0]
 8011088:	2b00      	cmp	r3, #0
 801108a:	d007      	beq.n	801109c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801108c:	4b1a      	ldr	r3, [pc, #104]	; (80110f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	3304      	adds	r3, #4
 8011092:	4619      	mov	r1, r3
 8011094:	481a      	ldr	r0, [pc, #104]	; (8011100 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011096:	f7fe f9d0 	bl	800f43a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801109a:	e026      	b.n	80110ea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801109c:	68fa      	ldr	r2, [r7, #12]
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	4413      	add	r3, r2
 80110a2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80110a4:	4b14      	ldr	r3, [pc, #80]	; (80110f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	68ba      	ldr	r2, [r7, #8]
 80110aa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80110ac:	68ba      	ldr	r2, [r7, #8]
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	429a      	cmp	r2, r3
 80110b2:	d209      	bcs.n	80110c8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80110b4:	4b13      	ldr	r3, [pc, #76]	; (8011104 <prvAddCurrentTaskToDelayedList+0xc0>)
 80110b6:	681a      	ldr	r2, [r3, #0]
 80110b8:	4b0f      	ldr	r3, [pc, #60]	; (80110f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	3304      	adds	r3, #4
 80110be:	4619      	mov	r1, r3
 80110c0:	4610      	mov	r0, r2
 80110c2:	f7fe f9de 	bl	800f482 <vListInsert>
}
 80110c6:	e010      	b.n	80110ea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80110c8:	4b0f      	ldr	r3, [pc, #60]	; (8011108 <prvAddCurrentTaskToDelayedList+0xc4>)
 80110ca:	681a      	ldr	r2, [r3, #0]
 80110cc:	4b0a      	ldr	r3, [pc, #40]	; (80110f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	3304      	adds	r3, #4
 80110d2:	4619      	mov	r1, r3
 80110d4:	4610      	mov	r0, r2
 80110d6:	f7fe f9d4 	bl	800f482 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80110da:	4b0c      	ldr	r3, [pc, #48]	; (801110c <prvAddCurrentTaskToDelayedList+0xc8>)
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	68ba      	ldr	r2, [r7, #8]
 80110e0:	429a      	cmp	r2, r3
 80110e2:	d202      	bcs.n	80110ea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80110e4:	4a09      	ldr	r2, [pc, #36]	; (801110c <prvAddCurrentTaskToDelayedList+0xc8>)
 80110e6:	68bb      	ldr	r3, [r7, #8]
 80110e8:	6013      	str	r3, [r2, #0]
}
 80110ea:	bf00      	nop
 80110ec:	3710      	adds	r7, #16
 80110ee:	46bd      	mov	sp, r7
 80110f0:	bd80      	pop	{r7, pc}
 80110f2:	bf00      	nop
 80110f4:	240007f0 	.word	0x240007f0
 80110f8:	240006ec 	.word	0x240006ec
 80110fc:	240007f4 	.word	0x240007f4
 8011100:	240007d8 	.word	0x240007d8
 8011104:	240007a8 	.word	0x240007a8
 8011108:	240007a4 	.word	0x240007a4
 801110c:	2400080c 	.word	0x2400080c

08011110 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011110:	b480      	push	{r7}
 8011112:	b085      	sub	sp, #20
 8011114:	af00      	add	r7, sp, #0
 8011116:	60f8      	str	r0, [r7, #12]
 8011118:	60b9      	str	r1, [r7, #8]
 801111a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	3b04      	subs	r3, #4
 8011120:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011128:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	3b04      	subs	r3, #4
 801112e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011130:	68bb      	ldr	r3, [r7, #8]
 8011132:	f023 0201 	bic.w	r2, r3, #1
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	3b04      	subs	r3, #4
 801113e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011140:	4a0c      	ldr	r2, [pc, #48]	; (8011174 <pxPortInitialiseStack+0x64>)
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	3b14      	subs	r3, #20
 801114a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801114c:	687a      	ldr	r2, [r7, #4]
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	3b04      	subs	r3, #4
 8011156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	f06f 0202 	mvn.w	r2, #2
 801115e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	3b20      	subs	r3, #32
 8011164:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011166:	68fb      	ldr	r3, [r7, #12]
}
 8011168:	4618      	mov	r0, r3
 801116a:	3714      	adds	r7, #20
 801116c:	46bd      	mov	sp, r7
 801116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011172:	4770      	bx	lr
 8011174:	08011179 	.word	0x08011179

08011178 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011178:	b480      	push	{r7}
 801117a:	b085      	sub	sp, #20
 801117c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801117e:	2300      	movs	r3, #0
 8011180:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011182:	4b12      	ldr	r3, [pc, #72]	; (80111cc <prvTaskExitError+0x54>)
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801118a:	d00a      	beq.n	80111a2 <prvTaskExitError+0x2a>
	__asm volatile
 801118c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011190:	f383 8811 	msr	BASEPRI, r3
 8011194:	f3bf 8f6f 	isb	sy
 8011198:	f3bf 8f4f 	dsb	sy
 801119c:	60fb      	str	r3, [r7, #12]
}
 801119e:	bf00      	nop
 80111a0:	e7fe      	b.n	80111a0 <prvTaskExitError+0x28>
	__asm volatile
 80111a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111a6:	f383 8811 	msr	BASEPRI, r3
 80111aa:	f3bf 8f6f 	isb	sy
 80111ae:	f3bf 8f4f 	dsb	sy
 80111b2:	60bb      	str	r3, [r7, #8]
}
 80111b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80111b6:	bf00      	nop
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d0fc      	beq.n	80111b8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80111be:	bf00      	nop
 80111c0:	bf00      	nop
 80111c2:	3714      	adds	r7, #20
 80111c4:	46bd      	mov	sp, r7
 80111c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ca:	4770      	bx	lr
 80111cc:	24000014 	.word	0x24000014

080111d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80111d0:	4b07      	ldr	r3, [pc, #28]	; (80111f0 <pxCurrentTCBConst2>)
 80111d2:	6819      	ldr	r1, [r3, #0]
 80111d4:	6808      	ldr	r0, [r1, #0]
 80111d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111da:	f380 8809 	msr	PSP, r0
 80111de:	f3bf 8f6f 	isb	sy
 80111e2:	f04f 0000 	mov.w	r0, #0
 80111e6:	f380 8811 	msr	BASEPRI, r0
 80111ea:	4770      	bx	lr
 80111ec:	f3af 8000 	nop.w

080111f0 <pxCurrentTCBConst2>:
 80111f0:	240006ec 	.word	0x240006ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80111f4:	bf00      	nop
 80111f6:	bf00      	nop

080111f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80111f8:	4808      	ldr	r0, [pc, #32]	; (801121c <prvPortStartFirstTask+0x24>)
 80111fa:	6800      	ldr	r0, [r0, #0]
 80111fc:	6800      	ldr	r0, [r0, #0]
 80111fe:	f380 8808 	msr	MSP, r0
 8011202:	f04f 0000 	mov.w	r0, #0
 8011206:	f380 8814 	msr	CONTROL, r0
 801120a:	b662      	cpsie	i
 801120c:	b661      	cpsie	f
 801120e:	f3bf 8f4f 	dsb	sy
 8011212:	f3bf 8f6f 	isb	sy
 8011216:	df00      	svc	0
 8011218:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801121a:	bf00      	nop
 801121c:	e000ed08 	.word	0xe000ed08

08011220 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011220:	b580      	push	{r7, lr}
 8011222:	b086      	sub	sp, #24
 8011224:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011226:	4b46      	ldr	r3, [pc, #280]	; (8011340 <xPortStartScheduler+0x120>)
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	4a46      	ldr	r2, [pc, #280]	; (8011344 <xPortStartScheduler+0x124>)
 801122c:	4293      	cmp	r3, r2
 801122e:	d10a      	bne.n	8011246 <xPortStartScheduler+0x26>
	__asm volatile
 8011230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011234:	f383 8811 	msr	BASEPRI, r3
 8011238:	f3bf 8f6f 	isb	sy
 801123c:	f3bf 8f4f 	dsb	sy
 8011240:	613b      	str	r3, [r7, #16]
}
 8011242:	bf00      	nop
 8011244:	e7fe      	b.n	8011244 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011246:	4b3e      	ldr	r3, [pc, #248]	; (8011340 <xPortStartScheduler+0x120>)
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	4a3f      	ldr	r2, [pc, #252]	; (8011348 <xPortStartScheduler+0x128>)
 801124c:	4293      	cmp	r3, r2
 801124e:	d10a      	bne.n	8011266 <xPortStartScheduler+0x46>
	__asm volatile
 8011250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011254:	f383 8811 	msr	BASEPRI, r3
 8011258:	f3bf 8f6f 	isb	sy
 801125c:	f3bf 8f4f 	dsb	sy
 8011260:	60fb      	str	r3, [r7, #12]
}
 8011262:	bf00      	nop
 8011264:	e7fe      	b.n	8011264 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011266:	4b39      	ldr	r3, [pc, #228]	; (801134c <xPortStartScheduler+0x12c>)
 8011268:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801126a:	697b      	ldr	r3, [r7, #20]
 801126c:	781b      	ldrb	r3, [r3, #0]
 801126e:	b2db      	uxtb	r3, r3
 8011270:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011272:	697b      	ldr	r3, [r7, #20]
 8011274:	22ff      	movs	r2, #255	; 0xff
 8011276:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011278:	697b      	ldr	r3, [r7, #20]
 801127a:	781b      	ldrb	r3, [r3, #0]
 801127c:	b2db      	uxtb	r3, r3
 801127e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011280:	78fb      	ldrb	r3, [r7, #3]
 8011282:	b2db      	uxtb	r3, r3
 8011284:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011288:	b2da      	uxtb	r2, r3
 801128a:	4b31      	ldr	r3, [pc, #196]	; (8011350 <xPortStartScheduler+0x130>)
 801128c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801128e:	4b31      	ldr	r3, [pc, #196]	; (8011354 <xPortStartScheduler+0x134>)
 8011290:	2207      	movs	r2, #7
 8011292:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011294:	e009      	b.n	80112aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011296:	4b2f      	ldr	r3, [pc, #188]	; (8011354 <xPortStartScheduler+0x134>)
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	3b01      	subs	r3, #1
 801129c:	4a2d      	ldr	r2, [pc, #180]	; (8011354 <xPortStartScheduler+0x134>)
 801129e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80112a0:	78fb      	ldrb	r3, [r7, #3]
 80112a2:	b2db      	uxtb	r3, r3
 80112a4:	005b      	lsls	r3, r3, #1
 80112a6:	b2db      	uxtb	r3, r3
 80112a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80112aa:	78fb      	ldrb	r3, [r7, #3]
 80112ac:	b2db      	uxtb	r3, r3
 80112ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80112b2:	2b80      	cmp	r3, #128	; 0x80
 80112b4:	d0ef      	beq.n	8011296 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80112b6:	4b27      	ldr	r3, [pc, #156]	; (8011354 <xPortStartScheduler+0x134>)
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	f1c3 0307 	rsb	r3, r3, #7
 80112be:	2b04      	cmp	r3, #4
 80112c0:	d00a      	beq.n	80112d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80112c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112c6:	f383 8811 	msr	BASEPRI, r3
 80112ca:	f3bf 8f6f 	isb	sy
 80112ce:	f3bf 8f4f 	dsb	sy
 80112d2:	60bb      	str	r3, [r7, #8]
}
 80112d4:	bf00      	nop
 80112d6:	e7fe      	b.n	80112d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80112d8:	4b1e      	ldr	r3, [pc, #120]	; (8011354 <xPortStartScheduler+0x134>)
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	021b      	lsls	r3, r3, #8
 80112de:	4a1d      	ldr	r2, [pc, #116]	; (8011354 <xPortStartScheduler+0x134>)
 80112e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80112e2:	4b1c      	ldr	r3, [pc, #112]	; (8011354 <xPortStartScheduler+0x134>)
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80112ea:	4a1a      	ldr	r2, [pc, #104]	; (8011354 <xPortStartScheduler+0x134>)
 80112ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	b2da      	uxtb	r2, r3
 80112f2:	697b      	ldr	r3, [r7, #20]
 80112f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80112f6:	4b18      	ldr	r3, [pc, #96]	; (8011358 <xPortStartScheduler+0x138>)
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	4a17      	ldr	r2, [pc, #92]	; (8011358 <xPortStartScheduler+0x138>)
 80112fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011300:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011302:	4b15      	ldr	r3, [pc, #84]	; (8011358 <xPortStartScheduler+0x138>)
 8011304:	681b      	ldr	r3, [r3, #0]
 8011306:	4a14      	ldr	r2, [pc, #80]	; (8011358 <xPortStartScheduler+0x138>)
 8011308:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801130c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801130e:	f000 f8dd 	bl	80114cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011312:	4b12      	ldr	r3, [pc, #72]	; (801135c <xPortStartScheduler+0x13c>)
 8011314:	2200      	movs	r2, #0
 8011316:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011318:	f000 f8fc 	bl	8011514 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801131c:	4b10      	ldr	r3, [pc, #64]	; (8011360 <xPortStartScheduler+0x140>)
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	4a0f      	ldr	r2, [pc, #60]	; (8011360 <xPortStartScheduler+0x140>)
 8011322:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011326:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011328:	f7ff ff66 	bl	80111f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801132c:	f7ff fa92 	bl	8010854 <vTaskSwitchContext>
	prvTaskExitError();
 8011330:	f7ff ff22 	bl	8011178 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011334:	2300      	movs	r3, #0
}
 8011336:	4618      	mov	r0, r3
 8011338:	3718      	adds	r7, #24
 801133a:	46bd      	mov	sp, r7
 801133c:	bd80      	pop	{r7, pc}
 801133e:	bf00      	nop
 8011340:	e000ed00 	.word	0xe000ed00
 8011344:	410fc271 	.word	0x410fc271
 8011348:	410fc270 	.word	0x410fc270
 801134c:	e000e400 	.word	0xe000e400
 8011350:	24000818 	.word	0x24000818
 8011354:	2400081c 	.word	0x2400081c
 8011358:	e000ed20 	.word	0xe000ed20
 801135c:	24000014 	.word	0x24000014
 8011360:	e000ef34 	.word	0xe000ef34

08011364 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011364:	b480      	push	{r7}
 8011366:	b083      	sub	sp, #12
 8011368:	af00      	add	r7, sp, #0
	__asm volatile
 801136a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801136e:	f383 8811 	msr	BASEPRI, r3
 8011372:	f3bf 8f6f 	isb	sy
 8011376:	f3bf 8f4f 	dsb	sy
 801137a:	607b      	str	r3, [r7, #4]
}
 801137c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801137e:	4b0f      	ldr	r3, [pc, #60]	; (80113bc <vPortEnterCritical+0x58>)
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	3301      	adds	r3, #1
 8011384:	4a0d      	ldr	r2, [pc, #52]	; (80113bc <vPortEnterCritical+0x58>)
 8011386:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011388:	4b0c      	ldr	r3, [pc, #48]	; (80113bc <vPortEnterCritical+0x58>)
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	2b01      	cmp	r3, #1
 801138e:	d10f      	bne.n	80113b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011390:	4b0b      	ldr	r3, [pc, #44]	; (80113c0 <vPortEnterCritical+0x5c>)
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	b2db      	uxtb	r3, r3
 8011396:	2b00      	cmp	r3, #0
 8011398:	d00a      	beq.n	80113b0 <vPortEnterCritical+0x4c>
	__asm volatile
 801139a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801139e:	f383 8811 	msr	BASEPRI, r3
 80113a2:	f3bf 8f6f 	isb	sy
 80113a6:	f3bf 8f4f 	dsb	sy
 80113aa:	603b      	str	r3, [r7, #0]
}
 80113ac:	bf00      	nop
 80113ae:	e7fe      	b.n	80113ae <vPortEnterCritical+0x4a>
	}
}
 80113b0:	bf00      	nop
 80113b2:	370c      	adds	r7, #12
 80113b4:	46bd      	mov	sp, r7
 80113b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ba:	4770      	bx	lr
 80113bc:	24000014 	.word	0x24000014
 80113c0:	e000ed04 	.word	0xe000ed04

080113c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80113c4:	b480      	push	{r7}
 80113c6:	b083      	sub	sp, #12
 80113c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80113ca:	4b12      	ldr	r3, [pc, #72]	; (8011414 <vPortExitCritical+0x50>)
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d10a      	bne.n	80113e8 <vPortExitCritical+0x24>
	__asm volatile
 80113d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113d6:	f383 8811 	msr	BASEPRI, r3
 80113da:	f3bf 8f6f 	isb	sy
 80113de:	f3bf 8f4f 	dsb	sy
 80113e2:	607b      	str	r3, [r7, #4]
}
 80113e4:	bf00      	nop
 80113e6:	e7fe      	b.n	80113e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80113e8:	4b0a      	ldr	r3, [pc, #40]	; (8011414 <vPortExitCritical+0x50>)
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	3b01      	subs	r3, #1
 80113ee:	4a09      	ldr	r2, [pc, #36]	; (8011414 <vPortExitCritical+0x50>)
 80113f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80113f2:	4b08      	ldr	r3, [pc, #32]	; (8011414 <vPortExitCritical+0x50>)
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d105      	bne.n	8011406 <vPortExitCritical+0x42>
 80113fa:	2300      	movs	r3, #0
 80113fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80113fe:	683b      	ldr	r3, [r7, #0]
 8011400:	f383 8811 	msr	BASEPRI, r3
}
 8011404:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011406:	bf00      	nop
 8011408:	370c      	adds	r7, #12
 801140a:	46bd      	mov	sp, r7
 801140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011410:	4770      	bx	lr
 8011412:	bf00      	nop
 8011414:	24000014 	.word	0x24000014
	...

08011420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011420:	f3ef 8009 	mrs	r0, PSP
 8011424:	f3bf 8f6f 	isb	sy
 8011428:	4b15      	ldr	r3, [pc, #84]	; (8011480 <pxCurrentTCBConst>)
 801142a:	681a      	ldr	r2, [r3, #0]
 801142c:	f01e 0f10 	tst.w	lr, #16
 8011430:	bf08      	it	eq
 8011432:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011436:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801143a:	6010      	str	r0, [r2, #0]
 801143c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011440:	f04f 0050 	mov.w	r0, #80	; 0x50
 8011444:	f380 8811 	msr	BASEPRI, r0
 8011448:	f3bf 8f4f 	dsb	sy
 801144c:	f3bf 8f6f 	isb	sy
 8011450:	f7ff fa00 	bl	8010854 <vTaskSwitchContext>
 8011454:	f04f 0000 	mov.w	r0, #0
 8011458:	f380 8811 	msr	BASEPRI, r0
 801145c:	bc09      	pop	{r0, r3}
 801145e:	6819      	ldr	r1, [r3, #0]
 8011460:	6808      	ldr	r0, [r1, #0]
 8011462:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011466:	f01e 0f10 	tst.w	lr, #16
 801146a:	bf08      	it	eq
 801146c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011470:	f380 8809 	msr	PSP, r0
 8011474:	f3bf 8f6f 	isb	sy
 8011478:	4770      	bx	lr
 801147a:	bf00      	nop
 801147c:	f3af 8000 	nop.w

08011480 <pxCurrentTCBConst>:
 8011480:	240006ec 	.word	0x240006ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011484:	bf00      	nop
 8011486:	bf00      	nop

08011488 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011488:	b580      	push	{r7, lr}
 801148a:	b082      	sub	sp, #8
 801148c:	af00      	add	r7, sp, #0
	__asm volatile
 801148e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011492:	f383 8811 	msr	BASEPRI, r3
 8011496:	f3bf 8f6f 	isb	sy
 801149a:	f3bf 8f4f 	dsb	sy
 801149e:	607b      	str	r3, [r7, #4]
}
 80114a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80114a2:	f7ff f91f 	bl	80106e4 <xTaskIncrementTick>
 80114a6:	4603      	mov	r3, r0
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d003      	beq.n	80114b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80114ac:	4b06      	ldr	r3, [pc, #24]	; (80114c8 <SysTick_Handler+0x40>)
 80114ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80114b2:	601a      	str	r2, [r3, #0]
 80114b4:	2300      	movs	r3, #0
 80114b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80114b8:	683b      	ldr	r3, [r7, #0]
 80114ba:	f383 8811 	msr	BASEPRI, r3
}
 80114be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80114c0:	bf00      	nop
 80114c2:	3708      	adds	r7, #8
 80114c4:	46bd      	mov	sp, r7
 80114c6:	bd80      	pop	{r7, pc}
 80114c8:	e000ed04 	.word	0xe000ed04

080114cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80114cc:	b480      	push	{r7}
 80114ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80114d0:	4b0b      	ldr	r3, [pc, #44]	; (8011500 <vPortSetupTimerInterrupt+0x34>)
 80114d2:	2200      	movs	r2, #0
 80114d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80114d6:	4b0b      	ldr	r3, [pc, #44]	; (8011504 <vPortSetupTimerInterrupt+0x38>)
 80114d8:	2200      	movs	r2, #0
 80114da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80114dc:	4b0a      	ldr	r3, [pc, #40]	; (8011508 <vPortSetupTimerInterrupt+0x3c>)
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	4a0a      	ldr	r2, [pc, #40]	; (801150c <vPortSetupTimerInterrupt+0x40>)
 80114e2:	fba2 2303 	umull	r2, r3, r2, r3
 80114e6:	099b      	lsrs	r3, r3, #6
 80114e8:	4a09      	ldr	r2, [pc, #36]	; (8011510 <vPortSetupTimerInterrupt+0x44>)
 80114ea:	3b01      	subs	r3, #1
 80114ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80114ee:	4b04      	ldr	r3, [pc, #16]	; (8011500 <vPortSetupTimerInterrupt+0x34>)
 80114f0:	2207      	movs	r2, #7
 80114f2:	601a      	str	r2, [r3, #0]
}
 80114f4:	bf00      	nop
 80114f6:	46bd      	mov	sp, r7
 80114f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114fc:	4770      	bx	lr
 80114fe:	bf00      	nop
 8011500:	e000e010 	.word	0xe000e010
 8011504:	e000e018 	.word	0xe000e018
 8011508:	24000004 	.word	0x24000004
 801150c:	10624dd3 	.word	0x10624dd3
 8011510:	e000e014 	.word	0xe000e014

08011514 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011514:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011524 <vPortEnableVFP+0x10>
 8011518:	6801      	ldr	r1, [r0, #0]
 801151a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801151e:	6001      	str	r1, [r0, #0]
 8011520:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011522:	bf00      	nop
 8011524:	e000ed88 	.word	0xe000ed88

08011528 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011528:	b480      	push	{r7}
 801152a:	b085      	sub	sp, #20
 801152c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801152e:	f3ef 8305 	mrs	r3, IPSR
 8011532:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	2b0f      	cmp	r3, #15
 8011538:	d914      	bls.n	8011564 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801153a:	4a17      	ldr	r2, [pc, #92]	; (8011598 <vPortValidateInterruptPriority+0x70>)
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	4413      	add	r3, r2
 8011540:	781b      	ldrb	r3, [r3, #0]
 8011542:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011544:	4b15      	ldr	r3, [pc, #84]	; (801159c <vPortValidateInterruptPriority+0x74>)
 8011546:	781b      	ldrb	r3, [r3, #0]
 8011548:	7afa      	ldrb	r2, [r7, #11]
 801154a:	429a      	cmp	r2, r3
 801154c:	d20a      	bcs.n	8011564 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801154e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011552:	f383 8811 	msr	BASEPRI, r3
 8011556:	f3bf 8f6f 	isb	sy
 801155a:	f3bf 8f4f 	dsb	sy
 801155e:	607b      	str	r3, [r7, #4]
}
 8011560:	bf00      	nop
 8011562:	e7fe      	b.n	8011562 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011564:	4b0e      	ldr	r3, [pc, #56]	; (80115a0 <vPortValidateInterruptPriority+0x78>)
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801156c:	4b0d      	ldr	r3, [pc, #52]	; (80115a4 <vPortValidateInterruptPriority+0x7c>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	429a      	cmp	r2, r3
 8011572:	d90a      	bls.n	801158a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011578:	f383 8811 	msr	BASEPRI, r3
 801157c:	f3bf 8f6f 	isb	sy
 8011580:	f3bf 8f4f 	dsb	sy
 8011584:	603b      	str	r3, [r7, #0]
}
 8011586:	bf00      	nop
 8011588:	e7fe      	b.n	8011588 <vPortValidateInterruptPriority+0x60>
	}
 801158a:	bf00      	nop
 801158c:	3714      	adds	r7, #20
 801158e:	46bd      	mov	sp, r7
 8011590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011594:	4770      	bx	lr
 8011596:	bf00      	nop
 8011598:	e000e3f0 	.word	0xe000e3f0
 801159c:	24000818 	.word	0x24000818
 80115a0:	e000ed0c 	.word	0xe000ed0c
 80115a4:	2400081c 	.word	0x2400081c

080115a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80115a8:	b580      	push	{r7, lr}
 80115aa:	b08a      	sub	sp, #40	; 0x28
 80115ac:	af00      	add	r7, sp, #0
 80115ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80115b0:	2300      	movs	r3, #0
 80115b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80115b4:	f7fe ffec 	bl	8010590 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80115b8:	4b5b      	ldr	r3, [pc, #364]	; (8011728 <pvPortMalloc+0x180>)
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d101      	bne.n	80115c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80115c0:	f000 f920 	bl	8011804 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80115c4:	4b59      	ldr	r3, [pc, #356]	; (801172c <pvPortMalloc+0x184>)
 80115c6:	681a      	ldr	r2, [r3, #0]
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	4013      	ands	r3, r2
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	f040 8093 	bne.w	80116f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d01d      	beq.n	8011614 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80115d8:	2208      	movs	r2, #8
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	4413      	add	r3, r2
 80115de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	f003 0307 	and.w	r3, r3, #7
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d014      	beq.n	8011614 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	f023 0307 	bic.w	r3, r3, #7
 80115f0:	3308      	adds	r3, #8
 80115f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	f003 0307 	and.w	r3, r3, #7
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d00a      	beq.n	8011614 <pvPortMalloc+0x6c>
	__asm volatile
 80115fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011602:	f383 8811 	msr	BASEPRI, r3
 8011606:	f3bf 8f6f 	isb	sy
 801160a:	f3bf 8f4f 	dsb	sy
 801160e:	617b      	str	r3, [r7, #20]
}
 8011610:	bf00      	nop
 8011612:	e7fe      	b.n	8011612 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d06e      	beq.n	80116f8 <pvPortMalloc+0x150>
 801161a:	4b45      	ldr	r3, [pc, #276]	; (8011730 <pvPortMalloc+0x188>)
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	687a      	ldr	r2, [r7, #4]
 8011620:	429a      	cmp	r2, r3
 8011622:	d869      	bhi.n	80116f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011624:	4b43      	ldr	r3, [pc, #268]	; (8011734 <pvPortMalloc+0x18c>)
 8011626:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011628:	4b42      	ldr	r3, [pc, #264]	; (8011734 <pvPortMalloc+0x18c>)
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801162e:	e004      	b.n	801163a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8011630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011632:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801163a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801163c:	685b      	ldr	r3, [r3, #4]
 801163e:	687a      	ldr	r2, [r7, #4]
 8011640:	429a      	cmp	r2, r3
 8011642:	d903      	bls.n	801164c <pvPortMalloc+0xa4>
 8011644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	2b00      	cmp	r3, #0
 801164a:	d1f1      	bne.n	8011630 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801164c:	4b36      	ldr	r3, [pc, #216]	; (8011728 <pvPortMalloc+0x180>)
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011652:	429a      	cmp	r2, r3
 8011654:	d050      	beq.n	80116f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011656:	6a3b      	ldr	r3, [r7, #32]
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	2208      	movs	r2, #8
 801165c:	4413      	add	r3, r2
 801165e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011662:	681a      	ldr	r2, [r3, #0]
 8011664:	6a3b      	ldr	r3, [r7, #32]
 8011666:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801166a:	685a      	ldr	r2, [r3, #4]
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	1ad2      	subs	r2, r2, r3
 8011670:	2308      	movs	r3, #8
 8011672:	005b      	lsls	r3, r3, #1
 8011674:	429a      	cmp	r2, r3
 8011676:	d91f      	bls.n	80116b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	4413      	add	r3, r2
 801167e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011680:	69bb      	ldr	r3, [r7, #24]
 8011682:	f003 0307 	and.w	r3, r3, #7
 8011686:	2b00      	cmp	r3, #0
 8011688:	d00a      	beq.n	80116a0 <pvPortMalloc+0xf8>
	__asm volatile
 801168a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801168e:	f383 8811 	msr	BASEPRI, r3
 8011692:	f3bf 8f6f 	isb	sy
 8011696:	f3bf 8f4f 	dsb	sy
 801169a:	613b      	str	r3, [r7, #16]
}
 801169c:	bf00      	nop
 801169e:	e7fe      	b.n	801169e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80116a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116a2:	685a      	ldr	r2, [r3, #4]
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	1ad2      	subs	r2, r2, r3
 80116a8:	69bb      	ldr	r3, [r7, #24]
 80116aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80116ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116ae:	687a      	ldr	r2, [r7, #4]
 80116b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80116b2:	69b8      	ldr	r0, [r7, #24]
 80116b4:	f000 f908 	bl	80118c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80116b8:	4b1d      	ldr	r3, [pc, #116]	; (8011730 <pvPortMalloc+0x188>)
 80116ba:	681a      	ldr	r2, [r3, #0]
 80116bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116be:	685b      	ldr	r3, [r3, #4]
 80116c0:	1ad3      	subs	r3, r2, r3
 80116c2:	4a1b      	ldr	r2, [pc, #108]	; (8011730 <pvPortMalloc+0x188>)
 80116c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80116c6:	4b1a      	ldr	r3, [pc, #104]	; (8011730 <pvPortMalloc+0x188>)
 80116c8:	681a      	ldr	r2, [r3, #0]
 80116ca:	4b1b      	ldr	r3, [pc, #108]	; (8011738 <pvPortMalloc+0x190>)
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	429a      	cmp	r2, r3
 80116d0:	d203      	bcs.n	80116da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80116d2:	4b17      	ldr	r3, [pc, #92]	; (8011730 <pvPortMalloc+0x188>)
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	4a18      	ldr	r2, [pc, #96]	; (8011738 <pvPortMalloc+0x190>)
 80116d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80116da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116dc:	685a      	ldr	r2, [r3, #4]
 80116de:	4b13      	ldr	r3, [pc, #76]	; (801172c <pvPortMalloc+0x184>)
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	431a      	orrs	r2, r3
 80116e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80116e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116ea:	2200      	movs	r2, #0
 80116ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80116ee:	4b13      	ldr	r3, [pc, #76]	; (801173c <pvPortMalloc+0x194>)
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	3301      	adds	r3, #1
 80116f4:	4a11      	ldr	r2, [pc, #68]	; (801173c <pvPortMalloc+0x194>)
 80116f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80116f8:	f7fe ff58 	bl	80105ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80116fc:	69fb      	ldr	r3, [r7, #28]
 80116fe:	f003 0307 	and.w	r3, r3, #7
 8011702:	2b00      	cmp	r3, #0
 8011704:	d00a      	beq.n	801171c <pvPortMalloc+0x174>
	__asm volatile
 8011706:	f04f 0350 	mov.w	r3, #80	; 0x50
 801170a:	f383 8811 	msr	BASEPRI, r3
 801170e:	f3bf 8f6f 	isb	sy
 8011712:	f3bf 8f4f 	dsb	sy
 8011716:	60fb      	str	r3, [r7, #12]
}
 8011718:	bf00      	nop
 801171a:	e7fe      	b.n	801171a <pvPortMalloc+0x172>
	return pvReturn;
 801171c:	69fb      	ldr	r3, [r7, #28]
}
 801171e:	4618      	mov	r0, r3
 8011720:	3728      	adds	r7, #40	; 0x28
 8011722:	46bd      	mov	sp, r7
 8011724:	bd80      	pop	{r7, pc}
 8011726:	bf00      	nop
 8011728:	24004428 	.word	0x24004428
 801172c:	2400443c 	.word	0x2400443c
 8011730:	2400442c 	.word	0x2400442c
 8011734:	24004420 	.word	0x24004420
 8011738:	24004430 	.word	0x24004430
 801173c:	24004434 	.word	0x24004434

08011740 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011740:	b580      	push	{r7, lr}
 8011742:	b086      	sub	sp, #24
 8011744:	af00      	add	r7, sp, #0
 8011746:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	2b00      	cmp	r3, #0
 8011750:	d04d      	beq.n	80117ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011752:	2308      	movs	r3, #8
 8011754:	425b      	negs	r3, r3
 8011756:	697a      	ldr	r2, [r7, #20]
 8011758:	4413      	add	r3, r2
 801175a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801175c:	697b      	ldr	r3, [r7, #20]
 801175e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011760:	693b      	ldr	r3, [r7, #16]
 8011762:	685a      	ldr	r2, [r3, #4]
 8011764:	4b24      	ldr	r3, [pc, #144]	; (80117f8 <vPortFree+0xb8>)
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	4013      	ands	r3, r2
 801176a:	2b00      	cmp	r3, #0
 801176c:	d10a      	bne.n	8011784 <vPortFree+0x44>
	__asm volatile
 801176e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011772:	f383 8811 	msr	BASEPRI, r3
 8011776:	f3bf 8f6f 	isb	sy
 801177a:	f3bf 8f4f 	dsb	sy
 801177e:	60fb      	str	r3, [r7, #12]
}
 8011780:	bf00      	nop
 8011782:	e7fe      	b.n	8011782 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011784:	693b      	ldr	r3, [r7, #16]
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	2b00      	cmp	r3, #0
 801178a:	d00a      	beq.n	80117a2 <vPortFree+0x62>
	__asm volatile
 801178c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011790:	f383 8811 	msr	BASEPRI, r3
 8011794:	f3bf 8f6f 	isb	sy
 8011798:	f3bf 8f4f 	dsb	sy
 801179c:	60bb      	str	r3, [r7, #8]
}
 801179e:	bf00      	nop
 80117a0:	e7fe      	b.n	80117a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80117a2:	693b      	ldr	r3, [r7, #16]
 80117a4:	685a      	ldr	r2, [r3, #4]
 80117a6:	4b14      	ldr	r3, [pc, #80]	; (80117f8 <vPortFree+0xb8>)
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	4013      	ands	r3, r2
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d01e      	beq.n	80117ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80117b0:	693b      	ldr	r3, [r7, #16]
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d11a      	bne.n	80117ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80117b8:	693b      	ldr	r3, [r7, #16]
 80117ba:	685a      	ldr	r2, [r3, #4]
 80117bc:	4b0e      	ldr	r3, [pc, #56]	; (80117f8 <vPortFree+0xb8>)
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	43db      	mvns	r3, r3
 80117c2:	401a      	ands	r2, r3
 80117c4:	693b      	ldr	r3, [r7, #16]
 80117c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80117c8:	f7fe fee2 	bl	8010590 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80117cc:	693b      	ldr	r3, [r7, #16]
 80117ce:	685a      	ldr	r2, [r3, #4]
 80117d0:	4b0a      	ldr	r3, [pc, #40]	; (80117fc <vPortFree+0xbc>)
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	4413      	add	r3, r2
 80117d6:	4a09      	ldr	r2, [pc, #36]	; (80117fc <vPortFree+0xbc>)
 80117d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80117da:	6938      	ldr	r0, [r7, #16]
 80117dc:	f000 f874 	bl	80118c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80117e0:	4b07      	ldr	r3, [pc, #28]	; (8011800 <vPortFree+0xc0>)
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	3301      	adds	r3, #1
 80117e6:	4a06      	ldr	r2, [pc, #24]	; (8011800 <vPortFree+0xc0>)
 80117e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80117ea:	f7fe fedf 	bl	80105ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80117ee:	bf00      	nop
 80117f0:	3718      	adds	r7, #24
 80117f2:	46bd      	mov	sp, r7
 80117f4:	bd80      	pop	{r7, pc}
 80117f6:	bf00      	nop
 80117f8:	2400443c 	.word	0x2400443c
 80117fc:	2400442c 	.word	0x2400442c
 8011800:	24004438 	.word	0x24004438

08011804 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011804:	b480      	push	{r7}
 8011806:	b085      	sub	sp, #20
 8011808:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801180a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801180e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011810:	4b27      	ldr	r3, [pc, #156]	; (80118b0 <prvHeapInit+0xac>)
 8011812:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	f003 0307 	and.w	r3, r3, #7
 801181a:	2b00      	cmp	r3, #0
 801181c:	d00c      	beq.n	8011838 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	3307      	adds	r3, #7
 8011822:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	f023 0307 	bic.w	r3, r3, #7
 801182a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801182c:	68ba      	ldr	r2, [r7, #8]
 801182e:	68fb      	ldr	r3, [r7, #12]
 8011830:	1ad3      	subs	r3, r2, r3
 8011832:	4a1f      	ldr	r2, [pc, #124]	; (80118b0 <prvHeapInit+0xac>)
 8011834:	4413      	add	r3, r2
 8011836:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801183c:	4a1d      	ldr	r2, [pc, #116]	; (80118b4 <prvHeapInit+0xb0>)
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011842:	4b1c      	ldr	r3, [pc, #112]	; (80118b4 <prvHeapInit+0xb0>)
 8011844:	2200      	movs	r2, #0
 8011846:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	68ba      	ldr	r2, [r7, #8]
 801184c:	4413      	add	r3, r2
 801184e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011850:	2208      	movs	r2, #8
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	1a9b      	subs	r3, r3, r2
 8011856:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	f023 0307 	bic.w	r3, r3, #7
 801185e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011860:	68fb      	ldr	r3, [r7, #12]
 8011862:	4a15      	ldr	r2, [pc, #84]	; (80118b8 <prvHeapInit+0xb4>)
 8011864:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011866:	4b14      	ldr	r3, [pc, #80]	; (80118b8 <prvHeapInit+0xb4>)
 8011868:	681b      	ldr	r3, [r3, #0]
 801186a:	2200      	movs	r2, #0
 801186c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801186e:	4b12      	ldr	r3, [pc, #72]	; (80118b8 <prvHeapInit+0xb4>)
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	2200      	movs	r2, #0
 8011874:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801187a:	683b      	ldr	r3, [r7, #0]
 801187c:	68fa      	ldr	r2, [r7, #12]
 801187e:	1ad2      	subs	r2, r2, r3
 8011880:	683b      	ldr	r3, [r7, #0]
 8011882:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011884:	4b0c      	ldr	r3, [pc, #48]	; (80118b8 <prvHeapInit+0xb4>)
 8011886:	681a      	ldr	r2, [r3, #0]
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801188c:	683b      	ldr	r3, [r7, #0]
 801188e:	685b      	ldr	r3, [r3, #4]
 8011890:	4a0a      	ldr	r2, [pc, #40]	; (80118bc <prvHeapInit+0xb8>)
 8011892:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	685b      	ldr	r3, [r3, #4]
 8011898:	4a09      	ldr	r2, [pc, #36]	; (80118c0 <prvHeapInit+0xbc>)
 801189a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801189c:	4b09      	ldr	r3, [pc, #36]	; (80118c4 <prvHeapInit+0xc0>)
 801189e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80118a2:	601a      	str	r2, [r3, #0]
}
 80118a4:	bf00      	nop
 80118a6:	3714      	adds	r7, #20
 80118a8:	46bd      	mov	sp, r7
 80118aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ae:	4770      	bx	lr
 80118b0:	24000820 	.word	0x24000820
 80118b4:	24004420 	.word	0x24004420
 80118b8:	24004428 	.word	0x24004428
 80118bc:	24004430 	.word	0x24004430
 80118c0:	2400442c 	.word	0x2400442c
 80118c4:	2400443c 	.word	0x2400443c

080118c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80118c8:	b480      	push	{r7}
 80118ca:	b085      	sub	sp, #20
 80118cc:	af00      	add	r7, sp, #0
 80118ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80118d0:	4b28      	ldr	r3, [pc, #160]	; (8011974 <prvInsertBlockIntoFreeList+0xac>)
 80118d2:	60fb      	str	r3, [r7, #12]
 80118d4:	e002      	b.n	80118dc <prvInsertBlockIntoFreeList+0x14>
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	60fb      	str	r3, [r7, #12]
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	687a      	ldr	r2, [r7, #4]
 80118e2:	429a      	cmp	r2, r3
 80118e4:	d8f7      	bhi.n	80118d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	685b      	ldr	r3, [r3, #4]
 80118ee:	68ba      	ldr	r2, [r7, #8]
 80118f0:	4413      	add	r3, r2
 80118f2:	687a      	ldr	r2, [r7, #4]
 80118f4:	429a      	cmp	r2, r3
 80118f6:	d108      	bne.n	801190a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	685a      	ldr	r2, [r3, #4]
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	685b      	ldr	r3, [r3, #4]
 8011900:	441a      	add	r2, r3
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	685b      	ldr	r3, [r3, #4]
 8011912:	68ba      	ldr	r2, [r7, #8]
 8011914:	441a      	add	r2, r3
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	429a      	cmp	r2, r3
 801191c:	d118      	bne.n	8011950 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	681a      	ldr	r2, [r3, #0]
 8011922:	4b15      	ldr	r3, [pc, #84]	; (8011978 <prvInsertBlockIntoFreeList+0xb0>)
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	429a      	cmp	r2, r3
 8011928:	d00d      	beq.n	8011946 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	685a      	ldr	r2, [r3, #4]
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	685b      	ldr	r3, [r3, #4]
 8011934:	441a      	add	r2, r3
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801193a:	68fb      	ldr	r3, [r7, #12]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	681a      	ldr	r2, [r3, #0]
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	601a      	str	r2, [r3, #0]
 8011944:	e008      	b.n	8011958 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011946:	4b0c      	ldr	r3, [pc, #48]	; (8011978 <prvInsertBlockIntoFreeList+0xb0>)
 8011948:	681a      	ldr	r2, [r3, #0]
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	601a      	str	r2, [r3, #0]
 801194e:	e003      	b.n	8011958 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	681a      	ldr	r2, [r3, #0]
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011958:	68fa      	ldr	r2, [r7, #12]
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	429a      	cmp	r2, r3
 801195e:	d002      	beq.n	8011966 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011960:	68fb      	ldr	r3, [r7, #12]
 8011962:	687a      	ldr	r2, [r7, #4]
 8011964:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011966:	bf00      	nop
 8011968:	3714      	adds	r7, #20
 801196a:	46bd      	mov	sp, r7
 801196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011970:	4770      	bx	lr
 8011972:	bf00      	nop
 8011974:	24004420 	.word	0x24004420
 8011978:	24004428 	.word	0x24004428

0801197c <atoi>:
 801197c:	220a      	movs	r2, #10
 801197e:	2100      	movs	r1, #0
 8011980:	f000 b8c2 	b.w	8011b08 <strtol>

08011984 <__errno>:
 8011984:	4b01      	ldr	r3, [pc, #4]	; (801198c <__errno+0x8>)
 8011986:	6818      	ldr	r0, [r3, #0]
 8011988:	4770      	bx	lr
 801198a:	bf00      	nop
 801198c:	24000018 	.word	0x24000018

08011990 <__libc_init_array>:
 8011990:	b570      	push	{r4, r5, r6, lr}
 8011992:	4d0d      	ldr	r5, [pc, #52]	; (80119c8 <__libc_init_array+0x38>)
 8011994:	4c0d      	ldr	r4, [pc, #52]	; (80119cc <__libc_init_array+0x3c>)
 8011996:	1b64      	subs	r4, r4, r5
 8011998:	10a4      	asrs	r4, r4, #2
 801199a:	2600      	movs	r6, #0
 801199c:	42a6      	cmp	r6, r4
 801199e:	d109      	bne.n	80119b4 <__libc_init_array+0x24>
 80119a0:	4d0b      	ldr	r5, [pc, #44]	; (80119d0 <__libc_init_array+0x40>)
 80119a2:	4c0c      	ldr	r4, [pc, #48]	; (80119d4 <__libc_init_array+0x44>)
 80119a4:	f000 f900 	bl	8011ba8 <_init>
 80119a8:	1b64      	subs	r4, r4, r5
 80119aa:	10a4      	asrs	r4, r4, #2
 80119ac:	2600      	movs	r6, #0
 80119ae:	42a6      	cmp	r6, r4
 80119b0:	d105      	bne.n	80119be <__libc_init_array+0x2e>
 80119b2:	bd70      	pop	{r4, r5, r6, pc}
 80119b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80119b8:	4798      	blx	r3
 80119ba:	3601      	adds	r6, #1
 80119bc:	e7ee      	b.n	801199c <__libc_init_array+0xc>
 80119be:	f855 3b04 	ldr.w	r3, [r5], #4
 80119c2:	4798      	blx	r3
 80119c4:	3601      	adds	r6, #1
 80119c6:	e7f2      	b.n	80119ae <__libc_init_array+0x1e>
 80119c8:	08011d98 	.word	0x08011d98
 80119cc:	08011d98 	.word	0x08011d98
 80119d0:	08011d98 	.word	0x08011d98
 80119d4:	08011d9c 	.word	0x08011d9c

080119d8 <memcpy>:
 80119d8:	440a      	add	r2, r1
 80119da:	4291      	cmp	r1, r2
 80119dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80119e0:	d100      	bne.n	80119e4 <memcpy+0xc>
 80119e2:	4770      	bx	lr
 80119e4:	b510      	push	{r4, lr}
 80119e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80119ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80119ee:	4291      	cmp	r1, r2
 80119f0:	d1f9      	bne.n	80119e6 <memcpy+0xe>
 80119f2:	bd10      	pop	{r4, pc}

080119f4 <memset>:
 80119f4:	4402      	add	r2, r0
 80119f6:	4603      	mov	r3, r0
 80119f8:	4293      	cmp	r3, r2
 80119fa:	d100      	bne.n	80119fe <memset+0xa>
 80119fc:	4770      	bx	lr
 80119fe:	f803 1b01 	strb.w	r1, [r3], #1
 8011a02:	e7f9      	b.n	80119f8 <memset+0x4>

08011a04 <_strtol_l.constprop.0>:
 8011a04:	2b01      	cmp	r3, #1
 8011a06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a0a:	d001      	beq.n	8011a10 <_strtol_l.constprop.0+0xc>
 8011a0c:	2b24      	cmp	r3, #36	; 0x24
 8011a0e:	d906      	bls.n	8011a1e <_strtol_l.constprop.0+0x1a>
 8011a10:	f7ff ffb8 	bl	8011984 <__errno>
 8011a14:	2316      	movs	r3, #22
 8011a16:	6003      	str	r3, [r0, #0]
 8011a18:	2000      	movs	r0, #0
 8011a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a1e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8011b04 <_strtol_l.constprop.0+0x100>
 8011a22:	460d      	mov	r5, r1
 8011a24:	462e      	mov	r6, r5
 8011a26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011a2a:	f814 700c 	ldrb.w	r7, [r4, ip]
 8011a2e:	f017 0708 	ands.w	r7, r7, #8
 8011a32:	d1f7      	bne.n	8011a24 <_strtol_l.constprop.0+0x20>
 8011a34:	2c2d      	cmp	r4, #45	; 0x2d
 8011a36:	d132      	bne.n	8011a9e <_strtol_l.constprop.0+0x9a>
 8011a38:	782c      	ldrb	r4, [r5, #0]
 8011a3a:	2701      	movs	r7, #1
 8011a3c:	1cb5      	adds	r5, r6, #2
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d05b      	beq.n	8011afa <_strtol_l.constprop.0+0xf6>
 8011a42:	2b10      	cmp	r3, #16
 8011a44:	d109      	bne.n	8011a5a <_strtol_l.constprop.0+0x56>
 8011a46:	2c30      	cmp	r4, #48	; 0x30
 8011a48:	d107      	bne.n	8011a5a <_strtol_l.constprop.0+0x56>
 8011a4a:	782c      	ldrb	r4, [r5, #0]
 8011a4c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8011a50:	2c58      	cmp	r4, #88	; 0x58
 8011a52:	d14d      	bne.n	8011af0 <_strtol_l.constprop.0+0xec>
 8011a54:	786c      	ldrb	r4, [r5, #1]
 8011a56:	2310      	movs	r3, #16
 8011a58:	3502      	adds	r5, #2
 8011a5a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8011a5e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8011a62:	f04f 0c00 	mov.w	ip, #0
 8011a66:	fbb8 f9f3 	udiv	r9, r8, r3
 8011a6a:	4666      	mov	r6, ip
 8011a6c:	fb03 8a19 	mls	sl, r3, r9, r8
 8011a70:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8011a74:	f1be 0f09 	cmp.w	lr, #9
 8011a78:	d816      	bhi.n	8011aa8 <_strtol_l.constprop.0+0xa4>
 8011a7a:	4674      	mov	r4, lr
 8011a7c:	42a3      	cmp	r3, r4
 8011a7e:	dd24      	ble.n	8011aca <_strtol_l.constprop.0+0xc6>
 8011a80:	f1bc 0f00 	cmp.w	ip, #0
 8011a84:	db1e      	blt.n	8011ac4 <_strtol_l.constprop.0+0xc0>
 8011a86:	45b1      	cmp	r9, r6
 8011a88:	d31c      	bcc.n	8011ac4 <_strtol_l.constprop.0+0xc0>
 8011a8a:	d101      	bne.n	8011a90 <_strtol_l.constprop.0+0x8c>
 8011a8c:	45a2      	cmp	sl, r4
 8011a8e:	db19      	blt.n	8011ac4 <_strtol_l.constprop.0+0xc0>
 8011a90:	fb06 4603 	mla	r6, r6, r3, r4
 8011a94:	f04f 0c01 	mov.w	ip, #1
 8011a98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011a9c:	e7e8      	b.n	8011a70 <_strtol_l.constprop.0+0x6c>
 8011a9e:	2c2b      	cmp	r4, #43	; 0x2b
 8011aa0:	bf04      	itt	eq
 8011aa2:	782c      	ldrbeq	r4, [r5, #0]
 8011aa4:	1cb5      	addeq	r5, r6, #2
 8011aa6:	e7ca      	b.n	8011a3e <_strtol_l.constprop.0+0x3a>
 8011aa8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8011aac:	f1be 0f19 	cmp.w	lr, #25
 8011ab0:	d801      	bhi.n	8011ab6 <_strtol_l.constprop.0+0xb2>
 8011ab2:	3c37      	subs	r4, #55	; 0x37
 8011ab4:	e7e2      	b.n	8011a7c <_strtol_l.constprop.0+0x78>
 8011ab6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8011aba:	f1be 0f19 	cmp.w	lr, #25
 8011abe:	d804      	bhi.n	8011aca <_strtol_l.constprop.0+0xc6>
 8011ac0:	3c57      	subs	r4, #87	; 0x57
 8011ac2:	e7db      	b.n	8011a7c <_strtol_l.constprop.0+0x78>
 8011ac4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8011ac8:	e7e6      	b.n	8011a98 <_strtol_l.constprop.0+0x94>
 8011aca:	f1bc 0f00 	cmp.w	ip, #0
 8011ace:	da05      	bge.n	8011adc <_strtol_l.constprop.0+0xd8>
 8011ad0:	2322      	movs	r3, #34	; 0x22
 8011ad2:	6003      	str	r3, [r0, #0]
 8011ad4:	4646      	mov	r6, r8
 8011ad6:	b942      	cbnz	r2, 8011aea <_strtol_l.constprop.0+0xe6>
 8011ad8:	4630      	mov	r0, r6
 8011ada:	e79e      	b.n	8011a1a <_strtol_l.constprop.0+0x16>
 8011adc:	b107      	cbz	r7, 8011ae0 <_strtol_l.constprop.0+0xdc>
 8011ade:	4276      	negs	r6, r6
 8011ae0:	2a00      	cmp	r2, #0
 8011ae2:	d0f9      	beq.n	8011ad8 <_strtol_l.constprop.0+0xd4>
 8011ae4:	f1bc 0f00 	cmp.w	ip, #0
 8011ae8:	d000      	beq.n	8011aec <_strtol_l.constprop.0+0xe8>
 8011aea:	1e69      	subs	r1, r5, #1
 8011aec:	6011      	str	r1, [r2, #0]
 8011aee:	e7f3      	b.n	8011ad8 <_strtol_l.constprop.0+0xd4>
 8011af0:	2430      	movs	r4, #48	; 0x30
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d1b1      	bne.n	8011a5a <_strtol_l.constprop.0+0x56>
 8011af6:	2308      	movs	r3, #8
 8011af8:	e7af      	b.n	8011a5a <_strtol_l.constprop.0+0x56>
 8011afa:	2c30      	cmp	r4, #48	; 0x30
 8011afc:	d0a5      	beq.n	8011a4a <_strtol_l.constprop.0+0x46>
 8011afe:	230a      	movs	r3, #10
 8011b00:	e7ab      	b.n	8011a5a <_strtol_l.constprop.0+0x56>
 8011b02:	bf00      	nop
 8011b04:	08011c8d 	.word	0x08011c8d

08011b08 <strtol>:
 8011b08:	4613      	mov	r3, r2
 8011b0a:	460a      	mov	r2, r1
 8011b0c:	4601      	mov	r1, r0
 8011b0e:	4802      	ldr	r0, [pc, #8]	; (8011b18 <strtol+0x10>)
 8011b10:	6800      	ldr	r0, [r0, #0]
 8011b12:	f7ff bf77 	b.w	8011a04 <_strtol_l.constprop.0>
 8011b16:	bf00      	nop
 8011b18:	24000018 	.word	0x24000018

08011b1c <round>:
 8011b1c:	ee10 1a90 	vmov	r1, s1
 8011b20:	f3c1 500a 	ubfx	r0, r1, #20, #11
 8011b24:	f2a0 32ff 	subw	r2, r0, #1023	; 0x3ff
 8011b28:	2a13      	cmp	r2, #19
 8011b2a:	b510      	push	{r4, lr}
 8011b2c:	ee10 3a10 	vmov	r3, s0
 8011b30:	dc19      	bgt.n	8011b66 <round+0x4a>
 8011b32:	2a00      	cmp	r2, #0
 8011b34:	da09      	bge.n	8011b4a <round+0x2e>
 8011b36:	3201      	adds	r2, #1
 8011b38:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8011b3c:	d103      	bne.n	8011b46 <round+0x2a>
 8011b3e:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8011b42:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8011b46:	2000      	movs	r0, #0
 8011b48:	e026      	b.n	8011b98 <round+0x7c>
 8011b4a:	4816      	ldr	r0, [pc, #88]	; (8011ba4 <round+0x88>)
 8011b4c:	4110      	asrs	r0, r2
 8011b4e:	ea01 0400 	and.w	r4, r1, r0
 8011b52:	4323      	orrs	r3, r4
 8011b54:	d00e      	beq.n	8011b74 <round+0x58>
 8011b56:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011b5a:	fa43 f202 	asr.w	r2, r3, r2
 8011b5e:	4411      	add	r1, r2
 8011b60:	ea21 0100 	bic.w	r1, r1, r0
 8011b64:	e7ef      	b.n	8011b46 <round+0x2a>
 8011b66:	2a33      	cmp	r2, #51	; 0x33
 8011b68:	dd05      	ble.n	8011b76 <round+0x5a>
 8011b6a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8011b6e:	d101      	bne.n	8011b74 <round+0x58>
 8011b70:	ee30 0b00 	vadd.f64	d0, d0, d0
 8011b74:	bd10      	pop	{r4, pc}
 8011b76:	f2a0 4413 	subw	r4, r0, #1043	; 0x413
 8011b7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b7e:	40e0      	lsrs	r0, r4
 8011b80:	4203      	tst	r3, r0
 8011b82:	d0f7      	beq.n	8011b74 <round+0x58>
 8011b84:	2401      	movs	r4, #1
 8011b86:	f1c2 0233 	rsb	r2, r2, #51	; 0x33
 8011b8a:	fa04 f202 	lsl.w	r2, r4, r2
 8011b8e:	189b      	adds	r3, r3, r2
 8011b90:	bf28      	it	cs
 8011b92:	1909      	addcs	r1, r1, r4
 8011b94:	ea23 0000 	bic.w	r0, r3, r0
 8011b98:	460b      	mov	r3, r1
 8011b9a:	4602      	mov	r2, r0
 8011b9c:	ec43 2b10 	vmov	d0, r2, r3
 8011ba0:	e7e8      	b.n	8011b74 <round+0x58>
 8011ba2:	bf00      	nop
 8011ba4:	000fffff 	.word	0x000fffff

08011ba8 <_init>:
 8011ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011baa:	bf00      	nop
 8011bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bae:	bc08      	pop	{r3}
 8011bb0:	469e      	mov	lr, r3
 8011bb2:	4770      	bx	lr

08011bb4 <_fini>:
 8011bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bb6:	bf00      	nop
 8011bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bba:	bc08      	pop	{r3}
 8011bbc:	469e      	mov	lr, r3
 8011bbe:	4770      	bx	lr
