|de0_lite
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => pll:pll_inst.inclk0
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] <= DRAM_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= DRAM_CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= DRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= DRAM_CS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= DRAM_LDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= DRAM_RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_UDQM <= DRAM_UDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= DRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= led_displays:generic_displays.hex0[0]
HEX0[1] <= led_displays:generic_displays.hex0[1]
HEX0[2] <= led_displays:generic_displays.hex0[2]
HEX0[3] <= led_displays:generic_displays.hex0[3]
HEX0[4] <= led_displays:generic_displays.hex0[4]
HEX0[5] <= led_displays:generic_displays.hex0[5]
HEX0[6] <= led_displays:generic_displays.hex0[6]
HEX0[7] <= led_displays:generic_displays.hex0[7]
HEX1[0] <= led_displays:generic_displays.hex1[0]
HEX1[1] <= led_displays:generic_displays.hex1[1]
HEX1[2] <= led_displays:generic_displays.hex1[2]
HEX1[3] <= led_displays:generic_displays.hex1[3]
HEX1[4] <= led_displays:generic_displays.hex1[4]
HEX1[5] <= led_displays:generic_displays.hex1[5]
HEX1[6] <= led_displays:generic_displays.hex1[6]
HEX1[7] <= led_displays:generic_displays.hex1[7]
HEX2[0] <= led_displays:generic_displays.hex2[0]
HEX2[1] <= led_displays:generic_displays.hex2[1]
HEX2[2] <= led_displays:generic_displays.hex2[2]
HEX2[3] <= led_displays:generic_displays.hex2[3]
HEX2[4] <= led_displays:generic_displays.hex2[4]
HEX2[5] <= led_displays:generic_displays.hex2[5]
HEX2[6] <= led_displays:generic_displays.hex2[6]
HEX2[7] <= led_displays:generic_displays.hex2[7]
HEX3[0] <= led_displays:generic_displays.hex3[0]
HEX3[1] <= led_displays:generic_displays.hex3[1]
HEX3[2] <= led_displays:generic_displays.hex3[2]
HEX3[3] <= led_displays:generic_displays.hex3[3]
HEX3[4] <= led_displays:generic_displays.hex3[4]
HEX3[5] <= led_displays:generic_displays.hex3[5]
HEX3[6] <= led_displays:generic_displays.hex3[6]
HEX3[7] <= led_displays:generic_displays.hex3[7]
HEX4[0] <= led_displays:generic_displays.hex4[0]
HEX4[1] <= led_displays:generic_displays.hex4[1]
HEX4[2] <= led_displays:generic_displays.hex4[2]
HEX4[3] <= led_displays:generic_displays.hex4[3]
HEX4[4] <= led_displays:generic_displays.hex4[4]
HEX4[5] <= led_displays:generic_displays.hex4[5]
HEX4[6] <= led_displays:generic_displays.hex4[6]
HEX4[7] <= led_displays:generic_displays.hex4[7]
HEX5[0] <= led_displays:generic_displays.hex5[0]
HEX5[1] <= led_displays:generic_displays.hex5[1]
HEX5[2] <= led_displays:generic_displays.hex5[2]
HEX5[3] <= led_displays:generic_displays.hex5[3]
HEX5[4] <= led_displays:generic_displays.hex5[4]
HEX5[5] <= led_displays:generic_displays.hex5[5]
HEX5[6] <= led_displays:generic_displays.hex5[6]
HEX5[7] <= led_displays:generic_displays.hex5[7]
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
LEDR[0] <= gpio:generic_gpio.output[0]
LEDR[1] <= gpio:generic_gpio.output[1]
LEDR[2] <= gpio:generic_gpio.output[2]
LEDR[3] <= gpio:generic_gpio.output[3]
LEDR[4] <= gpio:generic_gpio.output[4]
LEDR[5] <= gpio:generic_gpio.output[5]
LEDR[6] <= gpio:generic_gpio.output[6]
LEDR[7] <= gpio:generic_gpio.output[7]
LEDR[8] <= <GND>
LEDR[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => gpio:generic_gpio.input[0]
SW[1] => gpio:generic_gpio.input[1]
SW[2] => gpio:generic_gpio.input[2]
SW[3] => gpio:generic_gpio.input[3]
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => dmemory:dmem.rst
SW[9] => core:myRiscv.rst
SW[9] => gpio:generic_gpio.rst
SW[9] => timer:timer.reset
SW[9] => led_displays:generic_displays.rst
SW[9] => LEDR[9].DATAIN
VGA_B[0] <= VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_CS_N <= GSENSOR_CS_N.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>


|de0_lite|pll:pll_inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|de0_lite|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|de0_lite|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|iram_quartus:iram_quartus_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
byteena[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena[1] => altsyncram:altsyncram_component.byteena_a[1]
byteena[2] => altsyncram:altsyncram_component.byteena_a[2]
byteena[3] => altsyncram:altsyncram_component.byteena_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component
wren_a => altsyncram_qt24:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qt24:auto_generated.data_a[0]
data_a[1] => altsyncram_qt24:auto_generated.data_a[1]
data_a[2] => altsyncram_qt24:auto_generated.data_a[2]
data_a[3] => altsyncram_qt24:auto_generated.data_a[3]
data_a[4] => altsyncram_qt24:auto_generated.data_a[4]
data_a[5] => altsyncram_qt24:auto_generated.data_a[5]
data_a[6] => altsyncram_qt24:auto_generated.data_a[6]
data_a[7] => altsyncram_qt24:auto_generated.data_a[7]
data_a[8] => altsyncram_qt24:auto_generated.data_a[8]
data_a[9] => altsyncram_qt24:auto_generated.data_a[9]
data_a[10] => altsyncram_qt24:auto_generated.data_a[10]
data_a[11] => altsyncram_qt24:auto_generated.data_a[11]
data_a[12] => altsyncram_qt24:auto_generated.data_a[12]
data_a[13] => altsyncram_qt24:auto_generated.data_a[13]
data_a[14] => altsyncram_qt24:auto_generated.data_a[14]
data_a[15] => altsyncram_qt24:auto_generated.data_a[15]
data_a[16] => altsyncram_qt24:auto_generated.data_a[16]
data_a[17] => altsyncram_qt24:auto_generated.data_a[17]
data_a[18] => altsyncram_qt24:auto_generated.data_a[18]
data_a[19] => altsyncram_qt24:auto_generated.data_a[19]
data_a[20] => altsyncram_qt24:auto_generated.data_a[20]
data_a[21] => altsyncram_qt24:auto_generated.data_a[21]
data_a[22] => altsyncram_qt24:auto_generated.data_a[22]
data_a[23] => altsyncram_qt24:auto_generated.data_a[23]
data_a[24] => altsyncram_qt24:auto_generated.data_a[24]
data_a[25] => altsyncram_qt24:auto_generated.data_a[25]
data_a[26] => altsyncram_qt24:auto_generated.data_a[26]
data_a[27] => altsyncram_qt24:auto_generated.data_a[27]
data_a[28] => altsyncram_qt24:auto_generated.data_a[28]
data_a[29] => altsyncram_qt24:auto_generated.data_a[29]
data_a[30] => altsyncram_qt24:auto_generated.data_a[30]
data_a[31] => altsyncram_qt24:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qt24:auto_generated.address_a[0]
address_a[1] => altsyncram_qt24:auto_generated.address_a[1]
address_a[2] => altsyncram_qt24:auto_generated.address_a[2]
address_a[3] => altsyncram_qt24:auto_generated.address_a[3]
address_a[4] => altsyncram_qt24:auto_generated.address_a[4]
address_a[5] => altsyncram_qt24:auto_generated.address_a[5]
address_a[6] => altsyncram_qt24:auto_generated.address_a[6]
address_a[7] => altsyncram_qt24:auto_generated.address_a[7]
address_a[8] => altsyncram_qt24:auto_generated.address_a[8]
address_a[9] => altsyncram_qt24:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qt24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_qt24:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_qt24:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_qt24:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_qt24:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qt24:auto_generated.q_a[0]
q_a[1] <= altsyncram_qt24:auto_generated.q_a[1]
q_a[2] <= altsyncram_qt24:auto_generated.q_a[2]
q_a[3] <= altsyncram_qt24:auto_generated.q_a[3]
q_a[4] <= altsyncram_qt24:auto_generated.q_a[4]
q_a[5] <= altsyncram_qt24:auto_generated.q_a[5]
q_a[6] <= altsyncram_qt24:auto_generated.q_a[6]
q_a[7] <= altsyncram_qt24:auto_generated.q_a[7]
q_a[8] <= altsyncram_qt24:auto_generated.q_a[8]
q_a[9] <= altsyncram_qt24:auto_generated.q_a[9]
q_a[10] <= altsyncram_qt24:auto_generated.q_a[10]
q_a[11] <= altsyncram_qt24:auto_generated.q_a[11]
q_a[12] <= altsyncram_qt24:auto_generated.q_a[12]
q_a[13] <= altsyncram_qt24:auto_generated.q_a[13]
q_a[14] <= altsyncram_qt24:auto_generated.q_a[14]
q_a[15] <= altsyncram_qt24:auto_generated.q_a[15]
q_a[16] <= altsyncram_qt24:auto_generated.q_a[16]
q_a[17] <= altsyncram_qt24:auto_generated.q_a[17]
q_a[18] <= altsyncram_qt24:auto_generated.q_a[18]
q_a[19] <= altsyncram_qt24:auto_generated.q_a[19]
q_a[20] <= altsyncram_qt24:auto_generated.q_a[20]
q_a[21] <= altsyncram_qt24:auto_generated.q_a[21]
q_a[22] <= altsyncram_qt24:auto_generated.q_a[22]
q_a[23] <= altsyncram_qt24:auto_generated.q_a[23]
q_a[24] <= altsyncram_qt24:auto_generated.q_a[24]
q_a[25] <= altsyncram_qt24:auto_generated.q_a[25]
q_a[26] <= altsyncram_qt24:auto_generated.q_a[26]
q_a[27] <= altsyncram_qt24:auto_generated.q_a[27]
q_a[28] <= altsyncram_qt24:auto_generated.q_a[28]
q_a[29] <= altsyncram_qt24:auto_generated.q_a[29]
q_a[30] <= altsyncram_qt24:auto_generated.q_a[30]
q_a[31] <= altsyncram_qt24:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_qt24:auto_generated
address_a[0] => altsyncram_qo03:altsyncram1.address_a[0]
address_a[1] => altsyncram_qo03:altsyncram1.address_a[1]
address_a[2] => altsyncram_qo03:altsyncram1.address_a[2]
address_a[3] => altsyncram_qo03:altsyncram1.address_a[3]
address_a[4] => altsyncram_qo03:altsyncram1.address_a[4]
address_a[5] => altsyncram_qo03:altsyncram1.address_a[5]
address_a[6] => altsyncram_qo03:altsyncram1.address_a[6]
address_a[7] => altsyncram_qo03:altsyncram1.address_a[7]
address_a[8] => altsyncram_qo03:altsyncram1.address_a[8]
address_a[9] => altsyncram_qo03:altsyncram1.address_a[9]
byteena_a[0] => altsyncram_qo03:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_qo03:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_qo03:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_qo03:altsyncram1.byteena_a[3]
clock0 => altsyncram_qo03:altsyncram1.clock0
data_a[0] => altsyncram_qo03:altsyncram1.data_a[0]
data_a[1] => altsyncram_qo03:altsyncram1.data_a[1]
data_a[2] => altsyncram_qo03:altsyncram1.data_a[2]
data_a[3] => altsyncram_qo03:altsyncram1.data_a[3]
data_a[4] => altsyncram_qo03:altsyncram1.data_a[4]
data_a[5] => altsyncram_qo03:altsyncram1.data_a[5]
data_a[6] => altsyncram_qo03:altsyncram1.data_a[6]
data_a[7] => altsyncram_qo03:altsyncram1.data_a[7]
data_a[8] => altsyncram_qo03:altsyncram1.data_a[8]
data_a[9] => altsyncram_qo03:altsyncram1.data_a[9]
data_a[10] => altsyncram_qo03:altsyncram1.data_a[10]
data_a[11] => altsyncram_qo03:altsyncram1.data_a[11]
data_a[12] => altsyncram_qo03:altsyncram1.data_a[12]
data_a[13] => altsyncram_qo03:altsyncram1.data_a[13]
data_a[14] => altsyncram_qo03:altsyncram1.data_a[14]
data_a[15] => altsyncram_qo03:altsyncram1.data_a[15]
data_a[16] => altsyncram_qo03:altsyncram1.data_a[16]
data_a[17] => altsyncram_qo03:altsyncram1.data_a[17]
data_a[18] => altsyncram_qo03:altsyncram1.data_a[18]
data_a[19] => altsyncram_qo03:altsyncram1.data_a[19]
data_a[20] => altsyncram_qo03:altsyncram1.data_a[20]
data_a[21] => altsyncram_qo03:altsyncram1.data_a[21]
data_a[22] => altsyncram_qo03:altsyncram1.data_a[22]
data_a[23] => altsyncram_qo03:altsyncram1.data_a[23]
data_a[24] => altsyncram_qo03:altsyncram1.data_a[24]
data_a[25] => altsyncram_qo03:altsyncram1.data_a[25]
data_a[26] => altsyncram_qo03:altsyncram1.data_a[26]
data_a[27] => altsyncram_qo03:altsyncram1.data_a[27]
data_a[28] => altsyncram_qo03:altsyncram1.data_a[28]
data_a[29] => altsyncram_qo03:altsyncram1.data_a[29]
data_a[30] => altsyncram_qo03:altsyncram1.data_a[30]
data_a[31] => altsyncram_qo03:altsyncram1.data_a[31]
q_a[0] <= altsyncram_qo03:altsyncram1.q_a[0]
q_a[1] <= altsyncram_qo03:altsyncram1.q_a[1]
q_a[2] <= altsyncram_qo03:altsyncram1.q_a[2]
q_a[3] <= altsyncram_qo03:altsyncram1.q_a[3]
q_a[4] <= altsyncram_qo03:altsyncram1.q_a[4]
q_a[5] <= altsyncram_qo03:altsyncram1.q_a[5]
q_a[6] <= altsyncram_qo03:altsyncram1.q_a[6]
q_a[7] <= altsyncram_qo03:altsyncram1.q_a[7]
q_a[8] <= altsyncram_qo03:altsyncram1.q_a[8]
q_a[9] <= altsyncram_qo03:altsyncram1.q_a[9]
q_a[10] <= altsyncram_qo03:altsyncram1.q_a[10]
q_a[11] <= altsyncram_qo03:altsyncram1.q_a[11]
q_a[12] <= altsyncram_qo03:altsyncram1.q_a[12]
q_a[13] <= altsyncram_qo03:altsyncram1.q_a[13]
q_a[14] <= altsyncram_qo03:altsyncram1.q_a[14]
q_a[15] <= altsyncram_qo03:altsyncram1.q_a[15]
q_a[16] <= altsyncram_qo03:altsyncram1.q_a[16]
q_a[17] <= altsyncram_qo03:altsyncram1.q_a[17]
q_a[18] <= altsyncram_qo03:altsyncram1.q_a[18]
q_a[19] <= altsyncram_qo03:altsyncram1.q_a[19]
q_a[20] <= altsyncram_qo03:altsyncram1.q_a[20]
q_a[21] <= altsyncram_qo03:altsyncram1.q_a[21]
q_a[22] <= altsyncram_qo03:altsyncram1.q_a[22]
q_a[23] <= altsyncram_qo03:altsyncram1.q_a[23]
q_a[24] <= altsyncram_qo03:altsyncram1.q_a[24]
q_a[25] <= altsyncram_qo03:altsyncram1.q_a[25]
q_a[26] <= altsyncram_qo03:altsyncram1.q_a[26]
q_a[27] <= altsyncram_qo03:altsyncram1.q_a[27]
q_a[28] <= altsyncram_qo03:altsyncram1.q_a[28]
q_a[29] <= altsyncram_qo03:altsyncram1.q_a[29]
q_a[30] <= altsyncram_qo03:altsyncram1.q_a[30]
q_a[31] <= altsyncram_qo03:altsyncram1.q_a[31]
wren_a => altsyncram_qo03:altsyncram1.wren_a


|de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_qt24:auto_generated|altsyncram_qo03:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_qt24:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_qt24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_qt24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_qt24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|instructionbusmux:instr_mux
d_rd => process_0.IN1
dcsel[0] => Equal0.IN1
dcsel[1] => Equal0.IN0
daddress[0] => address.DATAB
daddress[1] => address.DATAB
daddress[2] => address.DATAB
daddress[3] => address.DATAB
daddress[4] => address.DATAB
daddress[5] => address.DATAB
daddress[6] => address.DATAB
daddress[7] => address.DATAB
daddress[8] => address.DATAB
daddress[9] => address.DATAB
daddress[10] => ~NO_FANOUT~
daddress[11] => ~NO_FANOUT~
daddress[12] => ~NO_FANOUT~
daddress[13] => ~NO_FANOUT~
daddress[14] => ~NO_FANOUT~
daddress[15] => ~NO_FANOUT~
daddress[16] => ~NO_FANOUT~
daddress[17] => ~NO_FANOUT~
daddress[18] => ~NO_FANOUT~
daddress[19] => ~NO_FANOUT~
daddress[20] => ~NO_FANOUT~
daddress[21] => ~NO_FANOUT~
daddress[22] => ~NO_FANOUT~
daddress[23] => ~NO_FANOUT~
daddress[24] => ~NO_FANOUT~
daddress[25] => ~NO_FANOUT~
daddress[26] => ~NO_FANOUT~
daddress[27] => ~NO_FANOUT~
daddress[28] => ~NO_FANOUT~
daddress[29] => ~NO_FANOUT~
daddress[30] => ~NO_FANOUT~
daddress[31] => ~NO_FANOUT~
iaddress[0] => address.DATAA
iaddress[1] => address.DATAA
iaddress[2] => address.DATAA
iaddress[3] => address.DATAA
iaddress[4] => address.DATAA
iaddress[5] => address.DATAA
iaddress[6] => address.DATAA
iaddress[7] => address.DATAA
iaddress[8] => address.DATAA
iaddress[9] => address.DATAA
iaddress[10] => ~NO_FANOUT~
iaddress[11] => ~NO_FANOUT~
iaddress[12] => ~NO_FANOUT~
iaddress[13] => ~NO_FANOUT~
iaddress[14] => ~NO_FANOUT~
iaddress[15] => ~NO_FANOUT~
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|dmemory:dmem
rst => state~3.DATAIN
clk => ram_block~42.CLK
clk => ram_block~0.CLK
clk => ram_block~1.CLK
clk => ram_block~2.CLK
clk => ram_block~3.CLK
clk => ram_block~4.CLK
clk => ram_block~5.CLK
clk => ram_block~6.CLK
clk => ram_block~7.CLK
clk => ram_block~8.CLK
clk => ram_block~9.CLK
clk => ram_block~10.CLK
clk => ram_block~11.CLK
clk => ram_block~12.CLK
clk => ram_block~13.CLK
clk => ram_block~14.CLK
clk => ram_block~15.CLK
clk => ram_block~16.CLK
clk => ram_block~17.CLK
clk => ram_block~18.CLK
clk => ram_block~19.CLK
clk => ram_block~20.CLK
clk => ram_block~21.CLK
clk => ram_block~22.CLK
clk => ram_block~23.CLK
clk => ram_block~24.CLK
clk => ram_block~25.CLK
clk => ram_block~26.CLK
clk => ram_block~27.CLK
clk => ram_block~28.CLK
clk => ram_block~29.CLK
clk => ram_block~30.CLK
clk => ram_block~31.CLK
clk => ram_block~32.CLK
clk => ram_block~33.CLK
clk => ram_block~34.CLK
clk => ram_block~35.CLK
clk => ram_block~36.CLK
clk => ram_block~37.CLK
clk => ram_block~38.CLK
clk => ram_block~39.CLK
clk => ram_block~40.CLK
clk => ram_block~41.CLK
clk => read_address_reg[0].CLK
clk => read_address_reg[1].CLK
clk => read_address_reg[2].CLK
clk => read_address_reg[3].CLK
clk => read_address_reg[4].CLK
clk => read_address_reg[5].CLK
clk => read_address_reg[6].CLK
clk => read_address_reg[7].CLK
clk => read_address_reg[8].CLK
clk => read_address_reg[9].CLK
clk => dmask_reg[0].CLK
clk => dmask_reg[1].CLK
clk => dmask_reg[2].CLK
clk => dmask_reg[3].CLK
clk => signal_ext_reg.CLK
clk => state~1.DATAIN
clk => ram_block.CLK0
data[0] => Selector7.IN4
data[0] => Selector15.IN4
data[0] => Selector23.IN3
data[0] => fsm_data[0].DATAB
data[1] => Selector6.IN4
data[1] => Selector14.IN4
data[1] => Selector22.IN3
data[1] => fsm_data[1].DATAB
data[2] => Selector5.IN4
data[2] => Selector13.IN4
data[2] => Selector21.IN3
data[2] => fsm_data[2].DATAB
data[3] => Selector4.IN4
data[3] => Selector12.IN4
data[3] => Selector20.IN3
data[3] => fsm_data[3].DATAB
data[4] => Selector3.IN4
data[4] => Selector11.IN4
data[4] => Selector19.IN3
data[4] => fsm_data[4].DATAB
data[5] => Selector2.IN4
data[5] => Selector10.IN4
data[5] => Selector18.IN3
data[5] => fsm_data[5].DATAB
data[6] => Selector1.IN4
data[6] => Selector9.IN4
data[6] => Selector17.IN3
data[6] => fsm_data[6].DATAB
data[7] => Selector0.IN4
data[7] => Selector8.IN4
data[7] => Selector16.IN3
data[7] => fsm_data[7].DATAB
data[8] => Selector7.IN3
data[8] => Selector23.IN2
data[9] => Selector6.IN3
data[9] => Selector22.IN2
data[10] => Selector5.IN3
data[10] => Selector21.IN2
data[11] => Selector4.IN3
data[11] => Selector20.IN2
data[12] => Selector3.IN3
data[12] => Selector19.IN2
data[13] => Selector2.IN3
data[13] => Selector18.IN2
data[14] => Selector1.IN3
data[14] => Selector17.IN2
data[15] => Selector0.IN3
data[15] => Selector16.IN2
data[16] => Selector15.IN3
data[17] => Selector14.IN3
data[18] => Selector13.IN3
data[19] => Selector12.IN3
data[20] => Selector11.IN3
data[21] => Selector10.IN3
data[22] => Selector9.IN3
data[23] => Selector8.IN3
data[24] => Selector7.IN2
data[25] => Selector6.IN2
data[26] => Selector5.IN2
data[27] => Selector4.IN2
data[28] => Selector3.IN2
data[29] => Selector2.IN2
data[30] => Selector1.IN2
data[31] => Selector0.IN2
address[0] => ram_block~9.DATAIN
address[0] => read_address_reg[0].DATAIN
address[0] => ram_block.WADDR
address[1] => ram_block~8.DATAIN
address[1] => read_address_reg[1].DATAIN
address[1] => ram_block.WADDR1
address[2] => ram_block~7.DATAIN
address[2] => read_address_reg[2].DATAIN
address[2] => ram_block.WADDR2
address[3] => ram_block~6.DATAIN
address[3] => read_address_reg[3].DATAIN
address[3] => ram_block.WADDR3
address[4] => ram_block~5.DATAIN
address[4] => read_address_reg[4].DATAIN
address[4] => ram_block.WADDR4
address[5] => ram_block~4.DATAIN
address[5] => read_address_reg[5].DATAIN
address[5] => ram_block.WADDR5
address[6] => ram_block~3.DATAIN
address[6] => read_address_reg[6].DATAIN
address[6] => ram_block.WADDR6
address[7] => ram_block~2.DATAIN
address[7] => read_address_reg[7].DATAIN
address[7] => ram_block.WADDR7
address[8] => ram_block~1.DATAIN
address[8] => read_address_reg[8].DATAIN
address[8] => ram_block.WADDR8
address[9] => ram_block~0.DATAIN
address[9] => read_address_reg[9].DATAIN
address[9] => ram_block.WADDR9
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
we => fsm_state_write.IN0
csel => fsm_state_write.IN1
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
dmask[0] => Mux0.IN10
dmask[0] => Mux1.IN10
dmask[0] => Mux2.IN10
dmask[0] => Mux3.IN10
dmask[0] => Mux4.IN10
dmask[0] => Mux5.IN10
dmask[0] => Mux6.IN10
dmask[0] => Mux7.IN10
dmask[0] => dmask_reg[0].DATAIN
dmask[1] => Mux0.IN9
dmask[1] => Mux1.IN9
dmask[1] => Mux2.IN9
dmask[1] => Mux3.IN9
dmask[1] => Mux4.IN9
dmask[1] => Mux5.IN9
dmask[1] => Mux6.IN9
dmask[1] => Mux7.IN9
dmask[1] => dmask_reg[1].DATAIN
dmask[2] => Mux0.IN8
dmask[2] => Mux1.IN8
dmask[2] => Mux2.IN8
dmask[2] => Mux3.IN8
dmask[2] => Mux4.IN8
dmask[2] => Mux5.IN8
dmask[2] => Mux6.IN8
dmask[2] => Mux7.IN8
dmask[2] => dmask_reg[2].DATAIN
dmask[3] => Mux0.IN7
dmask[3] => Mux1.IN7
dmask[3] => Mux2.IN7
dmask[3] => Mux3.IN7
dmask[3] => Mux4.IN7
dmask[3] => Mux5.IN7
dmask[3] => Mux6.IN7
dmask[3] => Mux7.IN7
dmask[3] => dmask_reg[3].DATAIN
signal_ext => signal_ext_reg.DATAIN
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|databusmux:datamux
dcsel[0] => Mux0.IN1
dcsel[0] => Mux1.IN1
dcsel[0] => Mux2.IN1
dcsel[0] => Mux3.IN1
dcsel[0] => Mux4.IN1
dcsel[0] => Mux5.IN1
dcsel[0] => Mux6.IN1
dcsel[0] => Mux7.IN1
dcsel[0] => Mux8.IN1
dcsel[0] => Mux9.IN1
dcsel[0] => Mux10.IN1
dcsel[0] => Mux11.IN1
dcsel[0] => Mux12.IN1
dcsel[0] => Mux13.IN1
dcsel[0] => Mux14.IN1
dcsel[0] => Mux15.IN1
dcsel[0] => Mux16.IN1
dcsel[0] => Mux17.IN1
dcsel[0] => Mux18.IN1
dcsel[0] => Mux19.IN1
dcsel[0] => Mux20.IN1
dcsel[0] => Mux21.IN1
dcsel[0] => Mux22.IN1
dcsel[0] => Mux23.IN1
dcsel[0] => Mux24.IN1
dcsel[0] => Mux25.IN1
dcsel[0] => Mux26.IN1
dcsel[0] => Mux27.IN1
dcsel[0] => Mux28.IN1
dcsel[0] => Mux29.IN1
dcsel[0] => Mux30.IN1
dcsel[0] => Mux31.IN1
dcsel[1] => Mux0.IN0
dcsel[1] => Mux1.IN0
dcsel[1] => Mux2.IN0
dcsel[1] => Mux3.IN0
dcsel[1] => Mux4.IN0
dcsel[1] => Mux5.IN0
dcsel[1] => Mux6.IN0
dcsel[1] => Mux7.IN0
dcsel[1] => Mux8.IN0
dcsel[1] => Mux9.IN0
dcsel[1] => Mux10.IN0
dcsel[1] => Mux11.IN0
dcsel[1] => Mux12.IN0
dcsel[1] => Mux13.IN0
dcsel[1] => Mux14.IN0
dcsel[1] => Mux15.IN0
dcsel[1] => Mux16.IN0
dcsel[1] => Mux17.IN0
dcsel[1] => Mux18.IN0
dcsel[1] => Mux19.IN0
dcsel[1] => Mux20.IN0
dcsel[1] => Mux21.IN0
dcsel[1] => Mux22.IN0
dcsel[1] => Mux23.IN0
dcsel[1] => Mux24.IN0
dcsel[1] => Mux25.IN0
dcsel[1] => Mux26.IN0
dcsel[1] => Mux27.IN0
dcsel[1] => Mux28.IN0
dcsel[1] => Mux29.IN0
dcsel[1] => Mux30.IN0
dcsel[1] => Mux31.IN0
idata[0] => Mux31.IN2
idata[1] => Mux30.IN2
idata[2] => Mux29.IN2
idata[3] => Mux28.IN2
idata[4] => Mux27.IN2
idata[5] => Mux26.IN2
idata[6] => Mux25.IN2
idata[7] => Mux24.IN2
idata[8] => Mux23.IN2
idata[9] => Mux22.IN2
idata[10] => Mux21.IN2
idata[11] => Mux20.IN2
idata[12] => Mux19.IN2
idata[13] => Mux18.IN2
idata[14] => Mux17.IN2
idata[15] => Mux16.IN2
idata[16] => Mux15.IN2
idata[17] => Mux14.IN2
idata[18] => Mux13.IN2
idata[19] => Mux12.IN2
idata[20] => Mux11.IN2
idata[21] => Mux10.IN2
idata[22] => Mux9.IN2
idata[23] => Mux8.IN2
idata[24] => Mux7.IN2
idata[25] => Mux6.IN2
idata[26] => Mux5.IN2
idata[27] => Mux4.IN2
idata[28] => Mux3.IN2
idata[29] => Mux2.IN2
idata[30] => Mux1.IN2
idata[31] => Mux0.IN2
ddata_r_mem[0] => Mux31.IN3
ddata_r_mem[1] => Mux30.IN3
ddata_r_mem[2] => Mux29.IN3
ddata_r_mem[3] => Mux28.IN3
ddata_r_mem[4] => Mux27.IN3
ddata_r_mem[5] => Mux26.IN3
ddata_r_mem[6] => Mux25.IN3
ddata_r_mem[7] => Mux24.IN3
ddata_r_mem[8] => Mux23.IN3
ddata_r_mem[9] => Mux22.IN3
ddata_r_mem[10] => Mux21.IN3
ddata_r_mem[11] => Mux20.IN3
ddata_r_mem[12] => Mux19.IN3
ddata_r_mem[13] => Mux18.IN3
ddata_r_mem[14] => Mux17.IN3
ddata_r_mem[15] => Mux16.IN3
ddata_r_mem[16] => Mux15.IN3
ddata_r_mem[17] => Mux14.IN3
ddata_r_mem[18] => Mux13.IN3
ddata_r_mem[19] => Mux12.IN3
ddata_r_mem[20] => Mux11.IN3
ddata_r_mem[21] => Mux10.IN3
ddata_r_mem[22] => Mux9.IN3
ddata_r_mem[23] => Mux8.IN3
ddata_r_mem[24] => Mux7.IN3
ddata_r_mem[25] => Mux6.IN3
ddata_r_mem[26] => Mux5.IN3
ddata_r_mem[27] => Mux4.IN3
ddata_r_mem[28] => Mux3.IN3
ddata_r_mem[29] => Mux2.IN3
ddata_r_mem[30] => Mux1.IN3
ddata_r_mem[31] => Mux0.IN3
ddata_r_periph[0] => Mux31.IN4
ddata_r_periph[1] => Mux30.IN4
ddata_r_periph[2] => Mux29.IN4
ddata_r_periph[3] => Mux28.IN4
ddata_r_periph[4] => Mux27.IN4
ddata_r_periph[5] => Mux26.IN4
ddata_r_periph[6] => Mux25.IN4
ddata_r_periph[7] => Mux24.IN4
ddata_r_periph[8] => Mux23.IN4
ddata_r_periph[9] => Mux22.IN4
ddata_r_periph[10] => Mux21.IN4
ddata_r_periph[11] => Mux20.IN4
ddata_r_periph[12] => Mux19.IN4
ddata_r_periph[13] => Mux18.IN4
ddata_r_periph[14] => Mux17.IN4
ddata_r_periph[15] => Mux16.IN4
ddata_r_periph[16] => Mux15.IN4
ddata_r_periph[17] => Mux14.IN4
ddata_r_periph[18] => Mux13.IN4
ddata_r_periph[19] => Mux12.IN4
ddata_r_periph[20] => Mux11.IN4
ddata_r_periph[21] => Mux10.IN4
ddata_r_periph[22] => Mux9.IN4
ddata_r_periph[23] => Mux8.IN4
ddata_r_periph[24] => Mux7.IN4
ddata_r_periph[25] => Mux6.IN4
ddata_r_periph[26] => Mux5.IN4
ddata_r_periph[27] => Mux4.IN4
ddata_r_periph[28] => Mux3.IN4
ddata_r_periph[29] => Mux2.IN4
ddata_r_periph[30] => Mux1.IN4
ddata_r_periph[31] => Mux0.IN4
ddata_r_sdram[0] => Mux31.IN5
ddata_r_sdram[1] => Mux30.IN5
ddata_r_sdram[2] => Mux29.IN5
ddata_r_sdram[3] => Mux28.IN5
ddata_r_sdram[4] => Mux27.IN5
ddata_r_sdram[5] => Mux26.IN5
ddata_r_sdram[6] => Mux25.IN5
ddata_r_sdram[7] => Mux24.IN5
ddata_r_sdram[8] => Mux23.IN5
ddata_r_sdram[9] => Mux22.IN5
ddata_r_sdram[10] => Mux21.IN5
ddata_r_sdram[11] => Mux20.IN5
ddata_r_sdram[12] => Mux19.IN5
ddata_r_sdram[13] => Mux18.IN5
ddata_r_sdram[14] => Mux17.IN5
ddata_r_sdram[15] => Mux16.IN5
ddata_r_sdram[16] => Mux15.IN5
ddata_r_sdram[17] => Mux14.IN5
ddata_r_sdram[18] => Mux13.IN5
ddata_r_sdram[19] => Mux12.IN5
ddata_r_sdram[20] => Mux11.IN5
ddata_r_sdram[21] => Mux10.IN5
ddata_r_sdram[22] => Mux9.IN5
ddata_r_sdram[23] => Mux8.IN5
ddata_r_sdram[24] => Mux7.IN5
ddata_r_sdram[25] => Mux6.IN5
ddata_r_sdram[26] => Mux5.IN5
ddata_r_sdram[27] => Mux4.IN5
ddata_r_sdram[28] => Mux3.IN5
ddata_r_sdram[29] => Mux2.IN5
ddata_r_sdram[30] => Mux1.IN5
ddata_r_sdram[31] => Mux0.IN5
ddata_r[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|core:myRiscv
clk => csr:ins_csr.clk
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => pc[16].CLK
clk => pc[17].CLK
clk => pc[18].CLK
clk => pc[19].CLK
clk => pc[20].CLK
clk => pc[21].CLK
clk => pc[22].CLK
clk => pc[23].CLK
clk => pc[24].CLK
clk => pc[25].CLK
clk => pc[26].CLK
clk => pc[27].CLK
clk => pc[28].CLK
clk => pc[29].CLK
clk => pc[30].CLK
clk => pc[31].CLK
clk => mretpc[0].CLK
clk => mretpc[1].CLK
clk => mretpc[2].CLK
clk => mretpc[3].CLK
clk => mretpc[4].CLK
clk => mretpc[5].CLK
clk => mretpc[6].CLK
clk => mretpc[7].CLK
clk => mretpc[8].CLK
clk => mretpc[9].CLK
clk => mretpc[10].CLK
clk => mretpc[11].CLK
clk => mretpc[12].CLK
clk => mretpc[13].CLK
clk => mretpc[14].CLK
clk => mretpc[15].CLK
clk => mretpc[16].CLK
clk => mretpc[17].CLK
clk => mretpc[18].CLK
clk => mretpc[19].CLK
clk => mretpc[20].CLK
clk => mretpc[21].CLK
clk => mretpc[22].CLK
clk => mretpc[23].CLK
clk => mretpc[24].CLK
clk => mretpc[25].CLK
clk => mretpc[26].CLK
clk => mretpc[27].CLK
clk => mretpc[28].CLK
clk => mretpc[29].CLK
clk => mretpc[30].CLK
clk => mretpc[31].CLK
clk => \pc_blk:pc_proc:pc_holder[0].CLK
clk => \pc_blk:pc_proc:pc_holder[1].CLK
clk => \pc_blk:pc_proc:pc_holder[2].CLK
clk => \pc_blk:pc_proc:pc_holder[3].CLK
clk => \pc_blk:pc_proc:pc_holder[4].CLK
clk => \pc_blk:pc_proc:pc_holder[5].CLK
clk => \pc_blk:pc_proc:pc_holder[6].CLK
clk => \pc_blk:pc_proc:pc_holder[7].CLK
clk => \pc_blk:pc_proc:pc_holder[8].CLK
clk => \pc_blk:pc_proc:pc_holder[9].CLK
clk => \pc_blk:pc_proc:pc_holder[10].CLK
clk => \pc_blk:pc_proc:pc_holder[11].CLK
clk => \pc_blk:pc_proc:pc_holder[12].CLK
clk => \pc_blk:pc_proc:pc_holder[13].CLK
clk => \pc_blk:pc_proc:pc_holder[14].CLK
clk => \pc_blk:pc_proc:pc_holder[15].CLK
clk => \pc_blk:pc_proc:pc_holder[16].CLK
clk => \pc_blk:pc_proc:pc_holder[17].CLK
clk => \pc_blk:pc_proc:pc_holder[18].CLK
clk => \pc_blk:pc_proc:pc_holder[19].CLK
clk => \pc_blk:pc_proc:pc_holder[20].CLK
clk => \pc_blk:pc_proc:pc_holder[21].CLK
clk => \pc_blk:pc_proc:pc_holder[22].CLK
clk => \pc_blk:pc_proc:pc_holder[23].CLK
clk => \pc_blk:pc_proc:pc_holder[24].CLK
clk => \pc_blk:pc_proc:pc_holder[25].CLK
clk => \pc_blk:pc_proc:pc_holder[26].CLK
clk => \pc_blk:pc_proc:pc_holder[27].CLK
clk => \pc_blk:pc_proc:pc_holder[28].CLK
clk => \pc_blk:pc_proc:pc_holder[29].CLK
clk => \pc_blk:pc_proc:pc_holder[30].CLK
clk => \pc_blk:pc_proc:pc_holder[31].CLK
clk => iregister:ins_register.clk
clk => register_file:registers.clk
clk => decoder:decoder0.clk
rst => csr:ins_csr.rst
rst => mretpc[0].ACLR
rst => mretpc[1].ACLR
rst => mretpc[2].ACLR
rst => mretpc[3].ACLR
rst => mretpc[4].ACLR
rst => mretpc[5].ACLR
rst => mretpc[6].ACLR
rst => mretpc[7].ACLR
rst => mretpc[8].ACLR
rst => mretpc[9].ACLR
rst => mretpc[10].ACLR
rst => mretpc[11].ACLR
rst => mretpc[12].ACLR
rst => mretpc[13].ACLR
rst => mretpc[14].ACLR
rst => mretpc[15].ACLR
rst => mretpc[16].ACLR
rst => mretpc[17].ACLR
rst => mretpc[18].ACLR
rst => mretpc[19].ACLR
rst => mretpc[20].ACLR
rst => mretpc[21].ACLR
rst => mretpc[22].ACLR
rst => mretpc[23].ACLR
rst => mretpc[24].ACLR
rst => mretpc[25].ACLR
rst => mretpc[26].ACLR
rst => mretpc[27].ACLR
rst => mretpc[28].ACLR
rst => mretpc[29].ACLR
rst => mretpc[30].ACLR
rst => mretpc[31].ACLR
rst => \pc_blk:pc_proc:pc_holder[0].ACLR
rst => \pc_blk:pc_proc:pc_holder[1].ACLR
rst => \pc_blk:pc_proc:pc_holder[2].ACLR
rst => \pc_blk:pc_proc:pc_holder[3].ACLR
rst => \pc_blk:pc_proc:pc_holder[4].ACLR
rst => \pc_blk:pc_proc:pc_holder[5].ACLR
rst => \pc_blk:pc_proc:pc_holder[6].ACLR
rst => \pc_blk:pc_proc:pc_holder[7].ACLR
rst => \pc_blk:pc_proc:pc_holder[8].ACLR
rst => \pc_blk:pc_proc:pc_holder[9].ACLR
rst => \pc_blk:pc_proc:pc_holder[10].ACLR
rst => \pc_blk:pc_proc:pc_holder[11].ACLR
rst => \pc_blk:pc_proc:pc_holder[12].ACLR
rst => \pc_blk:pc_proc:pc_holder[13].ACLR
rst => \pc_blk:pc_proc:pc_holder[14].ACLR
rst => \pc_blk:pc_proc:pc_holder[15].ACLR
rst => \pc_blk:pc_proc:pc_holder[16].ACLR
rst => \pc_blk:pc_proc:pc_holder[17].ACLR
rst => \pc_blk:pc_proc:pc_holder[18].ACLR
rst => \pc_blk:pc_proc:pc_holder[19].ACLR
rst => \pc_blk:pc_proc:pc_holder[20].ACLR
rst => \pc_blk:pc_proc:pc_holder[21].ACLR
rst => \pc_blk:pc_proc:pc_holder[22].ACLR
rst => \pc_blk:pc_proc:pc_holder[23].ACLR
rst => \pc_blk:pc_proc:pc_holder[24].ACLR
rst => \pc_blk:pc_proc:pc_holder[25].ACLR
rst => \pc_blk:pc_proc:pc_holder[26].ACLR
rst => \pc_blk:pc_proc:pc_holder[27].ACLR
rst => \pc_blk:pc_proc:pc_holder[28].ACLR
rst => \pc_blk:pc_proc:pc_holder[29].ACLR
rst => \pc_blk:pc_proc:pc_holder[30].ACLR
rst => \pc_blk:pc_proc:pc_holder[31].ACLR
rst => iregister:ins_register.rst
rst => register_file:registers.rst
rst => decoder:decoder0.rst
rst => m:M_0.rst
rst => pc[31].ENA
rst => pc[30].ENA
rst => pc[29].ENA
rst => pc[28].ENA
rst => pc[27].ENA
rst => pc[26].ENA
rst => pc[25].ENA
rst => pc[24].ENA
rst => pc[23].ENA
rst => pc[22].ENA
rst => pc[21].ENA
rst => pc[20].ENA
rst => pc[19].ENA
rst => pc[18].ENA
rst => pc[17].ENA
rst => pc[16].ENA
rst => pc[15].ENA
rst => pc[14].ENA
rst => pc[13].ENA
rst => pc[12].ENA
rst => pc[11].ENA
rst => pc[10].ENA
rst => pc[9].ENA
rst => pc[8].ENA
rst => pc[7].ENA
rst => pc[6].ENA
rst => pc[5].ENA
rst => pc[4].ENA
rst => pc[3].ENA
rst => pc[2].ENA
rst => pc[1].ENA
rst => pc[0].ENA
clk_32x => m:M_0.clk
iaddress[0] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
iaddress[1] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
iaddress[2] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
iaddress[3] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
iaddress[4] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
iaddress[5] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
iaddress[6] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
iaddress[7] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
iaddress[8] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
iaddress[9] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
iaddress[10] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
iaddress[11] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
iaddress[12] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
iaddress[13] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
iaddress[14] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
iaddress[15] <= <GND>
idata[0] => iregister:ins_register.data[0]
idata[1] => iregister:ins_register.data[1]
idata[2] => iregister:ins_register.data[2]
idata[3] => iregister:ins_register.data[3]
idata[4] => iregister:ins_register.data[4]
idata[5] => iregister:ins_register.data[5]
idata[6] => iregister:ins_register.data[6]
idata[7] => iregister:ins_register.data[7]
idata[8] => iregister:ins_register.data[8]
idata[9] => iregister:ins_register.data[9]
idata[10] => iregister:ins_register.data[10]
idata[11] => iregister:ins_register.data[11]
idata[12] => iregister:ins_register.data[12]
idata[13] => iregister:ins_register.data[13]
idata[14] => iregister:ins_register.data[14]
idata[15] => iregister:ins_register.data[15]
idata[16] => iregister:ins_register.data[16]
idata[17] => iregister:ins_register.data[17]
idata[18] => iregister:ins_register.data[18]
idata[19] => iregister:ins_register.data[19]
idata[20] => iregister:ins_register.data[20]
idata[21] => iregister:ins_register.data[21]
idata[22] => iregister:ins_register.data[22]
idata[23] => iregister:ins_register.data[23]
idata[24] => iregister:ins_register.data[24]
idata[25] => iregister:ins_register.data[25]
idata[26] => iregister:ins_register.data[26]
idata[27] => iregister:ins_register.data[27]
idata[28] => iregister:ins_register.data[28]
idata[29] => iregister:ins_register.data[29]
idata[30] => iregister:ins_register.data[30]
idata[31] => iregister:ins_register.data[31]
daddress[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[13] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[14] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[15] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[16] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[17] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[18] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[19] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[20] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[21] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[22] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[23] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[24] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[25] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[26] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[27] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[28] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[29] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[30] <= <GND>
daddress[31] <= <GND>
ddata_r[0] => Mux64.IN0
ddata_r[1] => Mux63.IN0
ddata_r[2] => Mux62.IN0
ddata_r[3] => Mux61.IN0
ddata_r[4] => Mux60.IN0
ddata_r[5] => Mux59.IN0
ddata_r[6] => Mux58.IN0
ddata_r[7] => Mux57.IN0
ddata_r[8] => Mux56.IN0
ddata_r[9] => Mux55.IN0
ddata_r[10] => Mux54.IN0
ddata_r[11] => Mux53.IN0
ddata_r[12] => Mux52.IN0
ddata_r[13] => Mux51.IN0
ddata_r[14] => Mux50.IN0
ddata_r[15] => Mux49.IN0
ddata_r[16] => Mux48.IN0
ddata_r[17] => Mux47.IN0
ddata_r[18] => Mux46.IN0
ddata_r[19] => Mux45.IN0
ddata_r[20] => Mux44.IN0
ddata_r[21] => Mux43.IN0
ddata_r[22] => Mux42.IN0
ddata_r[23] => Mux41.IN0
ddata_r[24] => Mux40.IN0
ddata_r[25] => Mux39.IN0
ddata_r[26] => Mux38.IN0
ddata_r[27] => Mux37.IN0
ddata_r[28] => Mux36.IN0
ddata_r[29] => Mux35.IN0
ddata_r[30] => Mux34.IN0
ddata_r[31] => Mux33.IN0
ddata_w[0] <= register_file:registers.r2_data[0]
ddata_w[1] <= register_file:registers.r2_data[1]
ddata_w[2] <= register_file:registers.r2_data[2]
ddata_w[3] <= register_file:registers.r2_data[3]
ddata_w[4] <= register_file:registers.r2_data[4]
ddata_w[5] <= register_file:registers.r2_data[5]
ddata_w[6] <= register_file:registers.r2_data[6]
ddata_w[7] <= register_file:registers.r2_data[7]
ddata_w[8] <= register_file:registers.r2_data[8]
ddata_w[9] <= register_file:registers.r2_data[9]
ddata_w[10] <= register_file:registers.r2_data[10]
ddata_w[11] <= register_file:registers.r2_data[11]
ddata_w[12] <= register_file:registers.r2_data[12]
ddata_w[13] <= register_file:registers.r2_data[13]
ddata_w[14] <= register_file:registers.r2_data[14]
ddata_w[15] <= register_file:registers.r2_data[15]
ddata_w[16] <= register_file:registers.r2_data[16]
ddata_w[17] <= register_file:registers.r2_data[17]
ddata_w[18] <= register_file:registers.r2_data[18]
ddata_w[19] <= register_file:registers.r2_data[19]
ddata_w[20] <= register_file:registers.r2_data[20]
ddata_w[21] <= register_file:registers.r2_data[21]
ddata_w[22] <= register_file:registers.r2_data[22]
ddata_w[23] <= register_file:registers.r2_data[23]
ddata_w[24] <= register_file:registers.r2_data[24]
ddata_w[25] <= register_file:registers.r2_data[25]
ddata_w[26] <= register_file:registers.r2_data[26]
ddata_w[27] <= register_file:registers.r2_data[27]
ddata_w[28] <= register_file:registers.r2_data[28]
ddata_w[29] <= register_file:registers.r2_data[29]
ddata_w[30] <= register_file:registers.r2_data[30]
ddata_w[31] <= register_file:registers.r2_data[31]
d_we <= decoder:decoder0.dmemory.write
d_rd <= decoder:decoder0.dmemory.read
d_sig <= decoder:decoder0.dmemory.signal_ext
dcsel[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
dcsel[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
dmask[0] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
dmask[1] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
dmask[2] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
dmask[3] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
interrupts[0] => csr:ins_csr.interrupts[0]
interrupts[1] => csr:ins_csr.interrupts[1]
interrupts[2] => csr:ins_csr.interrupts[2]
interrupts[3] => csr:ins_csr.interrupts[3]
interrupts[4] => csr:ins_csr.interrupts[4]
interrupts[5] => csr:ins_csr.interrupts[5]
interrupts[6] => csr:ins_csr.interrupts[6]
interrupts[7] => csr:ins_csr.interrupts[7]
interrupts[8] => csr:ins_csr.interrupts[8]
interrupts[9] => csr:ins_csr.interrupts[9]
interrupts[10] => csr:ins_csr.interrupts[10]
interrupts[11] => csr:ins_csr.interrupts[11]
interrupts[12] => csr:ins_csr.interrupts[12]
interrupts[13] => csr:ins_csr.interrupts[13]
interrupts[14] => csr:ins_csr.interrupts[14]
interrupts[15] => csr:ins_csr.interrupts[15]
interrupts[16] => csr:ins_csr.interrupts[16]
interrupts[17] => csr:ins_csr.interrupts[17]
interrupts[18] => csr:ins_csr.interrupts[18]
interrupts[19] => csr:ins_csr.interrupts[19]
interrupts[20] => csr:ins_csr.interrupts[20]
interrupts[21] => csr:ins_csr.interrupts[21]
interrupts[22] => csr:ins_csr.interrupts[22]
interrupts[23] => csr:ins_csr.interrupts[23]
interrupts[24] => csr:ins_csr.interrupts[24]
interrupts[25] => csr:ins_csr.interrupts[25]
interrupts[26] => csr:ins_csr.interrupts[26]
interrupts[27] => csr:ins_csr.interrupts[27]
interrupts[28] => csr:ins_csr.interrupts[28]
interrupts[29] => csr:ins_csr.interrupts[29]
interrupts[30] => csr:ins_csr.interrupts[30]
interrupts[31] => csr:ins_csr.interrupts[31]
state.error <= decoder:decoder0.cpu_state.error
state.halted <= decoder:decoder0.cpu_state.halted


|de0_lite|core:myRiscv|csr:ins_csr
clk => mreg[0][0].CLK
clk => mreg[0][1].CLK
clk => mreg[0][2].CLK
clk => mreg[0][3].CLK
clk => mreg[0][4].CLK
clk => mreg[0][5].CLK
clk => mreg[0][6].CLK
clk => mreg[0][7].CLK
clk => mreg[0][8].CLK
clk => mreg[0][9].CLK
clk => mreg[0][10].CLK
clk => mreg[0][11].CLK
clk => mreg[0][12].CLK
clk => mreg[0][13].CLK
clk => mreg[0][14].CLK
clk => mreg[0][15].CLK
clk => mreg[0][16].CLK
clk => mreg[0][17].CLK
clk => mreg[0][18].CLK
clk => mreg[0][19].CLK
clk => mreg[0][20].CLK
clk => mreg[0][21].CLK
clk => mreg[0][22].CLK
clk => mreg[0][23].CLK
clk => mreg[0][24].CLK
clk => mreg[0][25].CLK
clk => mreg[0][26].CLK
clk => mreg[0][27].CLK
clk => mreg[0][28].CLK
clk => mreg[0][29].CLK
clk => mreg[0][30].CLK
clk => mreg[0][31].CLK
clk => mreg[1][0].CLK
clk => mreg[1][1].CLK
clk => mreg[1][2].CLK
clk => mreg[1][3].CLK
clk => mreg[1][4].CLK
clk => mreg[1][5].CLK
clk => mreg[1][6].CLK
clk => mreg[1][7].CLK
clk => mreg[1][8].CLK
clk => mreg[1][9].CLK
clk => mreg[1][10].CLK
clk => mreg[1][11].CLK
clk => mreg[1][12].CLK
clk => mreg[1][13].CLK
clk => mreg[1][14].CLK
clk => mreg[1][15].CLK
clk => mreg[1][16].CLK
clk => mreg[1][17].CLK
clk => mreg[1][18].CLK
clk => mreg[1][19].CLK
clk => mreg[1][20].CLK
clk => mreg[1][21].CLK
clk => mreg[1][22].CLK
clk => mreg[1][23].CLK
clk => mreg[1][24].CLK
clk => mreg[1][25].CLK
clk => mreg[1][26].CLK
clk => mreg[1][27].CLK
clk => mreg[1][28].CLK
clk => mreg[1][29].CLK
clk => mreg[1][30].CLK
clk => mreg[1][31].CLK
clk => mreg[2][0].CLK
clk => mreg[2][1].CLK
clk => mreg[2][2].CLK
clk => mreg[2][3].CLK
clk => mreg[2][4].CLK
clk => mreg[2][5].CLK
clk => mreg[2][6].CLK
clk => mreg[2][7].CLK
clk => mreg[2][8].CLK
clk => mreg[2][9].CLK
clk => mreg[2][10].CLK
clk => mreg[2][11].CLK
clk => mreg[2][12].CLK
clk => mreg[2][13].CLK
clk => mreg[2][14].CLK
clk => mreg[2][15].CLK
clk => mreg[2][16].CLK
clk => mreg[2][17].CLK
clk => mreg[2][18].CLK
clk => mreg[2][19].CLK
clk => mreg[2][20].CLK
clk => mreg[2][21].CLK
clk => mreg[2][22].CLK
clk => mreg[2][23].CLK
clk => mreg[2][24].CLK
clk => mreg[2][25].CLK
clk => mreg[2][26].CLK
clk => mreg[2][27].CLK
clk => mreg[2][28].CLK
clk => mreg[2][29].CLK
clk => mreg[2][30].CLK
clk => mreg[2][31].CLK
clk => mreg[3][0].CLK
clk => mreg[3][1].CLK
clk => mreg[3][2].CLK
clk => mreg[3][3].CLK
clk => mreg[3][4].CLK
clk => mreg[3][5].CLK
clk => mreg[3][6].CLK
clk => mreg[3][7].CLK
clk => mreg[3][8].CLK
clk => mreg[3][9].CLK
clk => mreg[3][10].CLK
clk => mreg[3][11].CLK
clk => mreg[3][12].CLK
clk => mreg[3][13].CLK
clk => mreg[3][14].CLK
clk => mreg[3][15].CLK
clk => mreg[3][16].CLK
clk => mreg[3][17].CLK
clk => mreg[3][18].CLK
clk => mreg[3][19].CLK
clk => mreg[3][20].CLK
clk => mreg[3][21].CLK
clk => mreg[3][22].CLK
clk => mreg[3][23].CLK
clk => mreg[3][24].CLK
clk => mreg[3][25].CLK
clk => mreg[3][26].CLK
clk => mreg[3][27].CLK
clk => mreg[3][28].CLK
clk => mreg[3][29].CLK
clk => mreg[3][30].CLK
clk => mreg[3][31].CLK
clk => mreg[4][0].CLK
clk => mreg[4][1].CLK
clk => mreg[4][2].CLK
clk => mreg[4][3].CLK
clk => mreg[4][4].CLK
clk => mreg[4][5].CLK
clk => mreg[4][6].CLK
clk => mreg[4][7].CLK
clk => mreg[4][8].CLK
clk => mreg[4][9].CLK
clk => mreg[4][10].CLK
clk => mreg[4][11].CLK
clk => mreg[4][12].CLK
clk => mreg[4][13].CLK
clk => mreg[4][14].CLK
clk => mreg[4][15].CLK
clk => mreg[4][16].CLK
clk => mreg[4][17].CLK
clk => mreg[4][18].CLK
clk => mreg[4][19].CLK
clk => mreg[4][20].CLK
clk => mreg[4][21].CLK
clk => mreg[4][22].CLK
clk => mreg[4][23].CLK
clk => mreg[4][24].CLK
clk => mreg[4][25].CLK
clk => mreg[4][26].CLK
clk => mreg[4][27].CLK
clk => mreg[4][28].CLK
clk => mreg[4][29].CLK
clk => mreg[4][30].CLK
clk => mreg[4][31].CLK
clk => mreg[5][0].CLK
clk => mreg[5][1].CLK
clk => mreg[5][2].CLK
clk => mreg[5][3].CLK
clk => mreg[5][4].CLK
clk => mreg[5][5].CLK
clk => mreg[5][6].CLK
clk => mreg[5][7].CLK
clk => mreg[5][8].CLK
clk => mreg[5][9].CLK
clk => mreg[5][10].CLK
clk => mreg[5][11].CLK
clk => mreg[5][12].CLK
clk => mreg[5][13].CLK
clk => mreg[5][14].CLK
clk => mreg[5][15].CLK
clk => mreg[5][16].CLK
clk => mreg[5][17].CLK
clk => mreg[5][18].CLK
clk => mreg[5][19].CLK
clk => mreg[5][20].CLK
clk => mreg[5][21].CLK
clk => mreg[5][22].CLK
clk => mreg[5][23].CLK
clk => mreg[5][24].CLK
clk => mreg[5][25].CLK
clk => mreg[5][26].CLK
clk => mreg[5][27].CLK
clk => mreg[5][28].CLK
clk => mreg[5][29].CLK
clk => mreg[5][30].CLK
clk => mreg[5][31].CLK
clk => mreg[6][0].CLK
clk => mreg[6][1].CLK
clk => mreg[6][2].CLK
clk => mreg[6][3].CLK
clk => mreg[6][4].CLK
clk => mreg[6][5].CLK
clk => mreg[6][6].CLK
clk => mreg[6][7].CLK
clk => mreg[6][8].CLK
clk => mreg[6][9].CLK
clk => mreg[6][10].CLK
clk => mreg[6][11].CLK
clk => mreg[6][12].CLK
clk => mreg[6][13].CLK
clk => mreg[6][14].CLK
clk => mreg[6][15].CLK
clk => mreg[6][16].CLK
clk => mreg[6][17].CLK
clk => mreg[6][18].CLK
clk => mreg[6][19].CLK
clk => mreg[6][20].CLK
clk => mreg[6][21].CLK
clk => mreg[6][22].CLK
clk => mreg[6][23].CLK
clk => mreg[6][24].CLK
clk => mreg[6][25].CLK
clk => mreg[6][26].CLK
clk => mreg[6][27].CLK
clk => mreg[6][28].CLK
clk => mreg[6][29].CLK
clk => mreg[6][30].CLK
clk => mreg[6][31].CLK
clk => mreg[7][0].CLK
clk => mreg[7][1].CLK
clk => mreg[7][2].CLK
clk => mreg[7][3].CLK
clk => mreg[7][4].CLK
clk => mreg[7][5].CLK
clk => mreg[7][6].CLK
clk => mreg[7][7].CLK
clk => mreg[7][8].CLK
clk => mreg[7][9].CLK
clk => mreg[7][10].CLK
clk => mreg[7][11].CLK
clk => mreg[7][12].CLK
clk => mreg[7][13].CLK
clk => mreg[7][14].CLK
clk => mreg[7][15].CLK
clk => mreg[7][16].CLK
clk => mreg[7][17].CLK
clk => mreg[7][18].CLK
clk => mreg[7][19].CLK
clk => mreg[7][20].CLK
clk => mreg[7][21].CLK
clk => mreg[7][22].CLK
clk => mreg[7][23].CLK
clk => mreg[7][24].CLK
clk => mreg[7][25].CLK
clk => mreg[7][26].CLK
clk => mreg[7][27].CLK
clk => mreg[7][28].CLK
clk => mreg[7][29].CLK
clk => mreg[7][30].CLK
clk => mreg[7][31].CLK
clk => csr_value[0]~reg0.CLK
clk => csr_value[1]~reg0.CLK
clk => csr_value[2]~reg0.CLK
clk => csr_value[3]~reg0.CLK
clk => csr_value[4]~reg0.CLK
clk => csr_value[5]~reg0.CLK
clk => csr_value[6]~reg0.CLK
clk => csr_value[7]~reg0.CLK
clk => csr_value[8]~reg0.CLK
clk => csr_value[9]~reg0.CLK
clk => csr_value[10]~reg0.CLK
clk => csr_value[11]~reg0.CLK
clk => csr_value[12]~reg0.CLK
clk => csr_value[13]~reg0.CLK
clk => csr_value[14]~reg0.CLK
clk => csr_value[15]~reg0.CLK
clk => csr_value[16]~reg0.CLK
clk => csr_value[17]~reg0.CLK
clk => csr_value[18]~reg0.CLK
clk => csr_value[19]~reg0.CLK
clk => csr_value[20]~reg0.CLK
clk => csr_value[21]~reg0.CLK
clk => csr_value[22]~reg0.CLK
clk => csr_value[23]~reg0.CLK
clk => csr_value[24]~reg0.CLK
clk => csr_value[25]~reg0.CLK
clk => csr_value[26]~reg0.CLK
clk => csr_value[27]~reg0.CLK
clk => csr_value[28]~reg0.CLK
clk => csr_value[29]~reg0.CLK
clk => csr_value[30]~reg0.CLK
clk => csr_value[31]~reg0.CLK
clk => load_mepc_reg.CLK
clk => mstatus_mask[0].CLK
clk => mstatus_mask[1].CLK
clk => mstatus_mask[2].CLK
clk => mstatus_mask[3].CLK
clk => mstatus_mask[4].CLK
clk => mstatus_mask[5].CLK
clk => mstatus_mask[6].CLK
clk => mstatus_mask[7].CLK
clk => mstatus_mask[8].CLK
clk => mstatus_mask[9].CLK
clk => mstatus_mask[10].CLK
clk => mstatus_mask[11].CLK
clk => mstatus_mask[12].CLK
clk => mstatus_mask[13].CLK
clk => mstatus_mask[14].CLK
clk => mstatus_mask[15].CLK
clk => mstatus_mask[16].CLK
clk => mstatus_mask[17].CLK
clk => mstatus_mask[18].CLK
clk => mstatus_mask[19].CLK
clk => mstatus_mask[20].CLK
clk => mstatus_mask[21].CLK
clk => mstatus_mask[22].CLK
clk => mstatus_mask[23].CLK
clk => mstatus_mask[24].CLK
clk => mstatus_mask[25].CLK
clk => mstatus_mask[26].CLK
clk => mstatus_mask[27].CLK
clk => mstatus_mask[28].CLK
clk => mstatus_mask[29].CLK
clk => mstatus_mask[30].CLK
clk => mstatus_mask[31].CLK
clk => mcause_in[0].CLK
clk => mcause_in[1].CLK
clk => mcause_in[2].CLK
clk => mcause_in[3].CLK
clk => mcause_in[4].CLK
clk => mcause_in[5].CLK
clk => mcause_in[6].CLK
clk => mcause_in[7].CLK
clk => mcause_in[8].CLK
clk => mcause_in[9].CLK
clk => mcause_in[10].CLK
clk => mcause_in[11].CLK
clk => mcause_in[12].CLK
clk => mcause_in[13].CLK
clk => mcause_in[14].CLK
clk => mcause_in[15].CLK
clk => mcause_in[16].CLK
clk => mcause_in[17].CLK
clk => mcause_in[18].CLK
clk => mcause_in[19].CLK
clk => mcause_in[20].CLK
clk => mcause_in[21].CLK
clk => mcause_in[22].CLK
clk => mcause_in[23].CLK
clk => mcause_in[24].CLK
clk => mcause_in[25].CLK
clk => mcause_in[26].CLK
clk => mcause_in[27].CLK
clk => mcause_in[28].CLK
clk => mcause_in[29].CLK
clk => mcause_in[30].CLK
clk => mcause_in[31].CLK
clk => mip_in[0].CLK
clk => mip_in[1].CLK
clk => mip_in[2].CLK
clk => mip_in[3].CLK
clk => mip_in[4].CLK
clk => mip_in[5].CLK
clk => mip_in[6].CLK
clk => mip_in[7].CLK
clk => mip_in[8].CLK
clk => mip_in[9].CLK
clk => mip_in[10].CLK
clk => mip_in[11].CLK
clk => mip_in[12].CLK
clk => mip_in[13].CLK
clk => mip_in[14].CLK
clk => mip_in[15].CLK
clk => mip_in[16].CLK
clk => mip_in[17].CLK
clk => mip_in[18].CLK
clk => mip_in[19].CLK
clk => mip_in[20].CLK
clk => mip_in[21].CLK
clk => mip_in[22].CLK
clk => mip_in[23].CLK
clk => mip_in[24].CLK
clk => mip_in[25].CLK
clk => mip_in[26].CLK
clk => mip_in[27].CLK
clk => mip_in[28].CLK
clk => mip_in[29].CLK
clk => mip_in[30].CLK
clk => mip_in[31].CLK
clk => pending_interrupts[17].CLK
clk => pending_interrupts[18].CLK
clk => pending_interrupts[19].CLK
clk => pending_interrupts[20].CLK
clk => pending_interrupts[21].CLK
clk => pending_interrupts[22].CLK
clk => pending_interrupts[23].CLK
clk => pending_interrupts[24].CLK
clk => pending_interrupts[25].CLK
clk => pending_interrupts[26].CLK
clk => pending_interrupts[27].CLK
clk => pending_interrupts[28].CLK
clk => pending_interrupts[29].CLK
clk => pending_interrupts[30].CLK
clk => pending_interrupts[31].CLK
rst => mreg[0][0].ACLR
rst => mreg[0][1].ACLR
rst => mreg[0][2].ACLR
rst => mreg[0][3].ACLR
rst => mreg[0][4].ACLR
rst => mreg[0][5].ACLR
rst => mreg[0][6].ACLR
rst => mreg[0][7].ACLR
rst => mreg[0][8].ACLR
rst => mreg[0][9].ACLR
rst => mreg[0][10].ACLR
rst => mreg[0][11].ACLR
rst => mreg[0][12].ACLR
rst => mreg[0][13].ACLR
rst => mreg[0][14].ACLR
rst => mreg[0][15].ACLR
rst => mreg[0][16].ACLR
rst => mreg[0][17].ACLR
rst => mreg[0][18].ACLR
rst => mreg[0][19].ACLR
rst => mreg[0][20].ACLR
rst => mreg[0][21].ACLR
rst => mreg[0][22].ACLR
rst => mreg[0][23].ACLR
rst => mreg[0][24].ACLR
rst => mreg[0][25].ACLR
rst => mreg[0][26].ACLR
rst => mreg[0][27].ACLR
rst => mreg[0][28].ACLR
rst => mreg[0][29].ACLR
rst => mreg[0][30].ACLR
rst => mreg[0][31].ACLR
rst => mreg[1][0].ACLR
rst => mreg[1][1].ACLR
rst => mreg[1][2].ACLR
rst => mreg[1][3].ACLR
rst => mreg[1][4].ACLR
rst => mreg[1][5].ACLR
rst => mreg[1][6].ACLR
rst => mreg[1][7].ACLR
rst => mreg[1][8].ACLR
rst => mreg[1][9].ACLR
rst => mreg[1][10].ACLR
rst => mreg[1][11].ACLR
rst => mreg[1][12].ACLR
rst => mreg[1][13].ACLR
rst => mreg[1][14].ACLR
rst => mreg[1][15].ACLR
rst => mreg[1][16].ACLR
rst => mreg[1][17].ACLR
rst => mreg[1][18].ACLR
rst => mreg[1][19].ACLR
rst => mreg[1][20].ACLR
rst => mreg[1][21].ACLR
rst => mreg[1][22].ACLR
rst => mreg[1][23].ACLR
rst => mreg[1][24].ACLR
rst => mreg[1][25].ACLR
rst => mreg[1][26].ACLR
rst => mreg[1][27].ACLR
rst => mreg[1][28].ACLR
rst => mreg[1][29].ACLR
rst => mreg[1][30].ACLR
rst => mreg[1][31].ACLR
rst => mreg[2][0].ACLR
rst => mreg[2][1].ACLR
rst => mreg[2][2].ACLR
rst => mreg[2][3].ACLR
rst => mreg[2][4].ACLR
rst => mreg[2][5].ACLR
rst => mreg[2][6].ACLR
rst => mreg[2][7].ACLR
rst => mreg[2][8].ACLR
rst => mreg[2][9].ACLR
rst => mreg[2][10].ACLR
rst => mreg[2][11].ACLR
rst => mreg[2][12].ACLR
rst => mreg[2][13].ACLR
rst => mreg[2][14].ACLR
rst => mreg[2][15].ACLR
rst => mreg[2][16].ACLR
rst => mreg[2][17].ACLR
rst => mreg[2][18].ACLR
rst => mreg[2][19].ACLR
rst => mreg[2][20].ACLR
rst => mreg[2][21].ACLR
rst => mreg[2][22].ACLR
rst => mreg[2][23].ACLR
rst => mreg[2][24].ACLR
rst => mreg[2][25].ACLR
rst => mreg[2][26].ACLR
rst => mreg[2][27].ACLR
rst => mreg[2][28].ACLR
rst => mreg[2][29].ACLR
rst => mreg[2][30].ACLR
rst => mreg[2][31].ACLR
rst => mreg[3][0].ACLR
rst => mreg[3][1].ACLR
rst => mreg[3][2].ACLR
rst => mreg[3][3].ACLR
rst => mreg[3][4].ACLR
rst => mreg[3][5].ACLR
rst => mreg[3][6].ACLR
rst => mreg[3][7].ACLR
rst => mreg[3][8].ACLR
rst => mreg[3][9].ACLR
rst => mreg[3][10].ACLR
rst => mreg[3][11].ACLR
rst => mreg[3][12].ACLR
rst => mreg[3][13].ACLR
rst => mreg[3][14].ACLR
rst => mreg[3][15].ACLR
rst => mreg[3][16].ACLR
rst => mreg[3][17].ACLR
rst => mreg[3][18].ACLR
rst => mreg[3][19].ACLR
rst => mreg[3][20].ACLR
rst => mreg[3][21].ACLR
rst => mreg[3][22].ACLR
rst => mreg[3][23].ACLR
rst => mreg[3][24].ACLR
rst => mreg[3][25].ACLR
rst => mreg[3][26].ACLR
rst => mreg[3][27].ACLR
rst => mreg[3][28].ACLR
rst => mreg[3][29].ACLR
rst => mreg[3][30].ACLR
rst => mreg[3][31].ACLR
rst => mreg[4][0].ACLR
rst => mreg[4][1].ACLR
rst => mreg[4][2].ACLR
rst => mreg[4][3].ACLR
rst => mreg[4][4].ACLR
rst => mreg[4][5].ACLR
rst => mreg[4][6].ACLR
rst => mreg[4][7].ACLR
rst => mreg[4][8].ACLR
rst => mreg[4][9].ACLR
rst => mreg[4][10].ACLR
rst => mreg[4][11].ACLR
rst => mreg[4][12].ACLR
rst => mreg[4][13].ACLR
rst => mreg[4][14].ACLR
rst => mreg[4][15].ACLR
rst => mreg[4][16].ACLR
rst => mreg[4][17].ACLR
rst => mreg[4][18].ACLR
rst => mreg[4][19].ACLR
rst => mreg[4][20].ACLR
rst => mreg[4][21].ACLR
rst => mreg[4][22].ACLR
rst => mreg[4][23].ACLR
rst => mreg[4][24].ACLR
rst => mreg[4][25].ACLR
rst => mreg[4][26].ACLR
rst => mreg[4][27].ACLR
rst => mreg[4][28].ACLR
rst => mreg[4][29].ACLR
rst => mreg[4][30].ACLR
rst => mreg[4][31].ACLR
rst => mreg[5][0].ACLR
rst => mreg[5][1].ACLR
rst => mreg[5][2].ACLR
rst => mreg[5][3].ACLR
rst => mreg[5][4].ACLR
rst => mreg[5][5].ACLR
rst => mreg[5][6].ACLR
rst => mreg[5][7].ACLR
rst => mreg[5][8].ACLR
rst => mreg[5][9].ACLR
rst => mreg[5][10].ACLR
rst => mreg[5][11].ACLR
rst => mreg[5][12].ACLR
rst => mreg[5][13].ACLR
rst => mreg[5][14].ACLR
rst => mreg[5][15].ACLR
rst => mreg[5][16].ACLR
rst => mreg[5][17].ACLR
rst => mreg[5][18].ACLR
rst => mreg[5][19].ACLR
rst => mreg[5][20].ACLR
rst => mreg[5][21].ACLR
rst => mreg[5][22].ACLR
rst => mreg[5][23].ACLR
rst => mreg[5][24].ACLR
rst => mreg[5][25].ACLR
rst => mreg[5][26].ACLR
rst => mreg[5][27].ACLR
rst => mreg[5][28].ACLR
rst => mreg[5][29].ACLR
rst => mreg[5][30].ACLR
rst => mreg[5][31].ACLR
rst => mreg[6][0].ACLR
rst => mreg[6][1].ACLR
rst => mreg[6][2].ACLR
rst => mreg[6][3].ACLR
rst => mreg[6][4].ACLR
rst => mreg[6][5].ACLR
rst => mreg[6][6].ACLR
rst => mreg[6][7].ACLR
rst => mreg[6][8].ACLR
rst => mreg[6][9].ACLR
rst => mreg[6][10].ACLR
rst => mreg[6][11].ACLR
rst => mreg[6][12].ACLR
rst => mreg[6][13].ACLR
rst => mreg[6][14].ACLR
rst => mreg[6][15].ACLR
rst => mreg[6][16].ACLR
rst => mreg[6][17].ACLR
rst => mreg[6][18].ACLR
rst => mreg[6][19].ACLR
rst => mreg[6][20].ACLR
rst => mreg[6][21].ACLR
rst => mreg[6][22].ACLR
rst => mreg[6][23].ACLR
rst => mreg[6][24].ACLR
rst => mreg[6][25].ACLR
rst => mreg[6][26].ACLR
rst => mreg[6][27].ACLR
rst => mreg[6][28].ACLR
rst => mreg[6][29].ACLR
rst => mreg[6][30].ACLR
rst => mreg[6][31].ACLR
rst => mreg[7][0].ACLR
rst => mreg[7][1].ACLR
rst => mreg[7][2].ACLR
rst => mreg[7][3].ACLR
rst => mreg[7][4].ACLR
rst => mreg[7][5].ACLR
rst => mreg[7][6].ACLR
rst => mreg[7][7].ACLR
rst => mreg[7][8].ACLR
rst => mreg[7][9].ACLR
rst => mreg[7][10].ACLR
rst => mreg[7][11].ACLR
rst => mreg[7][12].ACLR
rst => mreg[7][13].ACLR
rst => mreg[7][14].ACLR
rst => mreg[7][15].ACLR
rst => mreg[7][16].ACLR
rst => mreg[7][17].ACLR
rst => mreg[7][18].ACLR
rst => mreg[7][19].ACLR
rst => mreg[7][20].ACLR
rst => mreg[7][21].ACLR
rst => mreg[7][22].ACLR
rst => mreg[7][23].ACLR
rst => mreg[7][24].ACLR
rst => mreg[7][25].ACLR
rst => mreg[7][26].ACLR
rst => mreg[7][27].ACLR
rst => mreg[7][28].ACLR
rst => mreg[7][29].ACLR
rst => mreg[7][30].ACLR
rst => mreg[7][31].ACLR
rst => csr_value[0]~reg0.ACLR
rst => csr_value[1]~reg0.ACLR
rst => csr_value[2]~reg0.ACLR
rst => csr_value[3]~reg0.ACLR
rst => csr_value[4]~reg0.ACLR
rst => csr_value[5]~reg0.ACLR
rst => csr_value[6]~reg0.ACLR
rst => csr_value[7]~reg0.ACLR
rst => csr_value[8]~reg0.ACLR
rst => csr_value[9]~reg0.ACLR
rst => csr_value[10]~reg0.ACLR
rst => csr_value[11]~reg0.ACLR
rst => csr_value[12]~reg0.ACLR
rst => csr_value[13]~reg0.ACLR
rst => csr_value[14]~reg0.ACLR
rst => csr_value[15]~reg0.ACLR
rst => csr_value[16]~reg0.ACLR
rst => csr_value[17]~reg0.ACLR
rst => csr_value[18]~reg0.ACLR
rst => csr_value[19]~reg0.ACLR
rst => csr_value[20]~reg0.ACLR
rst => csr_value[21]~reg0.ACLR
rst => csr_value[22]~reg0.ACLR
rst => csr_value[23]~reg0.ACLR
rst => csr_value[24]~reg0.ACLR
rst => csr_value[25]~reg0.ACLR
rst => csr_value[26]~reg0.ACLR
rst => csr_value[27]~reg0.ACLR
rst => csr_value[28]~reg0.ACLR
rst => csr_value[29]~reg0.ACLR
rst => csr_value[30]~reg0.ACLR
rst => csr_value[31]~reg0.ACLR
rst => mstatus_mask[0].ACLR
rst => mstatus_mask[1].ACLR
rst => mstatus_mask[2].ACLR
rst => mstatus_mask[3].ACLR
rst => mstatus_mask[4].ACLR
rst => mstatus_mask[5].ACLR
rst => mstatus_mask[6].ACLR
rst => mstatus_mask[7].ACLR
rst => mstatus_mask[8].ACLR
rst => mstatus_mask[9].ACLR
rst => mstatus_mask[10].ACLR
rst => mstatus_mask[11].ACLR
rst => mstatus_mask[12].ACLR
rst => mstatus_mask[13].ACLR
rst => mstatus_mask[14].ACLR
rst => mstatus_mask[15].ACLR
rst => mstatus_mask[16].ACLR
rst => mstatus_mask[17].ACLR
rst => mstatus_mask[18].ACLR
rst => mstatus_mask[19].ACLR
rst => mstatus_mask[20].ACLR
rst => mstatus_mask[21].ACLR
rst => mstatus_mask[22].ACLR
rst => mstatus_mask[23].ACLR
rst => mstatus_mask[24].ACLR
rst => mstatus_mask[25].ACLR
rst => mstatus_mask[26].ACLR
rst => mstatus_mask[27].ACLR
rst => mstatus_mask[28].ACLR
rst => mstatus_mask[29].ACLR
rst => mstatus_mask[30].ACLR
rst => mstatus_mask[31].ACLR
rst => mcause_in[0].ACLR
rst => mcause_in[1].ACLR
rst => mcause_in[2].ACLR
rst => mcause_in[3].ACLR
rst => mcause_in[4].ACLR
rst => mcause_in[5].ACLR
rst => mcause_in[6].ACLR
rst => mcause_in[7].ACLR
rst => mcause_in[8].ACLR
rst => mcause_in[9].ACLR
rst => mcause_in[10].ACLR
rst => mcause_in[11].ACLR
rst => mcause_in[12].ACLR
rst => mcause_in[13].ACLR
rst => mcause_in[14].ACLR
rst => mcause_in[15].ACLR
rst => mcause_in[16].ACLR
rst => mcause_in[17].ACLR
rst => mcause_in[18].ACLR
rst => mcause_in[19].ACLR
rst => mcause_in[20].ACLR
rst => mcause_in[21].ACLR
rst => mcause_in[22].ACLR
rst => mcause_in[23].ACLR
rst => mcause_in[24].ACLR
rst => mcause_in[25].ACLR
rst => mcause_in[26].ACLR
rst => mcause_in[27].ACLR
rst => mcause_in[28].ACLR
rst => mcause_in[29].ACLR
rst => mcause_in[30].ACLR
rst => mcause_in[31].ACLR
rst => mip_in[0].ACLR
rst => mip_in[1].ACLR
rst => mip_in[2].ACLR
rst => mip_in[3].ACLR
rst => mip_in[4].ACLR
rst => mip_in[5].ACLR
rst => mip_in[6].ACLR
rst => mip_in[7].ACLR
rst => mip_in[8].ACLR
rst => mip_in[9].ACLR
rst => mip_in[10].ACLR
rst => mip_in[11].ACLR
rst => mip_in[12].ACLR
rst => mip_in[13].ACLR
rst => mip_in[14].ACLR
rst => mip_in[15].ACLR
rst => mip_in[16].ACLR
rst => mip_in[17].ACLR
rst => mip_in[18].ACLR
rst => mip_in[19].ACLR
rst => mip_in[20].ACLR
rst => mip_in[21].ACLR
rst => mip_in[22].ACLR
rst => mip_in[23].ACLR
rst => mip_in[24].ACLR
rst => mip_in[25].ACLR
rst => mip_in[26].ACLR
rst => mip_in[27].ACLR
rst => mip_in[28].ACLR
rst => mip_in[29].ACLR
rst => mip_in[30].ACLR
rst => mip_in[31].ACLR
rst => pending_interrupts[17].ACLR
rst => pending_interrupts[18].ACLR
rst => pending_interrupts[19].ACLR
rst => pending_interrupts[20].ACLR
rst => pending_interrupts[21].ACLR
rst => pending_interrupts[22].ACLR
rst => pending_interrupts[23].ACLR
rst => pending_interrupts[24].ACLR
rst => pending_interrupts[25].ACLR
rst => pending_interrupts[26].ACLR
rst => pending_interrupts[27].ACLR
rst => pending_interrupts[28].ACLR
rst => pending_interrupts[29].ACLR
rst => pending_interrupts[30].ACLR
rst => pending_interrupts[31].ACLR
rst => load_mepc_reg.ENA
pending_inst => load_mepc.IN1
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg.OUTPUTSELECT
write => mreg[4][31].ENA
write => mreg[4][30].ENA
write => mreg[4][29].ENA
write => mreg[4][28].ENA
write => mreg[4][27].ENA
write => mreg[4][26].ENA
write => mreg[4][25].ENA
write => mreg[4][24].ENA
write => mreg[4][23].ENA
write => mreg[4][22].ENA
write => mreg[4][21].ENA
write => mreg[4][20].ENA
write => mreg[4][19].ENA
write => mreg[4][18].ENA
write => mreg[4][17].ENA
write => mreg[4][16].ENA
write => mreg[4][15].ENA
write => mreg[4][14].ENA
write => mreg[4][13].ENA
write => mreg[4][12].ENA
write => mreg[4][11].ENA
write => mreg[4][10].ENA
write => mreg[4][9].ENA
write => mreg[4][8].ENA
write => mreg[4][7].ENA
write => mreg[4][6].ENA
write => mreg[4][5].ENA
write => mreg[4][4].ENA
write => mreg[4][3].ENA
write => mreg[4][2].ENA
write => mreg[4][1].ENA
write => mreg[4][0].ENA
write => mreg[3][31].ENA
write => mreg[3][30].ENA
write => mreg[3][29].ENA
write => mreg[3][28].ENA
write => mreg[3][27].ENA
write => mreg[3][26].ENA
write => mreg[3][25].ENA
write => mreg[3][24].ENA
write => mreg[3][23].ENA
write => mreg[3][22].ENA
write => mreg[3][21].ENA
write => mreg[3][20].ENA
write => mreg[3][19].ENA
write => mreg[3][18].ENA
write => mreg[3][17].ENA
write => mreg[3][16].ENA
write => mreg[3][15].ENA
write => mreg[3][14].ENA
write => mreg[3][13].ENA
write => mreg[3][12].ENA
write => mreg[3][11].ENA
write => mreg[3][10].ENA
write => mreg[3][9].ENA
write => mreg[3][8].ENA
write => mreg[3][7].ENA
write => mreg[3][6].ENA
write => mreg[3][5].ENA
write => mreg[3][4].ENA
write => mreg[3][3].ENA
write => mreg[3][2].ENA
write => mreg[3][1].ENA
write => mreg[3][0].ENA
write => mreg[2][31].ENA
write => mreg[2][30].ENA
write => mreg[2][29].ENA
write => mreg[2][28].ENA
write => mreg[2][27].ENA
write => mreg[2][26].ENA
write => mreg[2][25].ENA
write => mreg[2][24].ENA
write => mreg[2][23].ENA
write => mreg[2][22].ENA
write => mreg[2][21].ENA
write => mreg[2][20].ENA
write => mreg[2][19].ENA
write => mreg[2][18].ENA
write => mreg[2][17].ENA
write => mreg[2][16].ENA
write => mreg[2][15].ENA
write => mreg[2][14].ENA
write => mreg[2][13].ENA
write => mreg[2][12].ENA
write => mreg[2][11].ENA
write => mreg[2][10].ENA
write => mreg[2][9].ENA
write => mreg[2][8].ENA
write => mreg[2][7].ENA
write => mreg[2][6].ENA
write => mreg[2][5].ENA
write => mreg[2][4].ENA
write => mreg[2][3].ENA
write => mreg[2][2].ENA
write => mreg[2][1].ENA
write => mreg[2][0].ENA
write => mreg[1][31].ENA
write => mreg[1][30].ENA
write => mreg[1][29].ENA
write => mreg[1][28].ENA
write => mreg[1][27].ENA
write => mreg[1][26].ENA
write => mreg[1][25].ENA
write => mreg[1][24].ENA
write => mreg[1][23].ENA
write => mreg[1][22].ENA
write => mreg[1][21].ENA
write => mreg[1][20].ENA
write => mreg[1][19].ENA
write => mreg[1][18].ENA
write => mreg[1][17].ENA
write => mreg[1][16].ENA
write => mreg[1][15].ENA
write => mreg[1][14].ENA
write => mreg[1][13].ENA
write => mreg[1][12].ENA
write => mreg[1][11].ENA
write => mreg[1][10].ENA
write => mreg[1][9].ENA
write => mreg[1][8].ENA
write => mreg[1][7].ENA
write => mreg[1][6].ENA
write => mreg[1][5].ENA
write => mreg[1][4].ENA
write => mreg[1][3].ENA
write => mreg[1][2].ENA
write => mreg[1][1].ENA
write => mreg[1][0].ENA
next_pc[0] => mreg.DATAB
next_pc[1] => mreg.DATAB
next_pc[2] => mreg.DATAB
next_pc[3] => mreg.DATAB
next_pc[4] => mreg.DATAB
next_pc[5] => mreg.DATAB
next_pc[6] => mreg.DATAB
next_pc[7] => mreg.DATAB
next_pc[8] => mreg.DATAB
next_pc[9] => mreg.DATAB
next_pc[10] => mreg.DATAB
next_pc[11] => mreg.DATAB
next_pc[12] => mreg.DATAB
next_pc[13] => mreg.DATAB
next_pc[14] => mreg.DATAB
next_pc[15] => mreg.DATAB
next_pc[16] => mreg.DATAB
next_pc[17] => mreg.DATAB
next_pc[18] => mreg.DATAB
next_pc[19] => mreg.DATAB
next_pc[20] => mreg.DATAB
next_pc[21] => mreg.DATAB
next_pc[22] => mreg.DATAB
next_pc[23] => mreg.DATAB
next_pc[24] => mreg.DATAB
next_pc[25] => mreg.DATAB
next_pc[26] => mreg.DATAB
next_pc[27] => mreg.DATAB
next_pc[28] => mreg.DATAB
next_pc[29] => mreg.DATAB
next_pc[30] => mreg.DATAB
next_pc[31] => mreg.DATAB
csr_addr[0] => Equal2.IN23
csr_addr[0] => Equal3.IN23
csr_addr[0] => Equal4.IN23
csr_addr[0] => Equal5.IN23
csr_addr[0] => Equal6.IN23
csr_addr[0] => Equal7.IN23
csr_addr[0] => Equal8.IN23
csr_addr[0] => Equal9.IN23
csr_addr[1] => Equal2.IN22
csr_addr[1] => Equal3.IN22
csr_addr[1] => Equal4.IN22
csr_addr[1] => Equal5.IN22
csr_addr[1] => Equal6.IN22
csr_addr[1] => Equal7.IN22
csr_addr[1] => Equal8.IN22
csr_addr[1] => Equal9.IN22
csr_addr[2] => Equal2.IN21
csr_addr[2] => Equal3.IN21
csr_addr[2] => Equal4.IN21
csr_addr[2] => Equal5.IN21
csr_addr[2] => Equal6.IN21
csr_addr[2] => Equal7.IN21
csr_addr[2] => Equal8.IN21
csr_addr[2] => Equal9.IN21
csr_addr[3] => Equal2.IN20
csr_addr[3] => Equal3.IN20
csr_addr[3] => Equal4.IN20
csr_addr[3] => Equal5.IN20
csr_addr[3] => Equal6.IN20
csr_addr[3] => Equal7.IN20
csr_addr[3] => Equal8.IN20
csr_addr[3] => Equal9.IN20
csr_addr[4] => Equal2.IN19
csr_addr[4] => Equal3.IN19
csr_addr[4] => Equal4.IN19
csr_addr[4] => Equal5.IN19
csr_addr[4] => Equal6.IN19
csr_addr[4] => Equal7.IN19
csr_addr[4] => Equal8.IN19
csr_addr[4] => Equal9.IN19
csr_addr[5] => Equal2.IN18
csr_addr[5] => Equal3.IN18
csr_addr[5] => Equal4.IN18
csr_addr[5] => Equal5.IN18
csr_addr[5] => Equal6.IN18
csr_addr[5] => Equal7.IN18
csr_addr[5] => Equal8.IN18
csr_addr[5] => Equal9.IN18
csr_addr[6] => Equal2.IN17
csr_addr[6] => Equal3.IN17
csr_addr[6] => Equal4.IN17
csr_addr[6] => Equal5.IN17
csr_addr[6] => Equal6.IN17
csr_addr[6] => Equal7.IN17
csr_addr[6] => Equal8.IN17
csr_addr[6] => Equal9.IN17
csr_addr[7] => Equal2.IN16
csr_addr[7] => Equal3.IN16
csr_addr[7] => Equal4.IN16
csr_addr[7] => Equal5.IN16
csr_addr[7] => Equal6.IN16
csr_addr[7] => Equal7.IN16
csr_addr[7] => Equal8.IN16
csr_addr[7] => Equal9.IN16
csr_addr[8] => Equal2.IN15
csr_addr[8] => Equal3.IN15
csr_addr[8] => Equal4.IN15
csr_addr[8] => Equal5.IN15
csr_addr[8] => Equal6.IN15
csr_addr[8] => Equal7.IN15
csr_addr[8] => Equal8.IN15
csr_addr[8] => Equal9.IN15
csr_addr[9] => Equal2.IN14
csr_addr[9] => Equal3.IN14
csr_addr[9] => Equal4.IN14
csr_addr[9] => Equal5.IN14
csr_addr[9] => Equal6.IN14
csr_addr[9] => Equal7.IN14
csr_addr[9] => Equal8.IN14
csr_addr[9] => Equal9.IN14
csr_addr[10] => Equal2.IN13
csr_addr[10] => Equal3.IN13
csr_addr[10] => Equal4.IN13
csr_addr[10] => Equal5.IN13
csr_addr[10] => Equal6.IN13
csr_addr[10] => Equal7.IN13
csr_addr[10] => Equal8.IN13
csr_addr[10] => Equal9.IN13
csr_addr[11] => Equal2.IN12
csr_addr[11] => Equal3.IN12
csr_addr[11] => Equal4.IN12
csr_addr[11] => Equal5.IN12
csr_addr[11] => Equal6.IN12
csr_addr[11] => Equal7.IN12
csr_addr[11] => Equal8.IN12
csr_addr[11] => Equal9.IN12
csr_addr[12] => ~NO_FANOUT~
csr_addr[13] => ~NO_FANOUT~
csr_addr[14] => ~NO_FANOUT~
csr_addr[15] => ~NO_FANOUT~
csr_addr[16] => ~NO_FANOUT~
csr_addr[17] => ~NO_FANOUT~
csr_addr[18] => ~NO_FANOUT~
csr_addr[19] => ~NO_FANOUT~
csr_addr[20] => ~NO_FANOUT~
csr_addr[21] => ~NO_FANOUT~
csr_addr[22] => ~NO_FANOUT~
csr_addr[23] => ~NO_FANOUT~
csr_addr[24] => ~NO_FANOUT~
csr_addr[25] => ~NO_FANOUT~
csr_addr[26] => ~NO_FANOUT~
csr_addr[27] => ~NO_FANOUT~
csr_addr[28] => ~NO_FANOUT~
csr_addr[29] => ~NO_FANOUT~
csr_addr[30] => ~NO_FANOUT~
csr_addr[31] => ~NO_FANOUT~
csr_new[0] => mreg.IN1
csr_new[1] => mreg.IN1
csr_new[2] => mreg.IN1
csr_new[3] => mreg.IN1
csr_new[4] => mreg.IN1
csr_new[5] => mreg.IN1
csr_new[6] => mreg.IN1
csr_new[7] => mreg.IN1
csr_new[8] => mreg.IN1
csr_new[9] => mreg.IN1
csr_new[10] => mreg.IN1
csr_new[11] => mreg.IN1
csr_new[12] => mreg.IN1
csr_new[13] => mreg.IN1
csr_new[14] => mreg.IN1
csr_new[15] => mreg.IN1
csr_new[16] => mreg.IN1
csr_new[17] => mreg.IN1
csr_new[18] => mreg.IN1
csr_new[19] => mreg.IN1
csr_new[20] => mreg.IN1
csr_new[21] => mreg.IN1
csr_new[22] => mreg.IN1
csr_new[23] => mreg.IN1
csr_new[24] => mreg.IN1
csr_new[25] => mreg.IN1
csr_new[26] => mreg.IN1
csr_new[27] => mreg.IN1
csr_new[28] => mreg.IN1
csr_new[29] => mreg.IN1
csr_new[30] => mreg.IN1
csr_new[31] => mreg.IN1
opcodes.funct12[0] => ~NO_FANOUT~
opcodes.funct12[1] => ~NO_FANOUT~
opcodes.funct12[2] => ~NO_FANOUT~
opcodes.funct12[3] => ~NO_FANOUT~
opcodes.funct12[4] => ~NO_FANOUT~
opcodes.funct12[5] => ~NO_FANOUT~
opcodes.funct12[6] => ~NO_FANOUT~
opcodes.funct12[7] => ~NO_FANOUT~
opcodes.funct12[8] => ~NO_FANOUT~
opcodes.funct12[9] => ~NO_FANOUT~
opcodes.funct12[10] => ~NO_FANOUT~
opcodes.funct12[11] => ~NO_FANOUT~
opcodes.funct7[0] => ~NO_FANOUT~
opcodes.funct7[1] => ~NO_FANOUT~
opcodes.funct7[2] => ~NO_FANOUT~
opcodes.funct7[3] => ~NO_FANOUT~
opcodes.funct7[4] => ~NO_FANOUT~
opcodes.funct7[5] => ~NO_FANOUT~
opcodes.funct7[6] => ~NO_FANOUT~
opcodes.funct3[0] => Mux0.IN4
opcodes.funct3[0] => Mux1.IN4
opcodes.funct3[0] => Mux2.IN4
opcodes.funct3[0] => Mux3.IN4
opcodes.funct3[0] => Mux4.IN4
opcodes.funct3[0] => Mux5.IN4
opcodes.funct3[0] => Mux6.IN4
opcodes.funct3[0] => Mux7.IN4
opcodes.funct3[0] => Mux8.IN4
opcodes.funct3[0] => Mux9.IN4
opcodes.funct3[0] => Mux10.IN4
opcodes.funct3[0] => Mux11.IN4
opcodes.funct3[0] => Mux12.IN4
opcodes.funct3[0] => Mux13.IN4
opcodes.funct3[0] => Mux14.IN4
opcodes.funct3[0] => Mux15.IN4
opcodes.funct3[0] => Mux16.IN4
opcodes.funct3[0] => Mux17.IN4
opcodes.funct3[0] => Mux18.IN4
opcodes.funct3[0] => Mux19.IN4
opcodes.funct3[0] => Mux20.IN4
opcodes.funct3[0] => Mux21.IN4
opcodes.funct3[0] => Mux22.IN4
opcodes.funct3[0] => Mux23.IN4
opcodes.funct3[0] => Mux24.IN4
opcodes.funct3[0] => Mux25.IN4
opcodes.funct3[0] => Mux26.IN4
opcodes.funct3[0] => Mux27.IN4
opcodes.funct3[0] => Mux28.IN4
opcodes.funct3[0] => Mux29.IN4
opcodes.funct3[0] => Mux30.IN4
opcodes.funct3[0] => Mux31.IN4
opcodes.funct3[0] => Mux32.IN4
opcodes.funct3[0] => Mux33.IN4
opcodes.funct3[0] => Mux34.IN4
opcodes.funct3[0] => Mux35.IN4
opcodes.funct3[0] => Mux36.IN4
opcodes.funct3[0] => Mux37.IN4
opcodes.funct3[0] => Mux38.IN4
opcodes.funct3[0] => Mux39.IN4
opcodes.funct3[0] => Mux40.IN4
opcodes.funct3[0] => Mux41.IN4
opcodes.funct3[0] => Mux42.IN4
opcodes.funct3[0] => Mux43.IN4
opcodes.funct3[0] => Mux44.IN4
opcodes.funct3[0] => Mux45.IN4
opcodes.funct3[0] => Mux46.IN4
opcodes.funct3[0] => Mux47.IN4
opcodes.funct3[0] => Mux48.IN4
opcodes.funct3[0] => Mux49.IN4
opcodes.funct3[0] => Mux50.IN4
opcodes.funct3[0] => Mux51.IN4
opcodes.funct3[0] => Mux52.IN4
opcodes.funct3[0] => Mux53.IN4
opcodes.funct3[0] => Mux54.IN4
opcodes.funct3[0] => Mux55.IN4
opcodes.funct3[0] => Mux56.IN4
opcodes.funct3[0] => Mux57.IN4
opcodes.funct3[0] => Mux58.IN4
opcodes.funct3[0] => Mux59.IN4
opcodes.funct3[0] => Mux60.IN4
opcodes.funct3[0] => Mux61.IN4
opcodes.funct3[0] => Mux62.IN4
opcodes.funct3[0] => Mux63.IN4
opcodes.funct3[0] => Mux64.IN4
opcodes.funct3[0] => Mux65.IN4
opcodes.funct3[0] => Mux66.IN4
opcodes.funct3[0] => Mux67.IN4
opcodes.funct3[0] => Mux68.IN4
opcodes.funct3[0] => Mux69.IN4
opcodes.funct3[0] => Mux70.IN4
opcodes.funct3[0] => Mux71.IN4
opcodes.funct3[0] => Mux72.IN4
opcodes.funct3[0] => Mux73.IN4
opcodes.funct3[0] => Mux74.IN4
opcodes.funct3[0] => Mux75.IN4
opcodes.funct3[0] => Mux76.IN4
opcodes.funct3[0] => Mux77.IN4
opcodes.funct3[0] => Mux78.IN4
opcodes.funct3[0] => Mux79.IN4
opcodes.funct3[0] => Mux80.IN4
opcodes.funct3[0] => Mux81.IN4
opcodes.funct3[0] => Mux82.IN4
opcodes.funct3[0] => Mux83.IN4
opcodes.funct3[0] => Mux84.IN4
opcodes.funct3[0] => Mux85.IN4
opcodes.funct3[0] => Mux86.IN4
opcodes.funct3[0] => Mux87.IN4
opcodes.funct3[0] => Mux88.IN4
opcodes.funct3[0] => Mux89.IN4
opcodes.funct3[0] => Mux90.IN4
opcodes.funct3[0] => Mux91.IN4
opcodes.funct3[0] => Mux92.IN4
opcodes.funct3[0] => Mux93.IN4
opcodes.funct3[0] => Mux94.IN4
opcodes.funct3[0] => Mux95.IN4
opcodes.funct3[0] => Mux96.IN4
opcodes.funct3[0] => Mux97.IN4
opcodes.funct3[0] => Mux98.IN4
opcodes.funct3[0] => Mux99.IN4
opcodes.funct3[0] => Mux100.IN4
opcodes.funct3[0] => Mux101.IN4
opcodes.funct3[0] => Mux102.IN4
opcodes.funct3[0] => Mux103.IN4
opcodes.funct3[0] => Mux104.IN4
opcodes.funct3[0] => Mux105.IN4
opcodes.funct3[0] => Mux106.IN4
opcodes.funct3[0] => Mux107.IN4
opcodes.funct3[0] => Mux108.IN4
opcodes.funct3[0] => Mux109.IN4
opcodes.funct3[0] => Mux110.IN4
opcodes.funct3[0] => Mux111.IN4
opcodes.funct3[0] => Mux112.IN4
opcodes.funct3[0] => Mux113.IN4
opcodes.funct3[0] => Mux114.IN4
opcodes.funct3[0] => Mux115.IN4
opcodes.funct3[0] => Mux116.IN4
opcodes.funct3[0] => Mux117.IN4
opcodes.funct3[0] => Mux118.IN4
opcodes.funct3[0] => Mux119.IN4
opcodes.funct3[0] => Mux120.IN4
opcodes.funct3[0] => Mux121.IN4
opcodes.funct3[0] => Mux122.IN4
opcodes.funct3[0] => Mux123.IN4
opcodes.funct3[0] => Mux124.IN4
opcodes.funct3[0] => Mux125.IN4
opcodes.funct3[0] => Mux126.IN4
opcodes.funct3[0] => Mux127.IN4
opcodes.funct3[0] => Mux128.IN4
opcodes.funct3[0] => Mux129.IN4
opcodes.funct3[0] => Mux130.IN4
opcodes.funct3[0] => Mux131.IN4
opcodes.funct3[0] => Mux132.IN4
opcodes.funct3[0] => Mux133.IN4
opcodes.funct3[0] => Mux134.IN4
opcodes.funct3[0] => Mux135.IN4
opcodes.funct3[0] => Mux136.IN4
opcodes.funct3[0] => Mux137.IN4
opcodes.funct3[0] => Mux138.IN4
opcodes.funct3[0] => Mux139.IN4
opcodes.funct3[0] => Mux140.IN4
opcodes.funct3[0] => Mux141.IN4
opcodes.funct3[0] => Mux142.IN4
opcodes.funct3[0] => Mux143.IN4
opcodes.funct3[0] => Mux144.IN4
opcodes.funct3[0] => Mux145.IN4
opcodes.funct3[0] => Mux146.IN4
opcodes.funct3[0] => Mux147.IN4
opcodes.funct3[0] => Mux148.IN4
opcodes.funct3[0] => Mux149.IN4
opcodes.funct3[0] => Mux150.IN4
opcodes.funct3[0] => Mux151.IN4
opcodes.funct3[0] => Mux152.IN4
opcodes.funct3[0] => Mux153.IN4
opcodes.funct3[0] => Mux154.IN4
opcodes.funct3[0] => Mux155.IN4
opcodes.funct3[0] => Mux156.IN4
opcodes.funct3[0] => Mux157.IN4
opcodes.funct3[0] => Mux158.IN4
opcodes.funct3[0] => Mux159.IN4
opcodes.funct3[0] => Mux160.IN4
opcodes.funct3[0] => Mux161.IN4
opcodes.funct3[0] => Mux162.IN4
opcodes.funct3[0] => Mux163.IN4
opcodes.funct3[0] => Mux164.IN4
opcodes.funct3[0] => Mux165.IN4
opcodes.funct3[0] => Mux166.IN4
opcodes.funct3[0] => Mux167.IN4
opcodes.funct3[0] => Mux168.IN4
opcodes.funct3[0] => Mux169.IN4
opcodes.funct3[0] => Mux170.IN4
opcodes.funct3[0] => Mux171.IN4
opcodes.funct3[0] => Mux172.IN4
opcodes.funct3[0] => Mux173.IN4
opcodes.funct3[0] => Mux174.IN4
opcodes.funct3[0] => Mux175.IN4
opcodes.funct3[0] => Mux176.IN4
opcodes.funct3[0] => Mux177.IN4
opcodes.funct3[0] => Mux178.IN4
opcodes.funct3[0] => Mux179.IN4
opcodes.funct3[0] => Mux180.IN4
opcodes.funct3[0] => Mux181.IN4
opcodes.funct3[0] => Mux182.IN4
opcodes.funct3[0] => Mux183.IN4
opcodes.funct3[0] => Mux184.IN4
opcodes.funct3[0] => Mux185.IN4
opcodes.funct3[0] => Mux186.IN4
opcodes.funct3[0] => Mux187.IN4
opcodes.funct3[0] => Mux188.IN4
opcodes.funct3[0] => Mux189.IN4
opcodes.funct3[0] => Mux190.IN4
opcodes.funct3[0] => Mux191.IN4
opcodes.funct3[1] => Mux0.IN3
opcodes.funct3[1] => Mux1.IN3
opcodes.funct3[1] => Mux2.IN3
opcodes.funct3[1] => Mux3.IN3
opcodes.funct3[1] => Mux4.IN3
opcodes.funct3[1] => Mux5.IN3
opcodes.funct3[1] => Mux6.IN3
opcodes.funct3[1] => Mux7.IN3
opcodes.funct3[1] => Mux8.IN3
opcodes.funct3[1] => Mux9.IN3
opcodes.funct3[1] => Mux10.IN3
opcodes.funct3[1] => Mux11.IN3
opcodes.funct3[1] => Mux12.IN3
opcodes.funct3[1] => Mux13.IN3
opcodes.funct3[1] => Mux14.IN3
opcodes.funct3[1] => Mux15.IN3
opcodes.funct3[1] => Mux16.IN3
opcodes.funct3[1] => Mux17.IN3
opcodes.funct3[1] => Mux18.IN3
opcodes.funct3[1] => Mux19.IN3
opcodes.funct3[1] => Mux20.IN3
opcodes.funct3[1] => Mux21.IN3
opcodes.funct3[1] => Mux22.IN3
opcodes.funct3[1] => Mux23.IN3
opcodes.funct3[1] => Mux24.IN3
opcodes.funct3[1] => Mux25.IN3
opcodes.funct3[1] => Mux26.IN3
opcodes.funct3[1] => Mux27.IN3
opcodes.funct3[1] => Mux28.IN3
opcodes.funct3[1] => Mux29.IN3
opcodes.funct3[1] => Mux30.IN3
opcodes.funct3[1] => Mux31.IN3
opcodes.funct3[1] => Mux32.IN3
opcodes.funct3[1] => Mux33.IN3
opcodes.funct3[1] => Mux34.IN3
opcodes.funct3[1] => Mux35.IN3
opcodes.funct3[1] => Mux36.IN3
opcodes.funct3[1] => Mux37.IN3
opcodes.funct3[1] => Mux38.IN3
opcodes.funct3[1] => Mux39.IN3
opcodes.funct3[1] => Mux40.IN3
opcodes.funct3[1] => Mux41.IN3
opcodes.funct3[1] => Mux42.IN3
opcodes.funct3[1] => Mux43.IN3
opcodes.funct3[1] => Mux44.IN3
opcodes.funct3[1] => Mux45.IN3
opcodes.funct3[1] => Mux46.IN3
opcodes.funct3[1] => Mux47.IN3
opcodes.funct3[1] => Mux48.IN3
opcodes.funct3[1] => Mux49.IN3
opcodes.funct3[1] => Mux50.IN3
opcodes.funct3[1] => Mux51.IN3
opcodes.funct3[1] => Mux52.IN3
opcodes.funct3[1] => Mux53.IN3
opcodes.funct3[1] => Mux54.IN3
opcodes.funct3[1] => Mux55.IN3
opcodes.funct3[1] => Mux56.IN3
opcodes.funct3[1] => Mux57.IN3
opcodes.funct3[1] => Mux58.IN3
opcodes.funct3[1] => Mux59.IN3
opcodes.funct3[1] => Mux60.IN3
opcodes.funct3[1] => Mux61.IN3
opcodes.funct3[1] => Mux62.IN3
opcodes.funct3[1] => Mux63.IN3
opcodes.funct3[1] => Mux64.IN3
opcodes.funct3[1] => Mux65.IN3
opcodes.funct3[1] => Mux66.IN3
opcodes.funct3[1] => Mux67.IN3
opcodes.funct3[1] => Mux68.IN3
opcodes.funct3[1] => Mux69.IN3
opcodes.funct3[1] => Mux70.IN3
opcodes.funct3[1] => Mux71.IN3
opcodes.funct3[1] => Mux72.IN3
opcodes.funct3[1] => Mux73.IN3
opcodes.funct3[1] => Mux74.IN3
opcodes.funct3[1] => Mux75.IN3
opcodes.funct3[1] => Mux76.IN3
opcodes.funct3[1] => Mux77.IN3
opcodes.funct3[1] => Mux78.IN3
opcodes.funct3[1] => Mux79.IN3
opcodes.funct3[1] => Mux80.IN3
opcodes.funct3[1] => Mux81.IN3
opcodes.funct3[1] => Mux82.IN3
opcodes.funct3[1] => Mux83.IN3
opcodes.funct3[1] => Mux84.IN3
opcodes.funct3[1] => Mux85.IN3
opcodes.funct3[1] => Mux86.IN3
opcodes.funct3[1] => Mux87.IN3
opcodes.funct3[1] => Mux88.IN3
opcodes.funct3[1] => Mux89.IN3
opcodes.funct3[1] => Mux90.IN3
opcodes.funct3[1] => Mux91.IN3
opcodes.funct3[1] => Mux92.IN3
opcodes.funct3[1] => Mux93.IN3
opcodes.funct3[1] => Mux94.IN3
opcodes.funct3[1] => Mux95.IN3
opcodes.funct3[1] => Mux96.IN3
opcodes.funct3[1] => Mux97.IN3
opcodes.funct3[1] => Mux98.IN3
opcodes.funct3[1] => Mux99.IN3
opcodes.funct3[1] => Mux100.IN3
opcodes.funct3[1] => Mux101.IN3
opcodes.funct3[1] => Mux102.IN3
opcodes.funct3[1] => Mux103.IN3
opcodes.funct3[1] => Mux104.IN3
opcodes.funct3[1] => Mux105.IN3
opcodes.funct3[1] => Mux106.IN3
opcodes.funct3[1] => Mux107.IN3
opcodes.funct3[1] => Mux108.IN3
opcodes.funct3[1] => Mux109.IN3
opcodes.funct3[1] => Mux110.IN3
opcodes.funct3[1] => Mux111.IN3
opcodes.funct3[1] => Mux112.IN3
opcodes.funct3[1] => Mux113.IN3
opcodes.funct3[1] => Mux114.IN3
opcodes.funct3[1] => Mux115.IN3
opcodes.funct3[1] => Mux116.IN3
opcodes.funct3[1] => Mux117.IN3
opcodes.funct3[1] => Mux118.IN3
opcodes.funct3[1] => Mux119.IN3
opcodes.funct3[1] => Mux120.IN3
opcodes.funct3[1] => Mux121.IN3
opcodes.funct3[1] => Mux122.IN3
opcodes.funct3[1] => Mux123.IN3
opcodes.funct3[1] => Mux124.IN3
opcodes.funct3[1] => Mux125.IN3
opcodes.funct3[1] => Mux126.IN3
opcodes.funct3[1] => Mux127.IN3
opcodes.funct3[1] => Mux128.IN3
opcodes.funct3[1] => Mux129.IN3
opcodes.funct3[1] => Mux130.IN3
opcodes.funct3[1] => Mux131.IN3
opcodes.funct3[1] => Mux132.IN3
opcodes.funct3[1] => Mux133.IN3
opcodes.funct3[1] => Mux134.IN3
opcodes.funct3[1] => Mux135.IN3
opcodes.funct3[1] => Mux136.IN3
opcodes.funct3[1] => Mux137.IN3
opcodes.funct3[1] => Mux138.IN3
opcodes.funct3[1] => Mux139.IN3
opcodes.funct3[1] => Mux140.IN3
opcodes.funct3[1] => Mux141.IN3
opcodes.funct3[1] => Mux142.IN3
opcodes.funct3[1] => Mux143.IN3
opcodes.funct3[1] => Mux144.IN3
opcodes.funct3[1] => Mux145.IN3
opcodes.funct3[1] => Mux146.IN3
opcodes.funct3[1] => Mux147.IN3
opcodes.funct3[1] => Mux148.IN3
opcodes.funct3[1] => Mux149.IN3
opcodes.funct3[1] => Mux150.IN3
opcodes.funct3[1] => Mux151.IN3
opcodes.funct3[1] => Mux152.IN3
opcodes.funct3[1] => Mux153.IN3
opcodes.funct3[1] => Mux154.IN3
opcodes.funct3[1] => Mux155.IN3
opcodes.funct3[1] => Mux156.IN3
opcodes.funct3[1] => Mux157.IN3
opcodes.funct3[1] => Mux158.IN3
opcodes.funct3[1] => Mux159.IN3
opcodes.funct3[1] => Mux160.IN3
opcodes.funct3[1] => Mux161.IN3
opcodes.funct3[1] => Mux162.IN3
opcodes.funct3[1] => Mux163.IN3
opcodes.funct3[1] => Mux164.IN3
opcodes.funct3[1] => Mux165.IN3
opcodes.funct3[1] => Mux166.IN3
opcodes.funct3[1] => Mux167.IN3
opcodes.funct3[1] => Mux168.IN3
opcodes.funct3[1] => Mux169.IN3
opcodes.funct3[1] => Mux170.IN3
opcodes.funct3[1] => Mux171.IN3
opcodes.funct3[1] => Mux172.IN3
opcodes.funct3[1] => Mux173.IN3
opcodes.funct3[1] => Mux174.IN3
opcodes.funct3[1] => Mux175.IN3
opcodes.funct3[1] => Mux176.IN3
opcodes.funct3[1] => Mux177.IN3
opcodes.funct3[1] => Mux178.IN3
opcodes.funct3[1] => Mux179.IN3
opcodes.funct3[1] => Mux180.IN3
opcodes.funct3[1] => Mux181.IN3
opcodes.funct3[1] => Mux182.IN3
opcodes.funct3[1] => Mux183.IN3
opcodes.funct3[1] => Mux184.IN3
opcodes.funct3[1] => Mux185.IN3
opcodes.funct3[1] => Mux186.IN3
opcodes.funct3[1] => Mux187.IN3
opcodes.funct3[1] => Mux188.IN3
opcodes.funct3[1] => Mux189.IN3
opcodes.funct3[1] => Mux190.IN3
opcodes.funct3[1] => Mux191.IN3
opcodes.funct3[2] => ~NO_FANOUT~
opcodes.opcode[0] => ~NO_FANOUT~
opcodes.opcode[1] => ~NO_FANOUT~
opcodes.opcode[2] => ~NO_FANOUT~
opcodes.opcode[3] => ~NO_FANOUT~
opcodes.opcode[4] => ~NO_FANOUT~
opcodes.opcode[5] => ~NO_FANOUT~
opcodes.opcode[6] => ~NO_FANOUT~
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => pending_interrupts.OUTPUTSELECT
mret => interrupt_pending_control.IN1
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => mstatus_mask.OUTPUTSELECT
mret => load_mepc.IN1
mret => Selector0.IN3
mret => Selector1.IN3
mret => Selector2.IN3
mret => Selector3.IN3
mret => Selector4.IN3
mret => Selector5.IN3
mret => Selector6.IN3
mret => Selector7.IN3
mret => Selector8.IN3
mret => Selector9.IN3
mret => Selector10.IN3
mret => Selector11.IN3
mret => Selector12.IN3
mret => Selector13.IN3
mret => Selector14.IN3
mret => Selector15.IN3
mret => Selector16.IN3
mret => Selector17.IN3
mret => Selector18.IN3
mret => Selector19.IN3
mret => Selector20.IN3
mret => Selector21.IN3
mret => Selector22.IN3
mret => Selector23.IN3
mret => Selector24.IN3
mret => Selector25.IN3
mret => Selector26.IN3
mret => Selector27.IN3
mret => Selector28.IN3
mret => Selector29.IN3
mret => mepc_out.OUTPUTSELECT
mret => mepc_out.OUTPUTSELECT
mret => Selector0.IN1
mret => Selector1.IN1
mret => Selector2.IN1
mret => Selector3.IN1
mret => Selector4.IN1
mret => Selector5.IN1
mret => Selector6.IN1
mret => Selector7.IN1
mret => Selector8.IN1
mret => Selector9.IN1
mret => Selector10.IN1
mret => Selector11.IN1
mret => Selector12.IN1
mret => Selector13.IN1
mret => Selector14.IN1
mret => Selector15.IN1
mret => Selector16.IN1
mret => Selector17.IN1
mret => Selector18.IN1
mret => Selector19.IN1
mret => Selector20.IN1
mret => Selector21.IN1
mret => Selector22.IN1
mret => Selector23.IN1
mret => Selector24.IN1
mret => Selector25.IN1
mret => Selector26.IN1
mret => Selector27.IN1
mret => Selector28.IN1
mret => Selector29.IN1
interrupts[0] => ~NO_FANOUT~
interrupts[1] => ~NO_FANOUT~
interrupts[2] => ~NO_FANOUT~
interrupts[3] => ~NO_FANOUT~
interrupts[4] => ~NO_FANOUT~
interrupts[5] => ~NO_FANOUT~
interrupts[6] => ~NO_FANOUT~
interrupts[7] => ~NO_FANOUT~
interrupts[8] => ~NO_FANOUT~
interrupts[9] => ~NO_FANOUT~
interrupts[10] => ~NO_FANOUT~
interrupts[11] => ~NO_FANOUT~
interrupts[12] => ~NO_FANOUT~
interrupts[13] => ~NO_FANOUT~
interrupts[14] => ~NO_FANOUT~
interrupts[15] => ~NO_FANOUT~
interrupts[16] => ~NO_FANOUT~
interrupts[17] => pending_interrupts.IN1
interrupts[18] => pending_interrupts.IN1
interrupts[19] => pending_interrupts.IN1
interrupts[20] => pending_interrupts.IN1
interrupts[21] => pending_interrupts.IN1
interrupts[22] => pending_interrupts.IN1
interrupts[23] => pending_interrupts.IN1
interrupts[24] => pending_interrupts.IN1
interrupts[25] => pending_interrupts.IN1
interrupts[26] => pending_interrupts.IN1
interrupts[27] => pending_interrupts.IN1
interrupts[28] => pending_interrupts.IN1
interrupts[29] => pending_interrupts.IN1
interrupts[30] => pending_interrupts.IN1
interrupts[31] => pending_interrupts.IN1
csr_value[0] <= csr_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[1] <= csr_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[2] <= csr_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[3] <= csr_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[4] <= csr_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[5] <= csr_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[6] <= csr_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[7] <= csr_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[8] <= csr_value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[9] <= csr_value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[10] <= csr_value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[11] <= csr_value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[12] <= csr_value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[13] <= csr_value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[14] <= csr_value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[15] <= csr_value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[16] <= csr_value[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[17] <= csr_value[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[18] <= csr_value[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[19] <= csr_value[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[20] <= csr_value[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[21] <= csr_value[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[22] <= csr_value[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[23] <= csr_value[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[24] <= csr_value[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[25] <= csr_value[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[26] <= csr_value[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[27] <= csr_value[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[28] <= csr_value[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[29] <= csr_value[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[30] <= csr_value[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_value[31] <= csr_value[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_mepc <= load_mepc.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[0] <= mepc_out.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[1] <= mepc_out.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mepc_out[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|core:myRiscv|iregister:ins_register
clk => imm_j[0]~reg0.CLK
clk => imm_j[1]~reg0.CLK
clk => imm_j[2]~reg0.CLK
clk => imm_j[3]~reg0.CLK
clk => imm_j[4]~reg0.CLK
clk => imm_j[5]~reg0.CLK
clk => imm_j[6]~reg0.CLK
clk => imm_j[7]~reg0.CLK
clk => imm_j[8]~reg0.CLK
clk => imm_j[9]~reg0.CLK
clk => imm_j[10]~reg0.CLK
clk => imm_j[11]~reg0.CLK
clk => imm_j[12]~reg0.CLK
clk => imm_j[13]~reg0.CLK
clk => imm_j[14]~reg0.CLK
clk => imm_j[15]~reg0.CLK
clk => imm_j[16]~reg0.CLK
clk => imm_j[17]~reg0.CLK
clk => imm_j[18]~reg0.CLK
clk => imm_j[19]~reg0.CLK
clk => imm_j[20]~reg0.CLK
clk => imm_j[21]~reg0.CLK
clk => imm_j[22]~reg0.CLK
clk => imm_j[23]~reg0.CLK
clk => imm_j[24]~reg0.CLK
clk => imm_j[25]~reg0.CLK
clk => imm_j[26]~reg0.CLK
clk => imm_j[27]~reg0.CLK
clk => imm_j[28]~reg0.CLK
clk => imm_j[29]~reg0.CLK
clk => imm_j[30]~reg0.CLK
clk => imm_j[31]~reg0.CLK
clk => imm_u[0]~reg0.CLK
clk => imm_u[1]~reg0.CLK
clk => imm_u[2]~reg0.CLK
clk => imm_u[3]~reg0.CLK
clk => imm_u[4]~reg0.CLK
clk => imm_u[5]~reg0.CLK
clk => imm_u[6]~reg0.CLK
clk => imm_u[7]~reg0.CLK
clk => imm_u[8]~reg0.CLK
clk => imm_u[9]~reg0.CLK
clk => imm_u[10]~reg0.CLK
clk => imm_u[11]~reg0.CLK
clk => imm_u[12]~reg0.CLK
clk => imm_u[13]~reg0.CLK
clk => imm_u[14]~reg0.CLK
clk => imm_u[15]~reg0.CLK
clk => imm_u[16]~reg0.CLK
clk => imm_u[17]~reg0.CLK
clk => imm_u[18]~reg0.CLK
clk => imm_u[19]~reg0.CLK
clk => imm_u[20]~reg0.CLK
clk => imm_u[21]~reg0.CLK
clk => imm_u[22]~reg0.CLK
clk => imm_u[23]~reg0.CLK
clk => imm_u[24]~reg0.CLK
clk => imm_u[25]~reg0.CLK
clk => imm_u[26]~reg0.CLK
clk => imm_u[27]~reg0.CLK
clk => imm_u[28]~reg0.CLK
clk => imm_u[29]~reg0.CLK
clk => imm_u[30]~reg0.CLK
clk => imm_u[31]~reg0.CLK
clk => imm_b[0]~reg0.CLK
clk => imm_b[1]~reg0.CLK
clk => imm_b[2]~reg0.CLK
clk => imm_b[3]~reg0.CLK
clk => imm_b[4]~reg0.CLK
clk => imm_b[5]~reg0.CLK
clk => imm_b[6]~reg0.CLK
clk => imm_b[7]~reg0.CLK
clk => imm_b[8]~reg0.CLK
clk => imm_b[9]~reg0.CLK
clk => imm_b[10]~reg0.CLK
clk => imm_b[11]~reg0.CLK
clk => imm_b[12]~reg0.CLK
clk => imm_b[13]~reg0.CLK
clk => imm_b[14]~reg0.CLK
clk => imm_b[15]~reg0.CLK
clk => imm_b[16]~reg0.CLK
clk => imm_b[17]~reg0.CLK
clk => imm_b[18]~reg0.CLK
clk => imm_b[19]~reg0.CLK
clk => imm_b[20]~reg0.CLK
clk => imm_b[21]~reg0.CLK
clk => imm_b[22]~reg0.CLK
clk => imm_b[23]~reg0.CLK
clk => imm_b[24]~reg0.CLK
clk => imm_b[25]~reg0.CLK
clk => imm_b[26]~reg0.CLK
clk => imm_b[27]~reg0.CLK
clk => imm_b[28]~reg0.CLK
clk => imm_b[29]~reg0.CLK
clk => imm_b[30]~reg0.CLK
clk => imm_b[31]~reg0.CLK
clk => imm_s[0]~reg0.CLK
clk => imm_s[1]~reg0.CLK
clk => imm_s[2]~reg0.CLK
clk => imm_s[3]~reg0.CLK
clk => imm_s[4]~reg0.CLK
clk => imm_s[5]~reg0.CLK
clk => imm_s[6]~reg0.CLK
clk => imm_s[7]~reg0.CLK
clk => imm_s[8]~reg0.CLK
clk => imm_s[9]~reg0.CLK
clk => imm_s[10]~reg0.CLK
clk => imm_s[11]~reg0.CLK
clk => imm_s[12]~reg0.CLK
clk => imm_s[13]~reg0.CLK
clk => imm_s[14]~reg0.CLK
clk => imm_s[15]~reg0.CLK
clk => imm_s[16]~reg0.CLK
clk => imm_s[17]~reg0.CLK
clk => imm_s[18]~reg0.CLK
clk => imm_s[19]~reg0.CLK
clk => imm_s[20]~reg0.CLK
clk => imm_s[21]~reg0.CLK
clk => imm_s[22]~reg0.CLK
clk => imm_s[23]~reg0.CLK
clk => imm_s[24]~reg0.CLK
clk => imm_s[25]~reg0.CLK
clk => imm_s[26]~reg0.CLK
clk => imm_s[27]~reg0.CLK
clk => imm_s[28]~reg0.CLK
clk => imm_s[29]~reg0.CLK
clk => imm_s[30]~reg0.CLK
clk => imm_s[31]~reg0.CLK
clk => imm_i[0]~reg0.CLK
clk => imm_i[1]~reg0.CLK
clk => imm_i[2]~reg0.CLK
clk => imm_i[3]~reg0.CLK
clk => imm_i[4]~reg0.CLK
clk => imm_i[5]~reg0.CLK
clk => imm_i[6]~reg0.CLK
clk => imm_i[7]~reg0.CLK
clk => imm_i[8]~reg0.CLK
clk => imm_i[9]~reg0.CLK
clk => imm_i[10]~reg0.CLK
clk => imm_i[11]~reg0.CLK
clk => imm_i[12]~reg0.CLK
clk => imm_i[13]~reg0.CLK
clk => imm_i[14]~reg0.CLK
clk => imm_i[15]~reg0.CLK
clk => imm_i[16]~reg0.CLK
clk => imm_i[17]~reg0.CLK
clk => imm_i[18]~reg0.CLK
clk => imm_i[19]~reg0.CLK
clk => imm_i[20]~reg0.CLK
clk => imm_i[21]~reg0.CLK
clk => imm_i[22]~reg0.CLK
clk => imm_i[23]~reg0.CLK
clk => imm_i[24]~reg0.CLK
clk => imm_i[25]~reg0.CLK
clk => imm_i[26]~reg0.CLK
clk => imm_i[27]~reg0.CLK
clk => imm_i[28]~reg0.CLK
clk => imm_i[29]~reg0.CLK
clk => imm_i[30]~reg0.CLK
clk => imm_i[31]~reg0.CLK
clk => rs2[0]~reg0.CLK
clk => rs2[1]~reg0.CLK
clk => rs2[2]~reg0.CLK
clk => rs2[3]~reg0.CLK
clk => rs2[4]~reg0.CLK
clk => rs1[0]~reg0.CLK
clk => rs1[1]~reg0.CLK
clk => rs1[2]~reg0.CLK
clk => rs1[3]~reg0.CLK
clk => rs1[4]~reg0.CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => opcodes.funct12[0]~reg0.CLK
clk => opcodes.funct12[1]~reg0.CLK
clk => opcodes.funct12[2]~reg0.CLK
clk => opcodes.funct12[3]~reg0.CLK
clk => opcodes.funct12[4]~reg0.CLK
clk => opcodes.funct12[5]~reg0.CLK
clk => opcodes.funct12[6]~reg0.CLK
clk => opcodes.funct12[7]~reg0.CLK
clk => opcodes.funct12[8]~reg0.CLK
clk => opcodes.funct12[9]~reg0.CLK
clk => opcodes.funct12[10]~reg0.CLK
clk => opcodes.funct12[11]~reg0.CLK
clk => opcodes.funct7[0]~reg0.CLK
clk => opcodes.funct7[1]~reg0.CLK
clk => opcodes.funct7[2]~reg0.CLK
clk => opcodes.funct7[3]~reg0.CLK
clk => opcodes.funct7[4]~reg0.CLK
clk => opcodes.funct7[5]~reg0.CLK
clk => opcodes.funct7[6]~reg0.CLK
clk => opcodes.funct3[0]~reg0.CLK
clk => opcodes.funct3[1]~reg0.CLK
clk => opcodes.funct3[2]~reg0.CLK
clk => opcodes.opcode[0]~reg0.CLK
clk => opcodes.opcode[1]~reg0.CLK
clk => opcodes.opcode[2]~reg0.CLK
clk => opcodes.opcode[3]~reg0.CLK
clk => opcodes.opcode[4]~reg0.CLK
clk => opcodes.opcode[5]~reg0.CLK
clk => opcodes.opcode[6]~reg0.CLK
rst => imm_j[0]~reg0.ACLR
rst => imm_j[1]~reg0.ACLR
rst => imm_j[2]~reg0.ACLR
rst => imm_j[3]~reg0.ACLR
rst => imm_j[4]~reg0.ACLR
rst => imm_j[5]~reg0.ACLR
rst => imm_j[6]~reg0.ACLR
rst => imm_j[7]~reg0.ACLR
rst => imm_j[8]~reg0.ACLR
rst => imm_j[9]~reg0.ACLR
rst => imm_j[10]~reg0.ACLR
rst => imm_j[11]~reg0.ACLR
rst => imm_j[12]~reg0.ACLR
rst => imm_j[13]~reg0.ACLR
rst => imm_j[14]~reg0.ACLR
rst => imm_j[15]~reg0.ACLR
rst => imm_j[16]~reg0.ACLR
rst => imm_j[17]~reg0.ACLR
rst => imm_j[18]~reg0.ACLR
rst => imm_j[19]~reg0.ACLR
rst => imm_j[20]~reg0.ACLR
rst => imm_j[21]~reg0.ACLR
rst => imm_j[22]~reg0.ACLR
rst => imm_j[23]~reg0.ACLR
rst => imm_j[24]~reg0.ACLR
rst => imm_j[25]~reg0.ACLR
rst => imm_j[26]~reg0.ACLR
rst => imm_j[27]~reg0.ACLR
rst => imm_j[28]~reg0.ACLR
rst => imm_j[29]~reg0.ACLR
rst => imm_j[30]~reg0.ACLR
rst => imm_j[31]~reg0.ACLR
rst => imm_u[0]~reg0.ACLR
rst => imm_u[1]~reg0.ACLR
rst => imm_u[2]~reg0.ACLR
rst => imm_u[3]~reg0.ACLR
rst => imm_u[4]~reg0.ACLR
rst => imm_u[5]~reg0.ACLR
rst => imm_u[6]~reg0.ACLR
rst => imm_u[7]~reg0.ACLR
rst => imm_u[8]~reg0.ACLR
rst => imm_u[9]~reg0.ACLR
rst => imm_u[10]~reg0.ACLR
rst => imm_u[11]~reg0.ACLR
rst => imm_u[12]~reg0.ACLR
rst => imm_u[13]~reg0.ACLR
rst => imm_u[14]~reg0.ACLR
rst => imm_u[15]~reg0.ACLR
rst => imm_u[16]~reg0.ACLR
rst => imm_u[17]~reg0.ACLR
rst => imm_u[18]~reg0.ACLR
rst => imm_u[19]~reg0.ACLR
rst => imm_u[20]~reg0.ACLR
rst => imm_u[21]~reg0.ACLR
rst => imm_u[22]~reg0.ACLR
rst => imm_u[23]~reg0.ACLR
rst => imm_u[24]~reg0.ACLR
rst => imm_u[25]~reg0.ACLR
rst => imm_u[26]~reg0.ACLR
rst => imm_u[27]~reg0.ACLR
rst => imm_u[28]~reg0.ACLR
rst => imm_u[29]~reg0.ACLR
rst => imm_u[30]~reg0.ACLR
rst => imm_u[31]~reg0.ACLR
rst => imm_b[0]~reg0.ACLR
rst => imm_b[1]~reg0.ACLR
rst => imm_b[2]~reg0.ACLR
rst => imm_b[3]~reg0.ACLR
rst => imm_b[4]~reg0.ACLR
rst => imm_b[5]~reg0.ACLR
rst => imm_b[6]~reg0.ACLR
rst => imm_b[7]~reg0.ACLR
rst => imm_b[8]~reg0.ACLR
rst => imm_b[9]~reg0.ACLR
rst => imm_b[10]~reg0.ACLR
rst => imm_b[11]~reg0.ACLR
rst => imm_b[12]~reg0.ACLR
rst => imm_b[13]~reg0.ACLR
rst => imm_b[14]~reg0.ACLR
rst => imm_b[15]~reg0.ACLR
rst => imm_b[16]~reg0.ACLR
rst => imm_b[17]~reg0.ACLR
rst => imm_b[18]~reg0.ACLR
rst => imm_b[19]~reg0.ACLR
rst => imm_b[20]~reg0.ACLR
rst => imm_b[21]~reg0.ACLR
rst => imm_b[22]~reg0.ACLR
rst => imm_b[23]~reg0.ACLR
rst => imm_b[24]~reg0.ACLR
rst => imm_b[25]~reg0.ACLR
rst => imm_b[26]~reg0.ACLR
rst => imm_b[27]~reg0.ACLR
rst => imm_b[28]~reg0.ACLR
rst => imm_b[29]~reg0.ACLR
rst => imm_b[30]~reg0.ACLR
rst => imm_b[31]~reg0.ACLR
rst => imm_s[0]~reg0.ACLR
rst => imm_s[1]~reg0.ACLR
rst => imm_s[2]~reg0.ACLR
rst => imm_s[3]~reg0.ACLR
rst => imm_s[4]~reg0.ACLR
rst => imm_s[5]~reg0.ACLR
rst => imm_s[6]~reg0.ACLR
rst => imm_s[7]~reg0.ACLR
rst => imm_s[8]~reg0.ACLR
rst => imm_s[9]~reg0.ACLR
rst => imm_s[10]~reg0.ACLR
rst => imm_s[11]~reg0.ACLR
rst => imm_s[12]~reg0.ACLR
rst => imm_s[13]~reg0.ACLR
rst => imm_s[14]~reg0.ACLR
rst => imm_s[15]~reg0.ACLR
rst => imm_s[16]~reg0.ACLR
rst => imm_s[17]~reg0.ACLR
rst => imm_s[18]~reg0.ACLR
rst => imm_s[19]~reg0.ACLR
rst => imm_s[20]~reg0.ACLR
rst => imm_s[21]~reg0.ACLR
rst => imm_s[22]~reg0.ACLR
rst => imm_s[23]~reg0.ACLR
rst => imm_s[24]~reg0.ACLR
rst => imm_s[25]~reg0.ACLR
rst => imm_s[26]~reg0.ACLR
rst => imm_s[27]~reg0.ACLR
rst => imm_s[28]~reg0.ACLR
rst => imm_s[29]~reg0.ACLR
rst => imm_s[30]~reg0.ACLR
rst => imm_s[31]~reg0.ACLR
rst => imm_i[0]~reg0.ACLR
rst => imm_i[1]~reg0.ACLR
rst => imm_i[2]~reg0.ACLR
rst => imm_i[3]~reg0.ACLR
rst => imm_i[4]~reg0.ACLR
rst => imm_i[5]~reg0.ACLR
rst => imm_i[6]~reg0.ACLR
rst => imm_i[7]~reg0.ACLR
rst => imm_i[8]~reg0.ACLR
rst => imm_i[9]~reg0.ACLR
rst => imm_i[10]~reg0.ACLR
rst => imm_i[11]~reg0.ACLR
rst => imm_i[12]~reg0.ACLR
rst => imm_i[13]~reg0.ACLR
rst => imm_i[14]~reg0.ACLR
rst => imm_i[15]~reg0.ACLR
rst => imm_i[16]~reg0.ACLR
rst => imm_i[17]~reg0.ACLR
rst => imm_i[18]~reg0.ACLR
rst => imm_i[19]~reg0.ACLR
rst => imm_i[20]~reg0.ACLR
rst => imm_i[21]~reg0.ACLR
rst => imm_i[22]~reg0.ACLR
rst => imm_i[23]~reg0.ACLR
rst => imm_i[24]~reg0.ACLR
rst => imm_i[25]~reg0.ACLR
rst => imm_i[26]~reg0.ACLR
rst => imm_i[27]~reg0.ACLR
rst => imm_i[28]~reg0.ACLR
rst => imm_i[29]~reg0.ACLR
rst => imm_i[30]~reg0.ACLR
rst => imm_i[31]~reg0.ACLR
rst => rs2[0]~reg0.ACLR
rst => rs2[1]~reg0.ACLR
rst => rs2[2]~reg0.ACLR
rst => rs2[3]~reg0.ACLR
rst => rs2[4]~reg0.ACLR
rst => rs1[0]~reg0.ACLR
rst => rs1[1]~reg0.ACLR
rst => rs1[2]~reg0.ACLR
rst => rs1[3]~reg0.ACLR
rst => rs1[4]~reg0.ACLR
rst => rd[0]~reg0.ACLR
rst => rd[1]~reg0.ACLR
rst => rd[2]~reg0.ACLR
rst => rd[3]~reg0.ACLR
rst => rd[4]~reg0.ACLR
rst => opcodes.funct12[0]~reg0.ACLR
rst => opcodes.funct12[1]~reg0.ACLR
rst => opcodes.funct12[2]~reg0.ACLR
rst => opcodes.funct12[3]~reg0.ACLR
rst => opcodes.funct12[4]~reg0.ACLR
rst => opcodes.funct12[5]~reg0.ACLR
rst => opcodes.funct12[6]~reg0.ACLR
rst => opcodes.funct12[7]~reg0.ACLR
rst => opcodes.funct12[8]~reg0.ACLR
rst => opcodes.funct12[9]~reg0.ACLR
rst => opcodes.funct12[10]~reg0.ACLR
rst => opcodes.funct12[11]~reg0.ACLR
rst => opcodes.funct7[0]~reg0.ACLR
rst => opcodes.funct7[1]~reg0.ACLR
rst => opcodes.funct7[2]~reg0.ACLR
rst => opcodes.funct7[3]~reg0.ACLR
rst => opcodes.funct7[4]~reg0.ACLR
rst => opcodes.funct7[5]~reg0.ACLR
rst => opcodes.funct7[6]~reg0.ACLR
rst => opcodes.funct3[0]~reg0.ACLR
rst => opcodes.funct3[1]~reg0.ACLR
rst => opcodes.funct3[2]~reg0.ACLR
rst => opcodes.opcode[0]~reg0.ACLR
rst => opcodes.opcode[1]~reg0.ACLR
rst => opcodes.opcode[2]~reg0.ACLR
rst => opcodes.opcode[3]~reg0.ACLR
rst => opcodes.opcode[4]~reg0.ACLR
rst => opcodes.opcode[5]~reg0.ACLR
rst => opcodes.opcode[6]~reg0.ACLR
data[0] => opcodes.opcode[0]~reg0.DATAIN
data[1] => opcodes.opcode[1]~reg0.DATAIN
data[2] => opcodes.opcode[2]~reg0.DATAIN
data[3] => opcodes.opcode[3]~reg0.DATAIN
data[4] => opcodes.opcode[4]~reg0.DATAIN
data[5] => opcodes.opcode[5]~reg0.DATAIN
data[6] => opcodes.opcode[6]~reg0.DATAIN
data[7] => imm_b[11]~reg0.DATAIN
data[7] => imm_s[0]~reg0.DATAIN
data[7] => rd[0]~reg0.DATAIN
data[8] => imm_b[1]~reg0.DATAIN
data[8] => imm_s[1]~reg0.DATAIN
data[8] => rd[1]~reg0.DATAIN
data[9] => imm_b[2]~reg0.DATAIN
data[9] => imm_s[2]~reg0.DATAIN
data[9] => rd[2]~reg0.DATAIN
data[10] => imm_b[3]~reg0.DATAIN
data[10] => imm_s[3]~reg0.DATAIN
data[10] => rd[3]~reg0.DATAIN
data[11] => imm_b[4]~reg0.DATAIN
data[11] => imm_s[4]~reg0.DATAIN
data[11] => rd[4]~reg0.DATAIN
data[12] => imm_j[12]~reg0.DATAIN
data[12] => imm_u[12]~reg0.DATAIN
data[12] => opcodes.funct3[0]~reg0.DATAIN
data[13] => imm_j[13]~reg0.DATAIN
data[13] => imm_u[13]~reg0.DATAIN
data[13] => opcodes.funct3[1]~reg0.DATAIN
data[14] => imm_j[14]~reg0.DATAIN
data[14] => imm_u[14]~reg0.DATAIN
data[14] => opcodes.funct3[2]~reg0.DATAIN
data[15] => imm_j[15]~reg0.DATAIN
data[15] => imm_u[15]~reg0.DATAIN
data[15] => rs1[0]~reg0.DATAIN
data[16] => imm_j[16]~reg0.DATAIN
data[16] => imm_u[16]~reg0.DATAIN
data[16] => rs1[1]~reg0.DATAIN
data[17] => imm_j[17]~reg0.DATAIN
data[17] => imm_u[17]~reg0.DATAIN
data[17] => rs1[2]~reg0.DATAIN
data[18] => imm_j[18]~reg0.DATAIN
data[18] => imm_u[18]~reg0.DATAIN
data[18] => rs1[3]~reg0.DATAIN
data[19] => imm_j[19]~reg0.DATAIN
data[19] => imm_u[19]~reg0.DATAIN
data[19] => rs1[4]~reg0.DATAIN
data[20] => imm_j[11]~reg0.DATAIN
data[20] => imm_u[20]~reg0.DATAIN
data[20] => imm_i[0]~reg0.DATAIN
data[20] => rs2[0]~reg0.DATAIN
data[20] => opcodes.funct12[0]~reg0.DATAIN
data[21] => imm_j[1]~reg0.DATAIN
data[21] => imm_u[21]~reg0.DATAIN
data[21] => imm_i[1]~reg0.DATAIN
data[21] => rs2[1]~reg0.DATAIN
data[21] => opcodes.funct12[1]~reg0.DATAIN
data[22] => imm_j[2]~reg0.DATAIN
data[22] => imm_u[22]~reg0.DATAIN
data[22] => imm_i[2]~reg0.DATAIN
data[22] => rs2[2]~reg0.DATAIN
data[22] => opcodes.funct12[2]~reg0.DATAIN
data[23] => imm_j[3]~reg0.DATAIN
data[23] => imm_u[23]~reg0.DATAIN
data[23] => imm_i[3]~reg0.DATAIN
data[23] => rs2[3]~reg0.DATAIN
data[23] => opcodes.funct12[3]~reg0.DATAIN
data[24] => imm_j[4]~reg0.DATAIN
data[24] => imm_u[24]~reg0.DATAIN
data[24] => imm_i[4]~reg0.DATAIN
data[24] => rs2[4]~reg0.DATAIN
data[24] => opcodes.funct12[4]~reg0.DATAIN
data[25] => imm_j[5]~reg0.DATAIN
data[25] => imm_u[25]~reg0.DATAIN
data[25] => imm_b[5]~reg0.DATAIN
data[25] => imm_s[5]~reg0.DATAIN
data[25] => imm_i[5]~reg0.DATAIN
data[25] => opcodes.funct12[5]~reg0.DATAIN
data[25] => opcodes.funct7[0]~reg0.DATAIN
data[26] => imm_j[6]~reg0.DATAIN
data[26] => imm_u[26]~reg0.DATAIN
data[26] => imm_b[6]~reg0.DATAIN
data[26] => imm_s[6]~reg0.DATAIN
data[26] => imm_i[6]~reg0.DATAIN
data[26] => opcodes.funct12[6]~reg0.DATAIN
data[26] => opcodes.funct7[1]~reg0.DATAIN
data[27] => imm_j[7]~reg0.DATAIN
data[27] => imm_u[27]~reg0.DATAIN
data[27] => imm_b[7]~reg0.DATAIN
data[27] => imm_s[7]~reg0.DATAIN
data[27] => imm_i[7]~reg0.DATAIN
data[27] => opcodes.funct12[7]~reg0.DATAIN
data[27] => opcodes.funct7[2]~reg0.DATAIN
data[28] => imm_j[8]~reg0.DATAIN
data[28] => imm_u[28]~reg0.DATAIN
data[28] => imm_b[8]~reg0.DATAIN
data[28] => imm_s[8]~reg0.DATAIN
data[28] => imm_i[8]~reg0.DATAIN
data[28] => opcodes.funct12[8]~reg0.DATAIN
data[28] => opcodes.funct7[3]~reg0.DATAIN
data[29] => imm_j[9]~reg0.DATAIN
data[29] => imm_u[29]~reg0.DATAIN
data[29] => imm_b[9]~reg0.DATAIN
data[29] => imm_s[9]~reg0.DATAIN
data[29] => imm_i[9]~reg0.DATAIN
data[29] => opcodes.funct12[9]~reg0.DATAIN
data[29] => opcodes.funct7[4]~reg0.DATAIN
data[30] => imm_j[10]~reg0.DATAIN
data[30] => imm_u[30]~reg0.DATAIN
data[30] => imm_b[10]~reg0.DATAIN
data[30] => imm_s[10]~reg0.DATAIN
data[30] => imm_i[10]~reg0.DATAIN
data[30] => opcodes.funct12[10]~reg0.DATAIN
data[30] => opcodes.funct7[5]~reg0.DATAIN
data[31] => imm_j[20]~reg0.DATAIN
data[31] => imm_j[21]~reg0.DATAIN
data[31] => imm_j[22]~reg0.DATAIN
data[31] => imm_j[23]~reg0.DATAIN
data[31] => imm_j[24]~reg0.DATAIN
data[31] => imm_j[25]~reg0.DATAIN
data[31] => imm_j[26]~reg0.DATAIN
data[31] => imm_j[27]~reg0.DATAIN
data[31] => imm_j[28]~reg0.DATAIN
data[31] => imm_j[29]~reg0.DATAIN
data[31] => imm_j[30]~reg0.DATAIN
data[31] => imm_j[31]~reg0.DATAIN
data[31] => imm_u[31]~reg0.DATAIN
data[31] => imm_b[12]~reg0.DATAIN
data[31] => imm_b[13]~reg0.DATAIN
data[31] => imm_b[14]~reg0.DATAIN
data[31] => imm_b[15]~reg0.DATAIN
data[31] => imm_b[16]~reg0.DATAIN
data[31] => imm_b[17]~reg0.DATAIN
data[31] => imm_b[18]~reg0.DATAIN
data[31] => imm_b[19]~reg0.DATAIN
data[31] => imm_b[20]~reg0.DATAIN
data[31] => imm_b[21]~reg0.DATAIN
data[31] => imm_b[22]~reg0.DATAIN
data[31] => imm_b[23]~reg0.DATAIN
data[31] => imm_b[24]~reg0.DATAIN
data[31] => imm_b[25]~reg0.DATAIN
data[31] => imm_b[26]~reg0.DATAIN
data[31] => imm_b[27]~reg0.DATAIN
data[31] => imm_b[28]~reg0.DATAIN
data[31] => imm_b[29]~reg0.DATAIN
data[31] => imm_b[30]~reg0.DATAIN
data[31] => imm_b[31]~reg0.DATAIN
data[31] => imm_s[11]~reg0.DATAIN
data[31] => imm_s[12]~reg0.DATAIN
data[31] => imm_s[13]~reg0.DATAIN
data[31] => imm_s[14]~reg0.DATAIN
data[31] => imm_s[15]~reg0.DATAIN
data[31] => imm_s[16]~reg0.DATAIN
data[31] => imm_s[17]~reg0.DATAIN
data[31] => imm_s[18]~reg0.DATAIN
data[31] => imm_s[19]~reg0.DATAIN
data[31] => imm_s[20]~reg0.DATAIN
data[31] => imm_s[21]~reg0.DATAIN
data[31] => imm_s[22]~reg0.DATAIN
data[31] => imm_s[23]~reg0.DATAIN
data[31] => imm_s[24]~reg0.DATAIN
data[31] => imm_s[25]~reg0.DATAIN
data[31] => imm_s[26]~reg0.DATAIN
data[31] => imm_s[27]~reg0.DATAIN
data[31] => imm_s[28]~reg0.DATAIN
data[31] => imm_s[29]~reg0.DATAIN
data[31] => imm_s[30]~reg0.DATAIN
data[31] => imm_s[31]~reg0.DATAIN
data[31] => imm_i[11]~reg0.DATAIN
data[31] => imm_i[12]~reg0.DATAIN
data[31] => imm_i[13]~reg0.DATAIN
data[31] => imm_i[14]~reg0.DATAIN
data[31] => imm_i[15]~reg0.DATAIN
data[31] => imm_i[16]~reg0.DATAIN
data[31] => imm_i[17]~reg0.DATAIN
data[31] => imm_i[18]~reg0.DATAIN
data[31] => imm_i[19]~reg0.DATAIN
data[31] => imm_i[20]~reg0.DATAIN
data[31] => imm_i[21]~reg0.DATAIN
data[31] => imm_i[22]~reg0.DATAIN
data[31] => imm_i[23]~reg0.DATAIN
data[31] => imm_i[24]~reg0.DATAIN
data[31] => imm_i[25]~reg0.DATAIN
data[31] => imm_i[26]~reg0.DATAIN
data[31] => imm_i[27]~reg0.DATAIN
data[31] => imm_i[28]~reg0.DATAIN
data[31] => imm_i[29]~reg0.DATAIN
data[31] => imm_i[30]~reg0.DATAIN
data[31] => imm_i[31]~reg0.DATAIN
data[31] => opcodes.funct12[11]~reg0.DATAIN
data[31] => opcodes.funct7[6]~reg0.DATAIN
opcodes.funct12[0] <= opcodes.funct12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[1] <= opcodes.funct12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[2] <= opcodes.funct12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[3] <= opcodes.funct12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[4] <= opcodes.funct12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[5] <= opcodes.funct12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[6] <= opcodes.funct12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[7] <= opcodes.funct12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[8] <= opcodes.funct12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[9] <= opcodes.funct12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[10] <= opcodes.funct12[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[11] <= opcodes.funct12[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[0] <= opcodes.funct7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[1] <= opcodes.funct7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[2] <= opcodes.funct7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[3] <= opcodes.funct7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[4] <= opcodes.funct7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[5] <= opcodes.funct7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[6] <= opcodes.funct7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct3[0] <= opcodes.funct3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct3[1] <= opcodes.funct3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct3[2] <= opcodes.funct3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[0] <= opcodes.opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[1] <= opcodes.opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[2] <= opcodes.opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[3] <= opcodes.opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[4] <= opcodes.opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[5] <= opcodes.opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[6] <= opcodes.opcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[0] <= rs1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[1] <= rs1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[2] <= rs1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[3] <= rs1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[4] <= rs1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[0] <= rs2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[1] <= rs2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[2] <= rs2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[3] <= rs2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[4] <= rs2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[0] <= imm_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[1] <= imm_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[2] <= imm_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[3] <= imm_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[4] <= imm_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[5] <= imm_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[6] <= imm_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[7] <= imm_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[8] <= imm_i[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[9] <= imm_i[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[10] <= imm_i[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[11] <= imm_i[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[12] <= imm_i[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[13] <= imm_i[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[14] <= imm_i[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[15] <= imm_i[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[16] <= imm_i[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[17] <= imm_i[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[18] <= imm_i[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[19] <= imm_i[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[20] <= imm_i[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[21] <= imm_i[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[22] <= imm_i[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[23] <= imm_i[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[24] <= imm_i[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[25] <= imm_i[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[26] <= imm_i[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[27] <= imm_i[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[28] <= imm_i[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[29] <= imm_i[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[30] <= imm_i[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[31] <= imm_i[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[0] <= imm_s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[1] <= imm_s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[2] <= imm_s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[3] <= imm_s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[4] <= imm_s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[5] <= imm_s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[6] <= imm_s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[7] <= imm_s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[8] <= imm_s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[9] <= imm_s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[10] <= imm_s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[11] <= imm_s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[12] <= imm_s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[13] <= imm_s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[14] <= imm_s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[15] <= imm_s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[16] <= imm_s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[17] <= imm_s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[18] <= imm_s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[19] <= imm_s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[20] <= imm_s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[21] <= imm_s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[22] <= imm_s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[23] <= imm_s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[24] <= imm_s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[25] <= imm_s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[26] <= imm_s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[27] <= imm_s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[28] <= imm_s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[29] <= imm_s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[30] <= imm_s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[31] <= imm_s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[0] <= imm_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[1] <= imm_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[2] <= imm_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[3] <= imm_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[4] <= imm_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[5] <= imm_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[6] <= imm_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[7] <= imm_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[8] <= imm_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[9] <= imm_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[10] <= imm_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[11] <= imm_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[12] <= imm_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[13] <= imm_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[14] <= imm_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[15] <= imm_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[16] <= imm_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[17] <= imm_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[18] <= imm_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[19] <= imm_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[20] <= imm_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[21] <= imm_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[22] <= imm_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[23] <= imm_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[24] <= imm_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[25] <= imm_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[26] <= imm_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[27] <= imm_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[28] <= imm_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[29] <= imm_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[30] <= imm_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[31] <= imm_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[0] <= imm_u[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[1] <= imm_u[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[2] <= imm_u[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[3] <= imm_u[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[4] <= imm_u[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[5] <= imm_u[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[6] <= imm_u[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[7] <= imm_u[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[8] <= imm_u[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[9] <= imm_u[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[10] <= imm_u[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[11] <= imm_u[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[12] <= imm_u[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[13] <= imm_u[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[14] <= imm_u[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[15] <= imm_u[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[16] <= imm_u[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[17] <= imm_u[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[18] <= imm_u[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[19] <= imm_u[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[20] <= imm_u[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[21] <= imm_u[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[22] <= imm_u[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[23] <= imm_u[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[24] <= imm_u[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[25] <= imm_u[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[26] <= imm_u[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[27] <= imm_u[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[28] <= imm_u[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[29] <= imm_u[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[30] <= imm_u[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[31] <= imm_u[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[0] <= imm_j[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[1] <= imm_j[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[2] <= imm_j[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[3] <= imm_j[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[4] <= imm_j[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[5] <= imm_j[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[6] <= imm_j[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[7] <= imm_j[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[8] <= imm_j[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[9] <= imm_j[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[10] <= imm_j[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[11] <= imm_j[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[12] <= imm_j[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[13] <= imm_j[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[14] <= imm_j[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[15] <= imm_j[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[16] <= imm_j[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[17] <= imm_j[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[18] <= imm_j[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[19] <= imm_j[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[20] <= imm_j[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[21] <= imm_j[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[22] <= imm_j[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[23] <= imm_j[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[24] <= imm_j[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[25] <= imm_j[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[26] <= imm_j[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[27] <= imm_j[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[28] <= imm_j[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[29] <= imm_j[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[30] <= imm_j[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[31] <= imm_j[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|core:myRiscv|register_file:registers
clk => ram~37.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => r2_data[0]~reg0.CLK
clk => r2_data[1]~reg0.CLK
clk => r2_data[2]~reg0.CLK
clk => r2_data[3]~reg0.CLK
clk => r2_data[4]~reg0.CLK
clk => r2_data[5]~reg0.CLK
clk => r2_data[6]~reg0.CLK
clk => r2_data[7]~reg0.CLK
clk => r2_data[8]~reg0.CLK
clk => r2_data[9]~reg0.CLK
clk => r2_data[10]~reg0.CLK
clk => r2_data[11]~reg0.CLK
clk => r2_data[12]~reg0.CLK
clk => r2_data[13]~reg0.CLK
clk => r2_data[14]~reg0.CLK
clk => r2_data[15]~reg0.CLK
clk => r2_data[16]~reg0.CLK
clk => r2_data[17]~reg0.CLK
clk => r2_data[18]~reg0.CLK
clk => r2_data[19]~reg0.CLK
clk => r2_data[20]~reg0.CLK
clk => r2_data[21]~reg0.CLK
clk => r2_data[22]~reg0.CLK
clk => r2_data[23]~reg0.CLK
clk => r2_data[24]~reg0.CLK
clk => r2_data[25]~reg0.CLK
clk => r2_data[26]~reg0.CLK
clk => r2_data[27]~reg0.CLK
clk => r2_data[28]~reg0.CLK
clk => r2_data[29]~reg0.CLK
clk => r2_data[30]~reg0.CLK
clk => r2_data[31]~reg0.CLK
clk => r1_data[0]~reg0.CLK
clk => r1_data[1]~reg0.CLK
clk => r1_data[2]~reg0.CLK
clk => r1_data[3]~reg0.CLK
clk => r1_data[4]~reg0.CLK
clk => r1_data[5]~reg0.CLK
clk => r1_data[6]~reg0.CLK
clk => r1_data[7]~reg0.CLK
clk => r1_data[8]~reg0.CLK
clk => r1_data[9]~reg0.CLK
clk => r1_data[10]~reg0.CLK
clk => r1_data[11]~reg0.CLK
clk => r1_data[12]~reg0.CLK
clk => r1_data[13]~reg0.CLK
clk => r1_data[14]~reg0.CLK
clk => r1_data[15]~reg0.CLK
clk => r1_data[16]~reg0.CLK
clk => r1_data[17]~reg0.CLK
clk => r1_data[18]~reg0.CLK
clk => r1_data[19]~reg0.CLK
clk => r1_data[20]~reg0.CLK
clk => r1_data[21]~reg0.CLK
clk => r1_data[22]~reg0.CLK
clk => r1_data[23]~reg0.CLK
clk => r1_data[24]~reg0.CLK
clk => r1_data[25]~reg0.CLK
clk => r1_data[26]~reg0.CLK
clk => r1_data[27]~reg0.CLK
clk => r1_data[28]~reg0.CLK
clk => r1_data[29]~reg0.CLK
clk => r1_data[30]~reg0.CLK
clk => r1_data[31]~reg0.CLK
clk => ram.CLK0
rst => ~NO_FANOUT~
w_ena => w_ena_prot.DATAA
w_address[0] => Equal0.IN9
w_address[0] => ram~4.DATAIN
w_address[0] => ram.WADDR
w_address[1] => Equal0.IN8
w_address[1] => ram~3.DATAIN
w_address[1] => ram.WADDR1
w_address[2] => Equal0.IN7
w_address[2] => ram~2.DATAIN
w_address[2] => ram.WADDR2
w_address[3] => Equal0.IN6
w_address[3] => ram~1.DATAIN
w_address[3] => ram.WADDR3
w_address[4] => Equal0.IN5
w_address[4] => ram~0.DATAIN
w_address[4] => ram.WADDR4
w_data[0] => ram~36.DATAIN
w_data[0] => ram.DATAIN
w_data[1] => ram~35.DATAIN
w_data[1] => ram.DATAIN1
w_data[2] => ram~34.DATAIN
w_data[2] => ram.DATAIN2
w_data[3] => ram~33.DATAIN
w_data[3] => ram.DATAIN3
w_data[4] => ram~32.DATAIN
w_data[4] => ram.DATAIN4
w_data[5] => ram~31.DATAIN
w_data[5] => ram.DATAIN5
w_data[6] => ram~30.DATAIN
w_data[6] => ram.DATAIN6
w_data[7] => ram~29.DATAIN
w_data[7] => ram.DATAIN7
w_data[8] => ram~28.DATAIN
w_data[8] => ram.DATAIN8
w_data[9] => ram~27.DATAIN
w_data[9] => ram.DATAIN9
w_data[10] => ram~26.DATAIN
w_data[10] => ram.DATAIN10
w_data[11] => ram~25.DATAIN
w_data[11] => ram.DATAIN11
w_data[12] => ram~24.DATAIN
w_data[12] => ram.DATAIN12
w_data[13] => ram~23.DATAIN
w_data[13] => ram.DATAIN13
w_data[14] => ram~22.DATAIN
w_data[14] => ram.DATAIN14
w_data[15] => ram~21.DATAIN
w_data[15] => ram.DATAIN15
w_data[16] => ram~20.DATAIN
w_data[16] => ram.DATAIN16
w_data[17] => ram~19.DATAIN
w_data[17] => ram.DATAIN17
w_data[18] => ram~18.DATAIN
w_data[18] => ram.DATAIN18
w_data[19] => ram~17.DATAIN
w_data[19] => ram.DATAIN19
w_data[20] => ram~16.DATAIN
w_data[20] => ram.DATAIN20
w_data[21] => ram~15.DATAIN
w_data[21] => ram.DATAIN21
w_data[22] => ram~14.DATAIN
w_data[22] => ram.DATAIN22
w_data[23] => ram~13.DATAIN
w_data[23] => ram.DATAIN23
w_data[24] => ram~12.DATAIN
w_data[24] => ram.DATAIN24
w_data[25] => ram~11.DATAIN
w_data[25] => ram.DATAIN25
w_data[26] => ram~10.DATAIN
w_data[26] => ram.DATAIN26
w_data[27] => ram~9.DATAIN
w_data[27] => ram.DATAIN27
w_data[28] => ram~8.DATAIN
w_data[28] => ram.DATAIN28
w_data[29] => ram~7.DATAIN
w_data[29] => ram.DATAIN29
w_data[30] => ram~6.DATAIN
w_data[30] => ram.DATAIN30
w_data[31] => ram~5.DATAIN
w_data[31] => ram.DATAIN31
r1_address[0] => ram.RADDR
r1_address[1] => ram.RADDR1
r1_address[2] => ram.RADDR2
r1_address[3] => ram.RADDR3
r1_address[4] => ram.RADDR4
r1_data[0] <= r1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[1] <= r1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[2] <= r1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[3] <= r1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[4] <= r1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[5] <= r1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[6] <= r1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[7] <= r1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[8] <= r1_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[9] <= r1_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[10] <= r1_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[11] <= r1_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[12] <= r1_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[13] <= r1_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[14] <= r1_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[15] <= r1_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[16] <= r1_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[17] <= r1_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[18] <= r1_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[19] <= r1_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[20] <= r1_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[21] <= r1_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[22] <= r1_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[23] <= r1_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[24] <= r1_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[25] <= r1_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[26] <= r1_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[27] <= r1_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[28] <= r1_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[29] <= r1_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[30] <= r1_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[31] <= r1_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_address[0] => ram.PORTBRADDR
r2_address[1] => ram.PORTBRADDR1
r2_address[2] => ram.PORTBRADDR2
r2_address[3] => ram.PORTBRADDR3
r2_address[4] => ram.PORTBRADDR4
r2_data[0] <= r2_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[1] <= r2_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[2] <= r2_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[3] <= r2_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[4] <= r2_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[5] <= r2_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[6] <= r2_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[7] <= r2_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[8] <= r2_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[9] <= r2_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[10] <= r2_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[11] <= r2_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[12] <= r2_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[13] <= r2_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[14] <= r2_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[15] <= r2_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[16] <= r2_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[17] <= r2_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[18] <= r2_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[19] <= r2_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[20] <= r2_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[21] <= r2_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[22] <= r2_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[23] <= r2_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[24] <= r2_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[25] <= r2_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[26] <= r2_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[27] <= r2_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[28] <= r2_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[29] <= r2_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[30] <= r2_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[31] <= r2_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|core:myRiscv|decoder:decoder0
clk => state~4.DATAIN
rst => state~6.DATAIN
dmemory.word_size[0] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
dmemory.word_size[1] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
dmemory.bus_lag <= <GND>
dmemory.signal_ext <= dmemory.DB_MAX_OUTPUT_PORT_TYPE
dmemory.write <= dmemory.DB_MAX_OUTPUT_PORT_TYPE
dmemory.read <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct12[0] => Equal2.IN23
opcodes.funct12[1] => Equal2.IN22
opcodes.funct12[2] => Equal2.IN21
opcodes.funct12[3] => Equal2.IN20
opcodes.funct12[4] => Equal2.IN19
opcodes.funct12[5] => Equal2.IN18
opcodes.funct12[6] => Equal2.IN17
opcodes.funct12[7] => Equal2.IN16
opcodes.funct12[8] => Equal2.IN15
opcodes.funct12[9] => Equal2.IN14
opcodes.funct12[10] => Equal2.IN13
opcodes.funct12[11] => Equal2.IN12
opcodes.funct7[0] => Mux12.IN69
opcodes.funct7[0] => Mux13.IN134
opcodes.funct7[0] => Mux14.IN134
opcodes.funct7[0] => Equal0.IN0
opcodes.funct7[0] => Equal1.IN6
opcodes.funct7[1] => Mux12.IN68
opcodes.funct7[1] => Mux13.IN133
opcodes.funct7[1] => Mux14.IN133
opcodes.funct7[1] => Equal0.IN6
opcodes.funct7[1] => Equal1.IN5
opcodes.funct7[2] => Mux12.IN67
opcodes.funct7[2] => Mux13.IN132
opcodes.funct7[2] => Mux14.IN132
opcodes.funct7[2] => Equal0.IN5
opcodes.funct7[2] => Equal1.IN4
opcodes.funct7[3] => Mux12.IN66
opcodes.funct7[3] => Mux13.IN131
opcodes.funct7[3] => Mux14.IN131
opcodes.funct7[3] => Equal0.IN4
opcodes.funct7[3] => Equal1.IN3
opcodes.funct7[4] => Mux12.IN65
opcodes.funct7[4] => Mux13.IN130
opcodes.funct7[4] => Mux14.IN130
opcodes.funct7[4] => Equal0.IN3
opcodes.funct7[4] => Equal1.IN2
opcodes.funct7[5] => Mux13.IN129
opcodes.funct7[5] => Mux14.IN129
opcodes.funct7[5] => Equal0.IN2
opcodes.funct7[5] => Equal1.IN1
opcodes.funct7[6] => Mux12.IN64
opcodes.funct7[6] => Mux13.IN128
opcodes.funct7[6] => Mux14.IN128
opcodes.funct7[6] => Equal0.IN1
opcodes.funct7[6] => Equal1.IN0
opcodes.funct3[0] => Mux15.IN10
opcodes.funct3[0] => Mux16.IN10
opcodes.funct3[0] => Mux17.IN10
opcodes.funct3[0] => Mux18.IN10
opcodes.funct3[0] => Mux19.IN10
opcodes.funct3[0] => Mux20.IN10
opcodes.funct3[0] => Mux21.IN10
opcodes.funct3[0] => Mux22.IN10
opcodes.funct3[0] => Mux23.IN10
opcodes.funct3[0] => Mux24.IN10
opcodes.funct3[0] => Mux25.IN10
opcodes.funct3[0] => Mux27.IN5
opcodes.funct3[0] => Mux28.IN10
opcodes.funct3[0] => M_Cod.DATAB
opcodes.funct3[1] => Mux15.IN9
opcodes.funct3[1] => Mux16.IN9
opcodes.funct3[1] => Mux17.IN9
opcodes.funct3[1] => Mux18.IN9
opcodes.funct3[1] => Mux19.IN9
opcodes.funct3[1] => Mux20.IN9
opcodes.funct3[1] => Mux21.IN9
opcodes.funct3[1] => Mux22.IN9
opcodes.funct3[1] => Mux23.IN9
opcodes.funct3[1] => Mux24.IN9
opcodes.funct3[1] => Mux25.IN9
opcodes.funct3[1] => Mux26.IN5
opcodes.funct3[1] => Mux27.IN4
opcodes.funct3[1] => Mux28.IN9
opcodes.funct3[1] => M_Cod.DATAB
opcodes.funct3[1] => Selector13.IN2
opcodes.funct3[2] => Mux15.IN8
opcodes.funct3[2] => Mux16.IN8
opcodes.funct3[2] => Mux17.IN8
opcodes.funct3[2] => Mux18.IN8
opcodes.funct3[2] => Mux19.IN8
opcodes.funct3[2] => Mux20.IN8
opcodes.funct3[2] => Mux21.IN8
opcodes.funct3[2] => Mux22.IN8
opcodes.funct3[2] => Mux23.IN8
opcodes.funct3[2] => Mux24.IN8
opcodes.funct3[2] => Mux25.IN8
opcodes.funct3[2] => Mux26.IN4
opcodes.funct3[2] => Mux28.IN8
opcodes.funct3[2] => M_Cod.DATAB
opcodes.opcode[0] => Mux0.IN134
opcodes.opcode[0] => Mux1.IN134
opcodes.opcode[0] => Mux2.IN134
opcodes.opcode[0] => Mux3.IN134
opcodes.opcode[0] => Mux4.IN134
opcodes.opcode[0] => Mux5.IN134
opcodes.opcode[0] => Mux6.IN134
opcodes.opcode[0] => Mux7.IN134
opcodes.opcode[0] => Mux8.IN134
opcodes.opcode[0] => Mux9.IN134
opcodes.opcode[0] => Mux10.IN134
opcodes.opcode[0] => Mux11.IN134
opcodes.opcode[1] => Mux0.IN133
opcodes.opcode[1] => Mux1.IN133
opcodes.opcode[1] => Mux2.IN133
opcodes.opcode[1] => Mux3.IN133
opcodes.opcode[1] => Mux4.IN133
opcodes.opcode[1] => Mux5.IN133
opcodes.opcode[1] => Mux6.IN133
opcodes.opcode[1] => Mux7.IN133
opcodes.opcode[1] => Mux8.IN133
opcodes.opcode[1] => Mux9.IN133
opcodes.opcode[1] => Mux10.IN133
opcodes.opcode[1] => Mux11.IN133
opcodes.opcode[2] => Mux0.IN132
opcodes.opcode[2] => Mux1.IN132
opcodes.opcode[2] => Mux2.IN132
opcodes.opcode[2] => Mux3.IN132
opcodes.opcode[2] => Mux4.IN132
opcodes.opcode[2] => Mux5.IN132
opcodes.opcode[2] => Mux6.IN132
opcodes.opcode[2] => Mux7.IN132
opcodes.opcode[2] => Mux8.IN132
opcodes.opcode[2] => Mux9.IN132
opcodes.opcode[2] => Mux10.IN132
opcodes.opcode[2] => Mux11.IN132
opcodes.opcode[3] => Mux0.IN131
opcodes.opcode[3] => Mux1.IN131
opcodes.opcode[3] => Mux2.IN131
opcodes.opcode[3] => Mux3.IN131
opcodes.opcode[3] => Mux4.IN131
opcodes.opcode[3] => Mux5.IN131
opcodes.opcode[3] => Mux6.IN131
opcodes.opcode[3] => Mux7.IN131
opcodes.opcode[3] => Mux8.IN131
opcodes.opcode[3] => Mux9.IN131
opcodes.opcode[3] => Mux10.IN131
opcodes.opcode[3] => Mux11.IN131
opcodes.opcode[4] => Mux0.IN130
opcodes.opcode[4] => Mux1.IN130
opcodes.opcode[4] => Mux2.IN130
opcodes.opcode[4] => Mux3.IN130
opcodes.opcode[4] => Mux4.IN130
opcodes.opcode[4] => Mux5.IN130
opcodes.opcode[4] => Mux6.IN130
opcodes.opcode[4] => Mux7.IN130
opcodes.opcode[4] => Mux8.IN130
opcodes.opcode[4] => Mux9.IN130
opcodes.opcode[4] => Mux10.IN130
opcodes.opcode[4] => Mux11.IN130
opcodes.opcode[5] => Mux0.IN129
opcodes.opcode[5] => Mux1.IN129
opcodes.opcode[5] => Mux2.IN129
opcodes.opcode[5] => Mux3.IN129
opcodes.opcode[5] => Mux4.IN129
opcodes.opcode[5] => Mux5.IN129
opcodes.opcode[5] => Mux6.IN129
opcodes.opcode[5] => Mux7.IN129
opcodes.opcode[5] => Mux8.IN129
opcodes.opcode[5] => Mux9.IN129
opcodes.opcode[5] => Mux10.IN129
opcodes.opcode[5] => Mux11.IN129
opcodes.opcode[6] => Mux0.IN128
opcodes.opcode[6] => Mux1.IN128
opcodes.opcode[6] => Mux2.IN128
opcodes.opcode[6] => Mux3.IN128
opcodes.opcode[6] => Mux4.IN128
opcodes.opcode[6] => Mux5.IN128
opcodes.opcode[6] => Mux6.IN128
opcodes.opcode[6] => Mux7.IN128
opcodes.opcode[6] => Mux8.IN128
opcodes.opcode[6] => Mux9.IN128
opcodes.opcode[6] => Mux10.IN128
opcodes.opcode[6] => Mux11.IN128
bus_lag => state.DATAB
bus_lag => Selector0.IN2
jumps.load_from[0] <= jumps.DB_MAX_OUTPUT_PORT_TYPE
jumps.load_from[1] <= jumps.load_from[1].DB_MAX_OUTPUT_PORT_TYPE
jumps.load <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
jumps.inc <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
ulaMuxData[0] <= ulaMuxData.DB_MAX_OUTPUT_PORT_TYPE
ulaMuxData[1] <= <GND>
ulaCod[0] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
ulaCod[1] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
ulaCod[2] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
ulaCod[3] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
M_Cod[0] <= M_Cod.DB_MAX_OUTPUT_PORT_TYPE
M_Cod[1] <= M_Cod.DB_MAX_OUTPUT_PORT_TYPE
M_Cod[2] <= M_Cod.DB_MAX_OUTPUT_PORT_TYPE
writeBackMux[0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
writeBackMux[1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
writeBackMux[2] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
reg_write <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
cpu_state.error <= <GND>
cpu_state.halted <= <GND>
csr_write <= csr_write.DB_MAX_OUTPUT_PORT_TYPE
csr_load_imm <= csr_load_imm.DB_MAX_OUTPUT_PORT_TYPE
mret <= mret.DB_MAX_OUTPUT_PORT_TYPE
pending_inst <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|core:myRiscv|ULA:alu_0
alu_data.code[0] => Mux0.IN16
alu_data.code[0] => Mux1.IN16
alu_data.code[0] => Mux2.IN16
alu_data.code[0] => Mux3.IN16
alu_data.code[0] => Mux4.IN16
alu_data.code[0] => Mux5.IN16
alu_data.code[0] => Mux6.IN16
alu_data.code[0] => Mux7.IN16
alu_data.code[0] => Mux8.IN16
alu_data.code[0] => Mux9.IN16
alu_data.code[0] => Mux10.IN16
alu_data.code[0] => Mux11.IN16
alu_data.code[0] => Mux12.IN16
alu_data.code[0] => Mux13.IN16
alu_data.code[0] => Mux14.IN16
alu_data.code[0] => Mux15.IN16
alu_data.code[0] => Mux16.IN16
alu_data.code[0] => Mux17.IN16
alu_data.code[0] => Mux18.IN16
alu_data.code[0] => Mux19.IN16
alu_data.code[0] => Mux20.IN16
alu_data.code[0] => Mux21.IN16
alu_data.code[0] => Mux22.IN16
alu_data.code[0] => Mux23.IN16
alu_data.code[0] => Mux24.IN16
alu_data.code[0] => Mux25.IN16
alu_data.code[0] => Mux26.IN16
alu_data.code[0] => Mux27.IN16
alu_data.code[0] => Mux28.IN16
alu_data.code[0] => Mux29.IN16
alu_data.code[0] => Mux30.IN16
alu_data.code[0] => Mux31.IN14
alu_data.code[1] => Mux0.IN15
alu_data.code[1] => Mux1.IN15
alu_data.code[1] => Mux2.IN15
alu_data.code[1] => Mux3.IN15
alu_data.code[1] => Mux4.IN15
alu_data.code[1] => Mux5.IN15
alu_data.code[1] => Mux6.IN15
alu_data.code[1] => Mux7.IN15
alu_data.code[1] => Mux8.IN15
alu_data.code[1] => Mux9.IN15
alu_data.code[1] => Mux10.IN15
alu_data.code[1] => Mux11.IN15
alu_data.code[1] => Mux12.IN15
alu_data.code[1] => Mux13.IN15
alu_data.code[1] => Mux14.IN15
alu_data.code[1] => Mux15.IN15
alu_data.code[1] => Mux16.IN15
alu_data.code[1] => Mux17.IN15
alu_data.code[1] => Mux18.IN15
alu_data.code[1] => Mux19.IN15
alu_data.code[1] => Mux20.IN15
alu_data.code[1] => Mux21.IN15
alu_data.code[1] => Mux22.IN15
alu_data.code[1] => Mux23.IN15
alu_data.code[1] => Mux24.IN15
alu_data.code[1] => Mux25.IN15
alu_data.code[1] => Mux26.IN15
alu_data.code[1] => Mux27.IN15
alu_data.code[1] => Mux28.IN15
alu_data.code[1] => Mux29.IN15
alu_data.code[1] => Mux30.IN15
alu_data.code[1] => Mux31.IN13
alu_data.code[2] => Mux0.IN14
alu_data.code[2] => Mux1.IN14
alu_data.code[2] => Mux2.IN14
alu_data.code[2] => Mux3.IN14
alu_data.code[2] => Mux4.IN14
alu_data.code[2] => Mux5.IN14
alu_data.code[2] => Mux6.IN14
alu_data.code[2] => Mux7.IN14
alu_data.code[2] => Mux8.IN14
alu_data.code[2] => Mux9.IN14
alu_data.code[2] => Mux10.IN14
alu_data.code[2] => Mux11.IN14
alu_data.code[2] => Mux12.IN14
alu_data.code[2] => Mux13.IN14
alu_data.code[2] => Mux14.IN14
alu_data.code[2] => Mux15.IN14
alu_data.code[2] => Mux16.IN14
alu_data.code[2] => Mux17.IN14
alu_data.code[2] => Mux18.IN14
alu_data.code[2] => Mux19.IN14
alu_data.code[2] => Mux20.IN14
alu_data.code[2] => Mux21.IN14
alu_data.code[2] => Mux22.IN14
alu_data.code[2] => Mux23.IN14
alu_data.code[2] => Mux24.IN14
alu_data.code[2] => Mux25.IN14
alu_data.code[2] => Mux26.IN14
alu_data.code[2] => Mux27.IN14
alu_data.code[2] => Mux28.IN14
alu_data.code[2] => Mux29.IN14
alu_data.code[2] => Mux30.IN14
alu_data.code[2] => Mux31.IN12
alu_data.code[3] => Mux0.IN13
alu_data.code[3] => Mux1.IN13
alu_data.code[3] => Mux2.IN13
alu_data.code[3] => Mux3.IN13
alu_data.code[3] => Mux4.IN13
alu_data.code[3] => Mux5.IN13
alu_data.code[3] => Mux6.IN13
alu_data.code[3] => Mux7.IN13
alu_data.code[3] => Mux8.IN13
alu_data.code[3] => Mux9.IN13
alu_data.code[3] => Mux10.IN13
alu_data.code[3] => Mux11.IN13
alu_data.code[3] => Mux12.IN13
alu_data.code[3] => Mux13.IN13
alu_data.code[3] => Mux14.IN13
alu_data.code[3] => Mux15.IN13
alu_data.code[3] => Mux16.IN13
alu_data.code[3] => Mux17.IN13
alu_data.code[3] => Mux18.IN13
alu_data.code[3] => Mux19.IN13
alu_data.code[3] => Mux20.IN13
alu_data.code[3] => Mux21.IN13
alu_data.code[3] => Mux22.IN13
alu_data.code[3] => Mux23.IN13
alu_data.code[3] => Mux24.IN13
alu_data.code[3] => Mux25.IN13
alu_data.code[3] => Mux26.IN13
alu_data.code[3] => Mux27.IN13
alu_data.code[3] => Mux28.IN13
alu_data.code[3] => Mux29.IN13
alu_data.code[3] => Mux30.IN13
alu_data.code[3] => Mux31.IN11
alu_data.b[0] => LessThan0.IN64
alu_data.b[0] => LessThan1.IN64
alu_data.b[0] => or_vector[0].IN0
alu_data.b[0] => xor_vector[0].IN0
alu_data.b[0] => and_vector[0].IN0
alu_data.b[0] => Add0.IN64
alu_data.b[0] => ShiftLeft0.IN37
alu_data.b[0] => ShiftRight0.IN37
alu_data.b[0] => Add1.IN32
alu_data.b[1] => LessThan0.IN63
alu_data.b[1] => LessThan1.IN63
alu_data.b[1] => or_vector[1].IN0
alu_data.b[1] => xor_vector[1].IN0
alu_data.b[1] => and_vector[1].IN0
alu_data.b[1] => Add0.IN63
alu_data.b[1] => ShiftLeft0.IN36
alu_data.b[1] => ShiftRight0.IN36
alu_data.b[1] => Add1.IN31
alu_data.b[2] => LessThan0.IN62
alu_data.b[2] => LessThan1.IN62
alu_data.b[2] => or_vector[2].IN0
alu_data.b[2] => xor_vector[2].IN0
alu_data.b[2] => and_vector[2].IN0
alu_data.b[2] => Add0.IN62
alu_data.b[2] => ShiftLeft0.IN35
alu_data.b[2] => ShiftRight0.IN35
alu_data.b[2] => Add1.IN30
alu_data.b[3] => LessThan0.IN61
alu_data.b[3] => LessThan1.IN61
alu_data.b[3] => or_vector[3].IN0
alu_data.b[3] => xor_vector[3].IN0
alu_data.b[3] => and_vector[3].IN0
alu_data.b[3] => Add0.IN61
alu_data.b[3] => ShiftLeft0.IN34
alu_data.b[3] => ShiftRight0.IN34
alu_data.b[3] => Add1.IN29
alu_data.b[4] => LessThan0.IN60
alu_data.b[4] => LessThan1.IN60
alu_data.b[4] => or_vector[4].IN0
alu_data.b[4] => xor_vector[4].IN0
alu_data.b[4] => and_vector[4].IN0
alu_data.b[4] => Add0.IN60
alu_data.b[4] => ShiftLeft0.IN33
alu_data.b[4] => ShiftRight0.IN33
alu_data.b[4] => Add1.IN28
alu_data.b[5] => LessThan0.IN59
alu_data.b[5] => LessThan1.IN59
alu_data.b[5] => or_vector[5].IN0
alu_data.b[5] => xor_vector[5].IN0
alu_data.b[5] => and_vector[5].IN0
alu_data.b[5] => Add0.IN59
alu_data.b[5] => Add1.IN27
alu_data.b[6] => LessThan0.IN58
alu_data.b[6] => LessThan1.IN58
alu_data.b[6] => or_vector[6].IN0
alu_data.b[6] => xor_vector[6].IN0
alu_data.b[6] => and_vector[6].IN0
alu_data.b[6] => Add0.IN58
alu_data.b[6] => Add1.IN26
alu_data.b[7] => LessThan0.IN57
alu_data.b[7] => LessThan1.IN57
alu_data.b[7] => or_vector[7].IN0
alu_data.b[7] => xor_vector[7].IN0
alu_data.b[7] => and_vector[7].IN0
alu_data.b[7] => Add0.IN57
alu_data.b[7] => Add1.IN25
alu_data.b[8] => LessThan0.IN56
alu_data.b[8] => LessThan1.IN56
alu_data.b[8] => or_vector[8].IN0
alu_data.b[8] => xor_vector[8].IN0
alu_data.b[8] => and_vector[8].IN0
alu_data.b[8] => Add0.IN56
alu_data.b[8] => Add1.IN24
alu_data.b[9] => LessThan0.IN55
alu_data.b[9] => LessThan1.IN55
alu_data.b[9] => or_vector[9].IN0
alu_data.b[9] => xor_vector[9].IN0
alu_data.b[9] => and_vector[9].IN0
alu_data.b[9] => Add0.IN55
alu_data.b[9] => Add1.IN23
alu_data.b[10] => LessThan0.IN54
alu_data.b[10] => LessThan1.IN54
alu_data.b[10] => or_vector[10].IN0
alu_data.b[10] => xor_vector[10].IN0
alu_data.b[10] => and_vector[10].IN0
alu_data.b[10] => Add0.IN54
alu_data.b[10] => Add1.IN22
alu_data.b[11] => LessThan0.IN53
alu_data.b[11] => LessThan1.IN53
alu_data.b[11] => or_vector[11].IN0
alu_data.b[11] => xor_vector[11].IN0
alu_data.b[11] => and_vector[11].IN0
alu_data.b[11] => Add0.IN53
alu_data.b[11] => Add1.IN21
alu_data.b[12] => LessThan0.IN52
alu_data.b[12] => LessThan1.IN52
alu_data.b[12] => or_vector[12].IN0
alu_data.b[12] => xor_vector[12].IN0
alu_data.b[12] => and_vector[12].IN0
alu_data.b[12] => Add0.IN52
alu_data.b[12] => Add1.IN20
alu_data.b[13] => LessThan0.IN51
alu_data.b[13] => LessThan1.IN51
alu_data.b[13] => or_vector[13].IN0
alu_data.b[13] => xor_vector[13].IN0
alu_data.b[13] => and_vector[13].IN0
alu_data.b[13] => Add0.IN51
alu_data.b[13] => Add1.IN19
alu_data.b[14] => LessThan0.IN50
alu_data.b[14] => LessThan1.IN50
alu_data.b[14] => or_vector[14].IN0
alu_data.b[14] => xor_vector[14].IN0
alu_data.b[14] => and_vector[14].IN0
alu_data.b[14] => Add0.IN50
alu_data.b[14] => Add1.IN18
alu_data.b[15] => LessThan0.IN49
alu_data.b[15] => LessThan1.IN49
alu_data.b[15] => or_vector[15].IN0
alu_data.b[15] => xor_vector[15].IN0
alu_data.b[15] => and_vector[15].IN0
alu_data.b[15] => Add0.IN49
alu_data.b[15] => Add1.IN17
alu_data.b[16] => LessThan0.IN48
alu_data.b[16] => LessThan1.IN48
alu_data.b[16] => or_vector[16].IN0
alu_data.b[16] => xor_vector[16].IN0
alu_data.b[16] => and_vector[16].IN0
alu_data.b[16] => Add0.IN48
alu_data.b[16] => Add1.IN16
alu_data.b[17] => LessThan0.IN47
alu_data.b[17] => LessThan1.IN47
alu_data.b[17] => or_vector[17].IN0
alu_data.b[17] => xor_vector[17].IN0
alu_data.b[17] => and_vector[17].IN0
alu_data.b[17] => Add0.IN47
alu_data.b[17] => Add1.IN15
alu_data.b[18] => LessThan0.IN46
alu_data.b[18] => LessThan1.IN46
alu_data.b[18] => or_vector[18].IN0
alu_data.b[18] => xor_vector[18].IN0
alu_data.b[18] => and_vector[18].IN0
alu_data.b[18] => Add0.IN46
alu_data.b[18] => Add1.IN14
alu_data.b[19] => LessThan0.IN45
alu_data.b[19] => LessThan1.IN45
alu_data.b[19] => or_vector[19].IN0
alu_data.b[19] => xor_vector[19].IN0
alu_data.b[19] => and_vector[19].IN0
alu_data.b[19] => Add0.IN45
alu_data.b[19] => Add1.IN13
alu_data.b[20] => LessThan0.IN44
alu_data.b[20] => LessThan1.IN44
alu_data.b[20] => or_vector[20].IN0
alu_data.b[20] => xor_vector[20].IN0
alu_data.b[20] => and_vector[20].IN0
alu_data.b[20] => Add0.IN44
alu_data.b[20] => Add1.IN12
alu_data.b[21] => LessThan0.IN43
alu_data.b[21] => LessThan1.IN43
alu_data.b[21] => or_vector[21].IN0
alu_data.b[21] => xor_vector[21].IN0
alu_data.b[21] => and_vector[21].IN0
alu_data.b[21] => Add0.IN43
alu_data.b[21] => Add1.IN11
alu_data.b[22] => LessThan0.IN42
alu_data.b[22] => LessThan1.IN42
alu_data.b[22] => or_vector[22].IN0
alu_data.b[22] => xor_vector[22].IN0
alu_data.b[22] => and_vector[22].IN0
alu_data.b[22] => Add0.IN42
alu_data.b[22] => Add1.IN10
alu_data.b[23] => LessThan0.IN41
alu_data.b[23] => LessThan1.IN41
alu_data.b[23] => or_vector[23].IN0
alu_data.b[23] => xor_vector[23].IN0
alu_data.b[23] => and_vector[23].IN0
alu_data.b[23] => Add0.IN41
alu_data.b[23] => Add1.IN9
alu_data.b[24] => LessThan0.IN40
alu_data.b[24] => LessThan1.IN40
alu_data.b[24] => or_vector[24].IN0
alu_data.b[24] => xor_vector[24].IN0
alu_data.b[24] => and_vector[24].IN0
alu_data.b[24] => Add0.IN40
alu_data.b[24] => Add1.IN8
alu_data.b[25] => LessThan0.IN39
alu_data.b[25] => LessThan1.IN39
alu_data.b[25] => or_vector[25].IN0
alu_data.b[25] => xor_vector[25].IN0
alu_data.b[25] => and_vector[25].IN0
alu_data.b[25] => Add0.IN39
alu_data.b[25] => Add1.IN7
alu_data.b[26] => LessThan0.IN38
alu_data.b[26] => LessThan1.IN38
alu_data.b[26] => or_vector[26].IN0
alu_data.b[26] => xor_vector[26].IN0
alu_data.b[26] => and_vector[26].IN0
alu_data.b[26] => Add0.IN38
alu_data.b[26] => Add1.IN6
alu_data.b[27] => LessThan0.IN37
alu_data.b[27] => LessThan1.IN37
alu_data.b[27] => or_vector[27].IN0
alu_data.b[27] => xor_vector[27].IN0
alu_data.b[27] => and_vector[27].IN0
alu_data.b[27] => Add0.IN37
alu_data.b[27] => Add1.IN5
alu_data.b[28] => LessThan0.IN36
alu_data.b[28] => LessThan1.IN36
alu_data.b[28] => or_vector[28].IN0
alu_data.b[28] => xor_vector[28].IN0
alu_data.b[28] => and_vector[28].IN0
alu_data.b[28] => Add0.IN36
alu_data.b[28] => Add1.IN4
alu_data.b[29] => LessThan0.IN35
alu_data.b[29] => LessThan1.IN35
alu_data.b[29] => or_vector[29].IN0
alu_data.b[29] => xor_vector[29].IN0
alu_data.b[29] => and_vector[29].IN0
alu_data.b[29] => Add0.IN35
alu_data.b[29] => Add1.IN3
alu_data.b[30] => LessThan0.IN34
alu_data.b[30] => LessThan1.IN34
alu_data.b[30] => or_vector[30].IN0
alu_data.b[30] => xor_vector[30].IN0
alu_data.b[30] => and_vector[30].IN0
alu_data.b[30] => Add0.IN34
alu_data.b[30] => Add1.IN2
alu_data.b[31] => LessThan0.IN33
alu_data.b[31] => LessThan1.IN33
alu_data.b[31] => or_vector[31].IN0
alu_data.b[31] => xor_vector[31].IN0
alu_data.b[31] => and_vector[31].IN0
alu_data.b[31] => Add0.IN33
alu_data.b[31] => Add1.IN1
alu_data.a[0] => LessThan0.IN32
alu_data.a[0] => LessThan1.IN32
alu_data.a[0] => or_vector[0].IN1
alu_data.a[0] => xor_vector[0].IN1
alu_data.a[0] => and_vector[0].IN1
alu_data.a[0] => Add0.IN32
alu_data.a[0] => Add1.IN64
alu_data.a[0] => ShiftLeft0.IN32
alu_data.a[0] => ShiftRight0.IN32
alu_data.a[1] => LessThan0.IN31
alu_data.a[1] => LessThan1.IN31
alu_data.a[1] => or_vector[1].IN1
alu_data.a[1] => xor_vector[1].IN1
alu_data.a[1] => and_vector[1].IN1
alu_data.a[1] => Add0.IN31
alu_data.a[1] => Add1.IN63
alu_data.a[1] => ShiftLeft0.IN31
alu_data.a[1] => ShiftRight0.IN31
alu_data.a[2] => LessThan0.IN30
alu_data.a[2] => LessThan1.IN30
alu_data.a[2] => or_vector[2].IN1
alu_data.a[2] => xor_vector[2].IN1
alu_data.a[2] => and_vector[2].IN1
alu_data.a[2] => Add0.IN30
alu_data.a[2] => Add1.IN62
alu_data.a[2] => ShiftLeft0.IN30
alu_data.a[2] => ShiftRight0.IN30
alu_data.a[3] => LessThan0.IN29
alu_data.a[3] => LessThan1.IN29
alu_data.a[3] => or_vector[3].IN1
alu_data.a[3] => xor_vector[3].IN1
alu_data.a[3] => and_vector[3].IN1
alu_data.a[3] => Add0.IN29
alu_data.a[3] => Add1.IN61
alu_data.a[3] => ShiftLeft0.IN29
alu_data.a[3] => ShiftRight0.IN29
alu_data.a[4] => LessThan0.IN28
alu_data.a[4] => LessThan1.IN28
alu_data.a[4] => or_vector[4].IN1
alu_data.a[4] => xor_vector[4].IN1
alu_data.a[4] => and_vector[4].IN1
alu_data.a[4] => Add0.IN28
alu_data.a[4] => Add1.IN60
alu_data.a[4] => ShiftLeft0.IN28
alu_data.a[4] => ShiftRight0.IN28
alu_data.a[5] => LessThan0.IN27
alu_data.a[5] => LessThan1.IN27
alu_data.a[5] => or_vector[5].IN1
alu_data.a[5] => xor_vector[5].IN1
alu_data.a[5] => and_vector[5].IN1
alu_data.a[5] => Add0.IN27
alu_data.a[5] => Add1.IN59
alu_data.a[5] => ShiftLeft0.IN27
alu_data.a[5] => ShiftRight0.IN27
alu_data.a[6] => LessThan0.IN26
alu_data.a[6] => LessThan1.IN26
alu_data.a[6] => or_vector[6].IN1
alu_data.a[6] => xor_vector[6].IN1
alu_data.a[6] => and_vector[6].IN1
alu_data.a[6] => Add0.IN26
alu_data.a[6] => Add1.IN58
alu_data.a[6] => ShiftLeft0.IN26
alu_data.a[6] => ShiftRight0.IN26
alu_data.a[7] => LessThan0.IN25
alu_data.a[7] => LessThan1.IN25
alu_data.a[7] => or_vector[7].IN1
alu_data.a[7] => xor_vector[7].IN1
alu_data.a[7] => and_vector[7].IN1
alu_data.a[7] => Add0.IN25
alu_data.a[7] => Add1.IN57
alu_data.a[7] => ShiftLeft0.IN25
alu_data.a[7] => ShiftRight0.IN25
alu_data.a[8] => LessThan0.IN24
alu_data.a[8] => LessThan1.IN24
alu_data.a[8] => or_vector[8].IN1
alu_data.a[8] => xor_vector[8].IN1
alu_data.a[8] => and_vector[8].IN1
alu_data.a[8] => Add0.IN24
alu_data.a[8] => Add1.IN56
alu_data.a[8] => ShiftLeft0.IN24
alu_data.a[8] => ShiftRight0.IN24
alu_data.a[9] => LessThan0.IN23
alu_data.a[9] => LessThan1.IN23
alu_data.a[9] => or_vector[9].IN1
alu_data.a[9] => xor_vector[9].IN1
alu_data.a[9] => and_vector[9].IN1
alu_data.a[9] => Add0.IN23
alu_data.a[9] => Add1.IN55
alu_data.a[9] => ShiftLeft0.IN23
alu_data.a[9] => ShiftRight0.IN23
alu_data.a[10] => LessThan0.IN22
alu_data.a[10] => LessThan1.IN22
alu_data.a[10] => or_vector[10].IN1
alu_data.a[10] => xor_vector[10].IN1
alu_data.a[10] => and_vector[10].IN1
alu_data.a[10] => Add0.IN22
alu_data.a[10] => Add1.IN54
alu_data.a[10] => ShiftLeft0.IN22
alu_data.a[10] => ShiftRight0.IN22
alu_data.a[11] => LessThan0.IN21
alu_data.a[11] => LessThan1.IN21
alu_data.a[11] => or_vector[11].IN1
alu_data.a[11] => xor_vector[11].IN1
alu_data.a[11] => and_vector[11].IN1
alu_data.a[11] => Add0.IN21
alu_data.a[11] => Add1.IN53
alu_data.a[11] => ShiftLeft0.IN21
alu_data.a[11] => ShiftRight0.IN21
alu_data.a[12] => LessThan0.IN20
alu_data.a[12] => LessThan1.IN20
alu_data.a[12] => or_vector[12].IN1
alu_data.a[12] => xor_vector[12].IN1
alu_data.a[12] => and_vector[12].IN1
alu_data.a[12] => Add0.IN20
alu_data.a[12] => Add1.IN52
alu_data.a[12] => ShiftLeft0.IN20
alu_data.a[12] => ShiftRight0.IN20
alu_data.a[13] => LessThan0.IN19
alu_data.a[13] => LessThan1.IN19
alu_data.a[13] => or_vector[13].IN1
alu_data.a[13] => xor_vector[13].IN1
alu_data.a[13] => and_vector[13].IN1
alu_data.a[13] => Add0.IN19
alu_data.a[13] => Add1.IN51
alu_data.a[13] => ShiftLeft0.IN19
alu_data.a[13] => ShiftRight0.IN19
alu_data.a[14] => LessThan0.IN18
alu_data.a[14] => LessThan1.IN18
alu_data.a[14] => or_vector[14].IN1
alu_data.a[14] => xor_vector[14].IN1
alu_data.a[14] => and_vector[14].IN1
alu_data.a[14] => Add0.IN18
alu_data.a[14] => Add1.IN50
alu_data.a[14] => ShiftLeft0.IN18
alu_data.a[14] => ShiftRight0.IN18
alu_data.a[15] => LessThan0.IN17
alu_data.a[15] => LessThan1.IN17
alu_data.a[15] => or_vector[15].IN1
alu_data.a[15] => xor_vector[15].IN1
alu_data.a[15] => and_vector[15].IN1
alu_data.a[15] => Add0.IN17
alu_data.a[15] => Add1.IN49
alu_data.a[15] => ShiftLeft0.IN17
alu_data.a[15] => ShiftRight0.IN17
alu_data.a[16] => LessThan0.IN16
alu_data.a[16] => LessThan1.IN16
alu_data.a[16] => or_vector[16].IN1
alu_data.a[16] => xor_vector[16].IN1
alu_data.a[16] => and_vector[16].IN1
alu_data.a[16] => Add0.IN16
alu_data.a[16] => Add1.IN48
alu_data.a[16] => ShiftLeft0.IN16
alu_data.a[16] => ShiftRight0.IN16
alu_data.a[17] => LessThan0.IN15
alu_data.a[17] => LessThan1.IN15
alu_data.a[17] => or_vector[17].IN1
alu_data.a[17] => xor_vector[17].IN1
alu_data.a[17] => and_vector[17].IN1
alu_data.a[17] => Add0.IN15
alu_data.a[17] => Add1.IN47
alu_data.a[17] => ShiftLeft0.IN15
alu_data.a[17] => ShiftRight0.IN15
alu_data.a[18] => LessThan0.IN14
alu_data.a[18] => LessThan1.IN14
alu_data.a[18] => or_vector[18].IN1
alu_data.a[18] => xor_vector[18].IN1
alu_data.a[18] => and_vector[18].IN1
alu_data.a[18] => Add0.IN14
alu_data.a[18] => Add1.IN46
alu_data.a[18] => ShiftLeft0.IN14
alu_data.a[18] => ShiftRight0.IN14
alu_data.a[19] => LessThan0.IN13
alu_data.a[19] => LessThan1.IN13
alu_data.a[19] => or_vector[19].IN1
alu_data.a[19] => xor_vector[19].IN1
alu_data.a[19] => and_vector[19].IN1
alu_data.a[19] => Add0.IN13
alu_data.a[19] => Add1.IN45
alu_data.a[19] => ShiftLeft0.IN13
alu_data.a[19] => ShiftRight0.IN13
alu_data.a[20] => LessThan0.IN12
alu_data.a[20] => LessThan1.IN12
alu_data.a[20] => or_vector[20].IN1
alu_data.a[20] => xor_vector[20].IN1
alu_data.a[20] => and_vector[20].IN1
alu_data.a[20] => Add0.IN12
alu_data.a[20] => Add1.IN44
alu_data.a[20] => ShiftLeft0.IN12
alu_data.a[20] => ShiftRight0.IN12
alu_data.a[21] => LessThan0.IN11
alu_data.a[21] => LessThan1.IN11
alu_data.a[21] => or_vector[21].IN1
alu_data.a[21] => xor_vector[21].IN1
alu_data.a[21] => and_vector[21].IN1
alu_data.a[21] => Add0.IN11
alu_data.a[21] => Add1.IN43
alu_data.a[21] => ShiftLeft0.IN11
alu_data.a[21] => ShiftRight0.IN11
alu_data.a[22] => LessThan0.IN10
alu_data.a[22] => LessThan1.IN10
alu_data.a[22] => or_vector[22].IN1
alu_data.a[22] => xor_vector[22].IN1
alu_data.a[22] => and_vector[22].IN1
alu_data.a[22] => Add0.IN10
alu_data.a[22] => Add1.IN42
alu_data.a[22] => ShiftLeft0.IN10
alu_data.a[22] => ShiftRight0.IN10
alu_data.a[23] => LessThan0.IN9
alu_data.a[23] => LessThan1.IN9
alu_data.a[23] => or_vector[23].IN1
alu_data.a[23] => xor_vector[23].IN1
alu_data.a[23] => and_vector[23].IN1
alu_data.a[23] => Add0.IN9
alu_data.a[23] => Add1.IN41
alu_data.a[23] => ShiftLeft0.IN9
alu_data.a[23] => ShiftRight0.IN9
alu_data.a[24] => LessThan0.IN8
alu_data.a[24] => LessThan1.IN8
alu_data.a[24] => or_vector[24].IN1
alu_data.a[24] => xor_vector[24].IN1
alu_data.a[24] => and_vector[24].IN1
alu_data.a[24] => Add0.IN8
alu_data.a[24] => Add1.IN40
alu_data.a[24] => ShiftLeft0.IN8
alu_data.a[24] => ShiftRight0.IN8
alu_data.a[25] => LessThan0.IN7
alu_data.a[25] => LessThan1.IN7
alu_data.a[25] => or_vector[25].IN1
alu_data.a[25] => xor_vector[25].IN1
alu_data.a[25] => and_vector[25].IN1
alu_data.a[25] => Add0.IN7
alu_data.a[25] => Add1.IN39
alu_data.a[25] => ShiftLeft0.IN7
alu_data.a[25] => ShiftRight0.IN7
alu_data.a[26] => LessThan0.IN6
alu_data.a[26] => LessThan1.IN6
alu_data.a[26] => or_vector[26].IN1
alu_data.a[26] => xor_vector[26].IN1
alu_data.a[26] => and_vector[26].IN1
alu_data.a[26] => Add0.IN6
alu_data.a[26] => Add1.IN38
alu_data.a[26] => ShiftLeft0.IN6
alu_data.a[26] => ShiftRight0.IN6
alu_data.a[27] => LessThan0.IN5
alu_data.a[27] => LessThan1.IN5
alu_data.a[27] => or_vector[27].IN1
alu_data.a[27] => xor_vector[27].IN1
alu_data.a[27] => and_vector[27].IN1
alu_data.a[27] => Add0.IN5
alu_data.a[27] => Add1.IN37
alu_data.a[27] => ShiftLeft0.IN5
alu_data.a[27] => ShiftRight0.IN5
alu_data.a[28] => LessThan0.IN4
alu_data.a[28] => LessThan1.IN4
alu_data.a[28] => or_vector[28].IN1
alu_data.a[28] => xor_vector[28].IN1
alu_data.a[28] => and_vector[28].IN1
alu_data.a[28] => Add0.IN4
alu_data.a[28] => Add1.IN36
alu_data.a[28] => ShiftLeft0.IN4
alu_data.a[28] => ShiftRight0.IN4
alu_data.a[29] => LessThan0.IN3
alu_data.a[29] => LessThan1.IN3
alu_data.a[29] => or_vector[29].IN1
alu_data.a[29] => xor_vector[29].IN1
alu_data.a[29] => and_vector[29].IN1
alu_data.a[29] => Add0.IN3
alu_data.a[29] => Add1.IN35
alu_data.a[29] => ShiftLeft0.IN3
alu_data.a[29] => ShiftRight0.IN3
alu_data.a[30] => LessThan0.IN2
alu_data.a[30] => LessThan1.IN2
alu_data.a[30] => or_vector[30].IN1
alu_data.a[30] => xor_vector[30].IN1
alu_data.a[30] => and_vector[30].IN1
alu_data.a[30] => Add0.IN2
alu_data.a[30] => Add1.IN34
alu_data.a[30] => ShiftLeft0.IN2
alu_data.a[30] => ShiftRight0.IN2
alu_data.a[31] => LessThan0.IN1
alu_data.a[31] => LessThan1.IN1
alu_data.a[31] => or_vector[31].IN1
alu_data.a[31] => xor_vector[31].IN1
alu_data.a[31] => and_vector[31].IN1
alu_data.a[31] => Add0.IN1
alu_data.a[31] => Add1.IN33
alu_data.a[31] => ShiftLeft0.IN1
alu_data.a[31] => ShiftRight0.IN1
dataOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|core:myRiscv|M:M_0
clk => quick_naive:quick_div_signed.clk
clk => quick_naive:quick_div_unsigned.clk
rst => quick_naive:quick_div_signed.rst
rst => quick_naive:quick_div_unsigned.rst
M_data.code[0] => Mux0.IN2
M_data.code[0] => Mux1.IN2
M_data.code[0] => Mux2.IN2
M_data.code[0] => Mux3.IN2
M_data.code[0] => Mux4.IN2
M_data.code[0] => Mux5.IN2
M_data.code[0] => Mux6.IN2
M_data.code[0] => Mux7.IN2
M_data.code[0] => Mux8.IN2
M_data.code[0] => Mux9.IN2
M_data.code[0] => Mux10.IN2
M_data.code[0] => Mux11.IN2
M_data.code[0] => Mux12.IN2
M_data.code[0] => Mux13.IN2
M_data.code[0] => Mux14.IN2
M_data.code[0] => Mux15.IN2
M_data.code[0] => Mux16.IN2
M_data.code[0] => Mux17.IN2
M_data.code[0] => Mux18.IN2
M_data.code[0] => Mux19.IN2
M_data.code[0] => Mux20.IN2
M_data.code[0] => Mux21.IN2
M_data.code[0] => Mux22.IN2
M_data.code[0] => Mux23.IN2
M_data.code[0] => Mux24.IN2
M_data.code[0] => Mux25.IN2
M_data.code[0] => Mux26.IN2
M_data.code[0] => Mux27.IN2
M_data.code[0] => Mux28.IN2
M_data.code[0] => Mux29.IN2
M_data.code[0] => Mux30.IN2
M_data.code[0] => Mux31.IN2
M_data.code[1] => Mux0.IN1
M_data.code[1] => Mux1.IN1
M_data.code[1] => Mux2.IN1
M_data.code[1] => Mux3.IN1
M_data.code[1] => Mux4.IN1
M_data.code[1] => Mux5.IN1
M_data.code[1] => Mux6.IN1
M_data.code[1] => Mux7.IN1
M_data.code[1] => Mux8.IN1
M_data.code[1] => Mux9.IN1
M_data.code[1] => Mux10.IN1
M_data.code[1] => Mux11.IN1
M_data.code[1] => Mux12.IN1
M_data.code[1] => Mux13.IN1
M_data.code[1] => Mux14.IN1
M_data.code[1] => Mux15.IN1
M_data.code[1] => Mux16.IN1
M_data.code[1] => Mux17.IN1
M_data.code[1] => Mux18.IN1
M_data.code[1] => Mux19.IN1
M_data.code[1] => Mux20.IN1
M_data.code[1] => Mux21.IN1
M_data.code[1] => Mux22.IN1
M_data.code[1] => Mux23.IN1
M_data.code[1] => Mux24.IN1
M_data.code[1] => Mux25.IN1
M_data.code[1] => Mux26.IN1
M_data.code[1] => Mux27.IN1
M_data.code[1] => Mux28.IN1
M_data.code[1] => Mux29.IN1
M_data.code[1] => Mux30.IN1
M_data.code[1] => Mux31.IN1
M_data.code[2] => Mux0.IN0
M_data.code[2] => Mux1.IN0
M_data.code[2] => Mux2.IN0
M_data.code[2] => Mux3.IN0
M_data.code[2] => Mux4.IN0
M_data.code[2] => Mux5.IN0
M_data.code[2] => Mux6.IN0
M_data.code[2] => Mux7.IN0
M_data.code[2] => Mux8.IN0
M_data.code[2] => Mux9.IN0
M_data.code[2] => Mux10.IN0
M_data.code[2] => Mux11.IN0
M_data.code[2] => Mux12.IN0
M_data.code[2] => Mux13.IN0
M_data.code[2] => Mux14.IN0
M_data.code[2] => Mux15.IN0
M_data.code[2] => Mux16.IN0
M_data.code[2] => Mux17.IN0
M_data.code[2] => Mux18.IN0
M_data.code[2] => Mux19.IN0
M_data.code[2] => Mux20.IN0
M_data.code[2] => Mux21.IN0
M_data.code[2] => Mux22.IN0
M_data.code[2] => Mux23.IN0
M_data.code[2] => Mux24.IN0
M_data.code[2] => Mux25.IN0
M_data.code[2] => Mux26.IN0
M_data.code[2] => Mux27.IN0
M_data.code[2] => Mux28.IN0
M_data.code[2] => Mux29.IN0
M_data.code[2] => Mux30.IN0
M_data.code[2] => Mux31.IN0
M_data.b[0] => Mult0.IN63
M_data.b[0] => Mult1.IN63
M_data.b[0] => Equal0.IN63
M_data.b[0] => Equal2.IN63
M_data.b[0] => divis_signed.DATAA
M_data.b[0] => divis_signed.DATAB
M_data.b[0] => divis_signed.DATAB
M_data.b[0] => divis_signed[0].DATAB
M_data.b[0] => quick_naive:quick_div_unsigned.divisor[0]
M_data.b[0] => Add1.IN64
M_data.b[0] => Add5.IN64
M_data.b[1] => Mult0.IN62
M_data.b[1] => Mult1.IN62
M_data.b[1] => Equal0.IN62
M_data.b[1] => Equal2.IN62
M_data.b[1] => divis_signed.DATAA
M_data.b[1] => divis_signed.DATAB
M_data.b[1] => divis_signed.DATAB
M_data.b[1] => divis_signed[1].DATAB
M_data.b[1] => quick_naive:quick_div_unsigned.divisor[1]
M_data.b[1] => Add1.IN63
M_data.b[1] => Add5.IN63
M_data.b[2] => Mult0.IN61
M_data.b[2] => Mult1.IN61
M_data.b[2] => Equal0.IN61
M_data.b[2] => Equal2.IN61
M_data.b[2] => divis_signed.DATAA
M_data.b[2] => divis_signed.DATAB
M_data.b[2] => divis_signed.DATAB
M_data.b[2] => divis_signed[2].DATAB
M_data.b[2] => quick_naive:quick_div_unsigned.divisor[2]
M_data.b[2] => Add1.IN62
M_data.b[2] => Add5.IN62
M_data.b[3] => Mult0.IN60
M_data.b[3] => Mult1.IN60
M_data.b[3] => Equal0.IN60
M_data.b[3] => Equal2.IN60
M_data.b[3] => divis_signed.DATAA
M_data.b[3] => divis_signed.DATAB
M_data.b[3] => divis_signed.DATAB
M_data.b[3] => divis_signed[3].DATAB
M_data.b[3] => quick_naive:quick_div_unsigned.divisor[3]
M_data.b[3] => Add1.IN61
M_data.b[3] => Add5.IN61
M_data.b[4] => Mult0.IN59
M_data.b[4] => Mult1.IN59
M_data.b[4] => Equal0.IN59
M_data.b[4] => Equal2.IN59
M_data.b[4] => divis_signed.DATAA
M_data.b[4] => divis_signed.DATAB
M_data.b[4] => divis_signed.DATAB
M_data.b[4] => divis_signed[4].DATAB
M_data.b[4] => quick_naive:quick_div_unsigned.divisor[4]
M_data.b[4] => Add1.IN60
M_data.b[4] => Add5.IN60
M_data.b[5] => Mult0.IN58
M_data.b[5] => Mult1.IN58
M_data.b[5] => Equal0.IN58
M_data.b[5] => Equal2.IN58
M_data.b[5] => divis_signed.DATAA
M_data.b[5] => divis_signed.DATAB
M_data.b[5] => divis_signed.DATAB
M_data.b[5] => divis_signed[5].DATAB
M_data.b[5] => quick_naive:quick_div_unsigned.divisor[5]
M_data.b[5] => Add1.IN59
M_data.b[5] => Add5.IN59
M_data.b[6] => Mult0.IN57
M_data.b[6] => Mult1.IN57
M_data.b[6] => Equal0.IN57
M_data.b[6] => Equal2.IN57
M_data.b[6] => divis_signed.DATAA
M_data.b[6] => divis_signed.DATAB
M_data.b[6] => divis_signed.DATAB
M_data.b[6] => divis_signed[6].DATAB
M_data.b[6] => quick_naive:quick_div_unsigned.divisor[6]
M_data.b[6] => Add1.IN58
M_data.b[6] => Add5.IN58
M_data.b[7] => Mult0.IN56
M_data.b[7] => Mult1.IN56
M_data.b[7] => Equal0.IN56
M_data.b[7] => Equal2.IN56
M_data.b[7] => divis_signed.DATAA
M_data.b[7] => divis_signed.DATAB
M_data.b[7] => divis_signed.DATAB
M_data.b[7] => divis_signed[7].DATAB
M_data.b[7] => quick_naive:quick_div_unsigned.divisor[7]
M_data.b[7] => Add1.IN57
M_data.b[7] => Add5.IN57
M_data.b[8] => Mult0.IN55
M_data.b[8] => Mult1.IN55
M_data.b[8] => Equal0.IN55
M_data.b[8] => Equal2.IN55
M_data.b[8] => divis_signed.DATAA
M_data.b[8] => divis_signed.DATAB
M_data.b[8] => divis_signed.DATAB
M_data.b[8] => divis_signed[8].DATAB
M_data.b[8] => quick_naive:quick_div_unsigned.divisor[8]
M_data.b[8] => Add1.IN56
M_data.b[8] => Add5.IN56
M_data.b[9] => Mult0.IN54
M_data.b[9] => Mult1.IN54
M_data.b[9] => Equal0.IN54
M_data.b[9] => Equal2.IN54
M_data.b[9] => divis_signed.DATAA
M_data.b[9] => divis_signed.DATAB
M_data.b[9] => divis_signed.DATAB
M_data.b[9] => divis_signed[9].DATAB
M_data.b[9] => quick_naive:quick_div_unsigned.divisor[9]
M_data.b[9] => Add1.IN55
M_data.b[9] => Add5.IN55
M_data.b[10] => Mult0.IN53
M_data.b[10] => Mult1.IN53
M_data.b[10] => Equal0.IN53
M_data.b[10] => Equal2.IN53
M_data.b[10] => divis_signed.DATAA
M_data.b[10] => divis_signed.DATAB
M_data.b[10] => divis_signed.DATAB
M_data.b[10] => divis_signed[10].DATAB
M_data.b[10] => quick_naive:quick_div_unsigned.divisor[10]
M_data.b[10] => Add1.IN54
M_data.b[10] => Add5.IN54
M_data.b[11] => Mult0.IN52
M_data.b[11] => Mult1.IN52
M_data.b[11] => Equal0.IN52
M_data.b[11] => Equal2.IN52
M_data.b[11] => divis_signed.DATAA
M_data.b[11] => divis_signed.DATAB
M_data.b[11] => divis_signed.DATAB
M_data.b[11] => divis_signed[11].DATAB
M_data.b[11] => quick_naive:quick_div_unsigned.divisor[11]
M_data.b[11] => Add1.IN53
M_data.b[11] => Add5.IN53
M_data.b[12] => Mult0.IN51
M_data.b[12] => Mult1.IN51
M_data.b[12] => Equal0.IN51
M_data.b[12] => Equal2.IN51
M_data.b[12] => divis_signed.DATAA
M_data.b[12] => divis_signed.DATAB
M_data.b[12] => divis_signed.DATAB
M_data.b[12] => divis_signed[12].DATAB
M_data.b[12] => quick_naive:quick_div_unsigned.divisor[12]
M_data.b[12] => Add1.IN52
M_data.b[12] => Add5.IN52
M_data.b[13] => Mult0.IN50
M_data.b[13] => Mult1.IN50
M_data.b[13] => Equal0.IN50
M_data.b[13] => Equal2.IN50
M_data.b[13] => divis_signed.DATAA
M_data.b[13] => divis_signed.DATAB
M_data.b[13] => divis_signed.DATAB
M_data.b[13] => divis_signed[13].DATAB
M_data.b[13] => quick_naive:quick_div_unsigned.divisor[13]
M_data.b[13] => Add1.IN51
M_data.b[13] => Add5.IN51
M_data.b[14] => Mult0.IN49
M_data.b[14] => Mult1.IN49
M_data.b[14] => Equal0.IN49
M_data.b[14] => Equal2.IN49
M_data.b[14] => divis_signed.DATAA
M_data.b[14] => divis_signed.DATAB
M_data.b[14] => divis_signed.DATAB
M_data.b[14] => divis_signed[14].DATAB
M_data.b[14] => quick_naive:quick_div_unsigned.divisor[14]
M_data.b[14] => Add1.IN50
M_data.b[14] => Add5.IN50
M_data.b[15] => Mult0.IN48
M_data.b[15] => Mult1.IN48
M_data.b[15] => Equal0.IN48
M_data.b[15] => Equal2.IN48
M_data.b[15] => divis_signed.DATAA
M_data.b[15] => divis_signed.DATAB
M_data.b[15] => divis_signed.DATAB
M_data.b[15] => divis_signed[15].DATAB
M_data.b[15] => quick_naive:quick_div_unsigned.divisor[15]
M_data.b[15] => Add1.IN49
M_data.b[15] => Add5.IN49
M_data.b[16] => Mult0.IN47
M_data.b[16] => Mult1.IN47
M_data.b[16] => Equal0.IN47
M_data.b[16] => Equal2.IN47
M_data.b[16] => divis_signed.DATAA
M_data.b[16] => divis_signed.DATAB
M_data.b[16] => divis_signed.DATAB
M_data.b[16] => divis_signed[16].DATAB
M_data.b[16] => quick_naive:quick_div_unsigned.divisor[16]
M_data.b[16] => Add1.IN48
M_data.b[16] => Add5.IN48
M_data.b[17] => Mult0.IN46
M_data.b[17] => Mult1.IN46
M_data.b[17] => Equal0.IN46
M_data.b[17] => Equal2.IN46
M_data.b[17] => divis_signed.DATAA
M_data.b[17] => divis_signed.DATAB
M_data.b[17] => divis_signed.DATAB
M_data.b[17] => divis_signed[17].DATAB
M_data.b[17] => quick_naive:quick_div_unsigned.divisor[17]
M_data.b[17] => Add1.IN47
M_data.b[17] => Add5.IN47
M_data.b[18] => Mult0.IN45
M_data.b[18] => Mult1.IN45
M_data.b[18] => Equal0.IN45
M_data.b[18] => Equal2.IN45
M_data.b[18] => divis_signed.DATAA
M_data.b[18] => divis_signed.DATAB
M_data.b[18] => divis_signed.DATAB
M_data.b[18] => divis_signed[18].DATAB
M_data.b[18] => quick_naive:quick_div_unsigned.divisor[18]
M_data.b[18] => Add1.IN46
M_data.b[18] => Add5.IN46
M_data.b[19] => Mult0.IN44
M_data.b[19] => Mult1.IN44
M_data.b[19] => Equal0.IN44
M_data.b[19] => Equal2.IN44
M_data.b[19] => divis_signed.DATAA
M_data.b[19] => divis_signed.DATAB
M_data.b[19] => divis_signed.DATAB
M_data.b[19] => divis_signed[19].DATAB
M_data.b[19] => quick_naive:quick_div_unsigned.divisor[19]
M_data.b[19] => Add1.IN45
M_data.b[19] => Add5.IN45
M_data.b[20] => Mult0.IN43
M_data.b[20] => Mult1.IN43
M_data.b[20] => Equal0.IN43
M_data.b[20] => Equal2.IN43
M_data.b[20] => divis_signed.DATAA
M_data.b[20] => divis_signed.DATAB
M_data.b[20] => divis_signed.DATAB
M_data.b[20] => divis_signed[20].DATAB
M_data.b[20] => quick_naive:quick_div_unsigned.divisor[20]
M_data.b[20] => Add1.IN44
M_data.b[20] => Add5.IN44
M_data.b[21] => Mult0.IN42
M_data.b[21] => Mult1.IN42
M_data.b[21] => Equal0.IN42
M_data.b[21] => Equal2.IN42
M_data.b[21] => divis_signed.DATAA
M_data.b[21] => divis_signed.DATAB
M_data.b[21] => divis_signed.DATAB
M_data.b[21] => divis_signed[21].DATAB
M_data.b[21] => quick_naive:quick_div_unsigned.divisor[21]
M_data.b[21] => Add1.IN43
M_data.b[21] => Add5.IN43
M_data.b[22] => Mult0.IN41
M_data.b[22] => Mult1.IN41
M_data.b[22] => Equal0.IN41
M_data.b[22] => Equal2.IN41
M_data.b[22] => divis_signed.DATAA
M_data.b[22] => divis_signed.DATAB
M_data.b[22] => divis_signed.DATAB
M_data.b[22] => divis_signed[22].DATAB
M_data.b[22] => quick_naive:quick_div_unsigned.divisor[22]
M_data.b[22] => Add1.IN42
M_data.b[22] => Add5.IN42
M_data.b[23] => Mult0.IN40
M_data.b[23] => Mult1.IN40
M_data.b[23] => Equal0.IN40
M_data.b[23] => Equal2.IN40
M_data.b[23] => divis_signed.DATAA
M_data.b[23] => divis_signed.DATAB
M_data.b[23] => divis_signed.DATAB
M_data.b[23] => divis_signed[23].DATAB
M_data.b[23] => quick_naive:quick_div_unsigned.divisor[23]
M_data.b[23] => Add1.IN41
M_data.b[23] => Add5.IN41
M_data.b[24] => Mult0.IN39
M_data.b[24] => Mult1.IN39
M_data.b[24] => Equal0.IN39
M_data.b[24] => Equal2.IN39
M_data.b[24] => divis_signed.DATAA
M_data.b[24] => divis_signed.DATAB
M_data.b[24] => divis_signed.DATAB
M_data.b[24] => divis_signed[24].DATAB
M_data.b[24] => quick_naive:quick_div_unsigned.divisor[24]
M_data.b[24] => Add1.IN40
M_data.b[24] => Add5.IN40
M_data.b[25] => Mult0.IN38
M_data.b[25] => Mult1.IN38
M_data.b[25] => Equal0.IN38
M_data.b[25] => Equal2.IN38
M_data.b[25] => divis_signed.DATAA
M_data.b[25] => divis_signed.DATAB
M_data.b[25] => divis_signed.DATAB
M_data.b[25] => divis_signed[25].DATAB
M_data.b[25] => quick_naive:quick_div_unsigned.divisor[25]
M_data.b[25] => Add1.IN39
M_data.b[25] => Add5.IN39
M_data.b[26] => Mult0.IN37
M_data.b[26] => Mult1.IN37
M_data.b[26] => Equal0.IN37
M_data.b[26] => Equal2.IN37
M_data.b[26] => divis_signed.DATAA
M_data.b[26] => divis_signed.DATAB
M_data.b[26] => divis_signed.DATAB
M_data.b[26] => divis_signed[26].DATAB
M_data.b[26] => quick_naive:quick_div_unsigned.divisor[26]
M_data.b[26] => Add1.IN38
M_data.b[26] => Add5.IN38
M_data.b[27] => Mult0.IN36
M_data.b[27] => Mult1.IN36
M_data.b[27] => Equal0.IN36
M_data.b[27] => Equal2.IN36
M_data.b[27] => divis_signed.DATAA
M_data.b[27] => divis_signed.DATAB
M_data.b[27] => divis_signed.DATAB
M_data.b[27] => divis_signed[27].DATAB
M_data.b[27] => quick_naive:quick_div_unsigned.divisor[27]
M_data.b[27] => Add1.IN37
M_data.b[27] => Add5.IN37
M_data.b[28] => Mult0.IN35
M_data.b[28] => Mult1.IN35
M_data.b[28] => Equal0.IN35
M_data.b[28] => Equal2.IN35
M_data.b[28] => divis_signed.DATAA
M_data.b[28] => divis_signed.DATAB
M_data.b[28] => divis_signed.DATAB
M_data.b[28] => divis_signed[28].DATAB
M_data.b[28] => quick_naive:quick_div_unsigned.divisor[28]
M_data.b[28] => Add1.IN36
M_data.b[28] => Add5.IN36
M_data.b[29] => Mult0.IN34
M_data.b[29] => Mult1.IN34
M_data.b[29] => Equal0.IN34
M_data.b[29] => Equal2.IN34
M_data.b[29] => divis_signed.DATAA
M_data.b[29] => divis_signed.DATAB
M_data.b[29] => divis_signed.DATAB
M_data.b[29] => divis_signed[29].DATAB
M_data.b[29] => quick_naive:quick_div_unsigned.divisor[29]
M_data.b[29] => Add1.IN35
M_data.b[29] => Add5.IN35
M_data.b[30] => Mult0.IN33
M_data.b[30] => Mult1.IN33
M_data.b[30] => Equal0.IN33
M_data.b[30] => Equal2.IN33
M_data.b[30] => divis_signed.DATAA
M_data.b[30] => divis_signed.DATAB
M_data.b[30] => divis_signed.DATAB
M_data.b[30] => divis_signed[30].DATAB
M_data.b[30] => quick_naive:quick_div_unsigned.divisor[30]
M_data.b[30] => Add1.IN34
M_data.b[30] => Add5.IN34
M_data.b[31] => Mult0.IN32
M_data.b[31] => Mult1.IN32
M_data.b[31] => Equal0.IN32
M_data.b[31] => Equal2.IN32
M_data.b[31] => process_0.IN0
M_data.b[31] => process_0.IN0
M_data.b[31] => divis_signed.DATAA
M_data.b[31] => divis_signed.DATAB
M_data.b[31] => divis_signed.DATAB
M_data.b[31] => divis_signed[31].DATAB
M_data.b[31] => quick_naive:quick_div_unsigned.divisor[31]
M_data.b[31] => Add1.IN33
M_data.b[31] => process_0.IN0
M_data.b[31] => Add5.IN33
M_data.a[0] => Mult0.IN31
M_data.a[0] => Mult1.IN31
M_data.a[0] => Equal1.IN63
M_data.a[0] => divid_signed.DATAA
M_data.a[0] => div_signed.DATAB
M_data.a[0] => rem_signed[0].DATAB
M_data.a[0] => remu_unsigned[0].DATAB
M_data.a[0] => divid_signed.DATAB
M_data.a[0] => divid_signed[0].DATAB
M_data.a[0] => quick_naive:quick_div_unsigned.dividend[0]
M_data.a[0] => Add0.IN64
M_data.a[0] => Add3.IN64
M_data.a[1] => Mult0.IN30
M_data.a[1] => Mult1.IN30
M_data.a[1] => Equal1.IN62
M_data.a[1] => divid_signed.DATAA
M_data.a[1] => div_signed.DATAB
M_data.a[1] => rem_signed[1].DATAB
M_data.a[1] => remu_unsigned[1].DATAB
M_data.a[1] => divid_signed.DATAB
M_data.a[1] => divid_signed[1].DATAB
M_data.a[1] => quick_naive:quick_div_unsigned.dividend[1]
M_data.a[1] => Add0.IN63
M_data.a[1] => Add3.IN63
M_data.a[2] => Mult0.IN29
M_data.a[2] => Mult1.IN29
M_data.a[2] => Equal1.IN61
M_data.a[2] => divid_signed.DATAA
M_data.a[2] => div_signed.DATAB
M_data.a[2] => rem_signed[2].DATAB
M_data.a[2] => remu_unsigned[2].DATAB
M_data.a[2] => divid_signed.DATAB
M_data.a[2] => divid_signed[2].DATAB
M_data.a[2] => quick_naive:quick_div_unsigned.dividend[2]
M_data.a[2] => Add0.IN62
M_data.a[2] => Add3.IN62
M_data.a[3] => Mult0.IN28
M_data.a[3] => Mult1.IN28
M_data.a[3] => Equal1.IN60
M_data.a[3] => divid_signed.DATAA
M_data.a[3] => div_signed.DATAB
M_data.a[3] => rem_signed[3].DATAB
M_data.a[3] => remu_unsigned[3].DATAB
M_data.a[3] => divid_signed.DATAB
M_data.a[3] => divid_signed[3].DATAB
M_data.a[3] => quick_naive:quick_div_unsigned.dividend[3]
M_data.a[3] => Add0.IN61
M_data.a[3] => Add3.IN61
M_data.a[4] => Mult0.IN27
M_data.a[4] => Mult1.IN27
M_data.a[4] => Equal1.IN59
M_data.a[4] => divid_signed.DATAA
M_data.a[4] => div_signed.DATAB
M_data.a[4] => rem_signed[4].DATAB
M_data.a[4] => remu_unsigned[4].DATAB
M_data.a[4] => divid_signed.DATAB
M_data.a[4] => divid_signed[4].DATAB
M_data.a[4] => quick_naive:quick_div_unsigned.dividend[4]
M_data.a[4] => Add0.IN60
M_data.a[4] => Add3.IN60
M_data.a[5] => Mult0.IN26
M_data.a[5] => Mult1.IN26
M_data.a[5] => Equal1.IN58
M_data.a[5] => divid_signed.DATAA
M_data.a[5] => div_signed.DATAB
M_data.a[5] => rem_signed[5].DATAB
M_data.a[5] => remu_unsigned[5].DATAB
M_data.a[5] => divid_signed.DATAB
M_data.a[5] => divid_signed[5].DATAB
M_data.a[5] => quick_naive:quick_div_unsigned.dividend[5]
M_data.a[5] => Add0.IN59
M_data.a[5] => Add3.IN59
M_data.a[6] => Mult0.IN25
M_data.a[6] => Mult1.IN25
M_data.a[6] => Equal1.IN57
M_data.a[6] => divid_signed.DATAA
M_data.a[6] => div_signed.DATAB
M_data.a[6] => rem_signed[6].DATAB
M_data.a[6] => remu_unsigned[6].DATAB
M_data.a[6] => divid_signed.DATAB
M_data.a[6] => divid_signed[6].DATAB
M_data.a[6] => quick_naive:quick_div_unsigned.dividend[6]
M_data.a[6] => Add0.IN58
M_data.a[6] => Add3.IN58
M_data.a[7] => Mult0.IN24
M_data.a[7] => Mult1.IN24
M_data.a[7] => Equal1.IN56
M_data.a[7] => divid_signed.DATAA
M_data.a[7] => div_signed.DATAB
M_data.a[7] => rem_signed[7].DATAB
M_data.a[7] => remu_unsigned[7].DATAB
M_data.a[7] => divid_signed.DATAB
M_data.a[7] => divid_signed[7].DATAB
M_data.a[7] => quick_naive:quick_div_unsigned.dividend[7]
M_data.a[7] => Add0.IN57
M_data.a[7] => Add3.IN57
M_data.a[8] => Mult0.IN23
M_data.a[8] => Mult1.IN23
M_data.a[8] => Equal1.IN55
M_data.a[8] => divid_signed.DATAA
M_data.a[8] => div_signed.DATAB
M_data.a[8] => rem_signed[8].DATAB
M_data.a[8] => remu_unsigned[8].DATAB
M_data.a[8] => divid_signed.DATAB
M_data.a[8] => divid_signed[8].DATAB
M_data.a[8] => quick_naive:quick_div_unsigned.dividend[8]
M_data.a[8] => Add0.IN56
M_data.a[8] => Add3.IN56
M_data.a[9] => Mult0.IN22
M_data.a[9] => Mult1.IN22
M_data.a[9] => Equal1.IN54
M_data.a[9] => divid_signed.DATAA
M_data.a[9] => div_signed.DATAB
M_data.a[9] => rem_signed[9].DATAB
M_data.a[9] => remu_unsigned[9].DATAB
M_data.a[9] => divid_signed.DATAB
M_data.a[9] => divid_signed[9].DATAB
M_data.a[9] => quick_naive:quick_div_unsigned.dividend[9]
M_data.a[9] => Add0.IN55
M_data.a[9] => Add3.IN55
M_data.a[10] => Mult0.IN21
M_data.a[10] => Mult1.IN21
M_data.a[10] => Equal1.IN53
M_data.a[10] => divid_signed.DATAA
M_data.a[10] => div_signed.DATAB
M_data.a[10] => rem_signed[10].DATAB
M_data.a[10] => remu_unsigned[10].DATAB
M_data.a[10] => divid_signed.DATAB
M_data.a[10] => divid_signed[10].DATAB
M_data.a[10] => quick_naive:quick_div_unsigned.dividend[10]
M_data.a[10] => Add0.IN54
M_data.a[10] => Add3.IN54
M_data.a[11] => Mult0.IN20
M_data.a[11] => Mult1.IN20
M_data.a[11] => Equal1.IN52
M_data.a[11] => divid_signed.DATAA
M_data.a[11] => div_signed.DATAB
M_data.a[11] => rem_signed[11].DATAB
M_data.a[11] => remu_unsigned[11].DATAB
M_data.a[11] => divid_signed.DATAB
M_data.a[11] => divid_signed[11].DATAB
M_data.a[11] => quick_naive:quick_div_unsigned.dividend[11]
M_data.a[11] => Add0.IN53
M_data.a[11] => Add3.IN53
M_data.a[12] => Mult0.IN19
M_data.a[12] => Mult1.IN19
M_data.a[12] => Equal1.IN51
M_data.a[12] => divid_signed.DATAA
M_data.a[12] => div_signed.DATAB
M_data.a[12] => rem_signed[12].DATAB
M_data.a[12] => remu_unsigned[12].DATAB
M_data.a[12] => divid_signed.DATAB
M_data.a[12] => divid_signed[12].DATAB
M_data.a[12] => quick_naive:quick_div_unsigned.dividend[12]
M_data.a[12] => Add0.IN52
M_data.a[12] => Add3.IN52
M_data.a[13] => Mult0.IN18
M_data.a[13] => Mult1.IN18
M_data.a[13] => Equal1.IN50
M_data.a[13] => divid_signed.DATAA
M_data.a[13] => div_signed.DATAB
M_data.a[13] => rem_signed[13].DATAB
M_data.a[13] => remu_unsigned[13].DATAB
M_data.a[13] => divid_signed.DATAB
M_data.a[13] => divid_signed[13].DATAB
M_data.a[13] => quick_naive:quick_div_unsigned.dividend[13]
M_data.a[13] => Add0.IN51
M_data.a[13] => Add3.IN51
M_data.a[14] => Mult0.IN17
M_data.a[14] => Mult1.IN17
M_data.a[14] => Equal1.IN49
M_data.a[14] => divid_signed.DATAA
M_data.a[14] => div_signed.DATAB
M_data.a[14] => rem_signed[14].DATAB
M_data.a[14] => remu_unsigned[14].DATAB
M_data.a[14] => divid_signed.DATAB
M_data.a[14] => divid_signed[14].DATAB
M_data.a[14] => quick_naive:quick_div_unsigned.dividend[14]
M_data.a[14] => Add0.IN50
M_data.a[14] => Add3.IN50
M_data.a[15] => Mult0.IN16
M_data.a[15] => Mult1.IN16
M_data.a[15] => Equal1.IN48
M_data.a[15] => divid_signed.DATAA
M_data.a[15] => div_signed.DATAB
M_data.a[15] => rem_signed[15].DATAB
M_data.a[15] => remu_unsigned[15].DATAB
M_data.a[15] => divid_signed.DATAB
M_data.a[15] => divid_signed[15].DATAB
M_data.a[15] => quick_naive:quick_div_unsigned.dividend[15]
M_data.a[15] => Add0.IN49
M_data.a[15] => Add3.IN49
M_data.a[16] => Mult0.IN15
M_data.a[16] => Mult1.IN15
M_data.a[16] => Equal1.IN47
M_data.a[16] => divid_signed.DATAA
M_data.a[16] => div_signed.DATAB
M_data.a[16] => rem_signed[16].DATAB
M_data.a[16] => remu_unsigned[16].DATAB
M_data.a[16] => divid_signed.DATAB
M_data.a[16] => divid_signed[16].DATAB
M_data.a[16] => quick_naive:quick_div_unsigned.dividend[16]
M_data.a[16] => Add0.IN48
M_data.a[16] => Add3.IN48
M_data.a[17] => Mult0.IN14
M_data.a[17] => Mult1.IN14
M_data.a[17] => Equal1.IN46
M_data.a[17] => divid_signed.DATAA
M_data.a[17] => div_signed.DATAB
M_data.a[17] => rem_signed[17].DATAB
M_data.a[17] => remu_unsigned[17].DATAB
M_data.a[17] => divid_signed.DATAB
M_data.a[17] => divid_signed[17].DATAB
M_data.a[17] => quick_naive:quick_div_unsigned.dividend[17]
M_data.a[17] => Add0.IN47
M_data.a[17] => Add3.IN47
M_data.a[18] => Mult0.IN13
M_data.a[18] => Mult1.IN13
M_data.a[18] => Equal1.IN45
M_data.a[18] => divid_signed.DATAA
M_data.a[18] => div_signed.DATAB
M_data.a[18] => rem_signed[18].DATAB
M_data.a[18] => remu_unsigned[18].DATAB
M_data.a[18] => divid_signed.DATAB
M_data.a[18] => divid_signed[18].DATAB
M_data.a[18] => quick_naive:quick_div_unsigned.dividend[18]
M_data.a[18] => Add0.IN46
M_data.a[18] => Add3.IN46
M_data.a[19] => Mult0.IN12
M_data.a[19] => Mult1.IN12
M_data.a[19] => Equal1.IN44
M_data.a[19] => divid_signed.DATAA
M_data.a[19] => div_signed.DATAB
M_data.a[19] => rem_signed[19].DATAB
M_data.a[19] => remu_unsigned[19].DATAB
M_data.a[19] => divid_signed.DATAB
M_data.a[19] => divid_signed[19].DATAB
M_data.a[19] => quick_naive:quick_div_unsigned.dividend[19]
M_data.a[19] => Add0.IN45
M_data.a[19] => Add3.IN45
M_data.a[20] => Mult0.IN11
M_data.a[20] => Mult1.IN11
M_data.a[20] => Equal1.IN43
M_data.a[20] => divid_signed.DATAA
M_data.a[20] => div_signed.DATAB
M_data.a[20] => rem_signed[20].DATAB
M_data.a[20] => remu_unsigned[20].DATAB
M_data.a[20] => divid_signed.DATAB
M_data.a[20] => divid_signed[20].DATAB
M_data.a[20] => quick_naive:quick_div_unsigned.dividend[20]
M_data.a[20] => Add0.IN44
M_data.a[20] => Add3.IN44
M_data.a[21] => Mult0.IN10
M_data.a[21] => Mult1.IN10
M_data.a[21] => Equal1.IN42
M_data.a[21] => divid_signed.DATAA
M_data.a[21] => div_signed.DATAB
M_data.a[21] => rem_signed[21].DATAB
M_data.a[21] => remu_unsigned[21].DATAB
M_data.a[21] => divid_signed.DATAB
M_data.a[21] => divid_signed[21].DATAB
M_data.a[21] => quick_naive:quick_div_unsigned.dividend[21]
M_data.a[21] => Add0.IN43
M_data.a[21] => Add3.IN43
M_data.a[22] => Mult0.IN9
M_data.a[22] => Mult1.IN9
M_data.a[22] => Equal1.IN41
M_data.a[22] => divid_signed.DATAA
M_data.a[22] => div_signed.DATAB
M_data.a[22] => rem_signed[22].DATAB
M_data.a[22] => remu_unsigned[22].DATAB
M_data.a[22] => divid_signed.DATAB
M_data.a[22] => divid_signed[22].DATAB
M_data.a[22] => quick_naive:quick_div_unsigned.dividend[22]
M_data.a[22] => Add0.IN42
M_data.a[22] => Add3.IN42
M_data.a[23] => Mult0.IN8
M_data.a[23] => Mult1.IN8
M_data.a[23] => Equal1.IN40
M_data.a[23] => divid_signed.DATAA
M_data.a[23] => div_signed.DATAB
M_data.a[23] => rem_signed[23].DATAB
M_data.a[23] => remu_unsigned[23].DATAB
M_data.a[23] => divid_signed.DATAB
M_data.a[23] => divid_signed[23].DATAB
M_data.a[23] => quick_naive:quick_div_unsigned.dividend[23]
M_data.a[23] => Add0.IN41
M_data.a[23] => Add3.IN41
M_data.a[24] => Mult0.IN7
M_data.a[24] => Mult1.IN7
M_data.a[24] => Equal1.IN39
M_data.a[24] => divid_signed.DATAA
M_data.a[24] => div_signed.DATAB
M_data.a[24] => rem_signed[24].DATAB
M_data.a[24] => remu_unsigned[24].DATAB
M_data.a[24] => divid_signed.DATAB
M_data.a[24] => divid_signed[24].DATAB
M_data.a[24] => quick_naive:quick_div_unsigned.dividend[24]
M_data.a[24] => Add0.IN40
M_data.a[24] => Add3.IN40
M_data.a[25] => Mult0.IN6
M_data.a[25] => Mult1.IN6
M_data.a[25] => Equal1.IN38
M_data.a[25] => divid_signed.DATAA
M_data.a[25] => div_signed.DATAB
M_data.a[25] => rem_signed[25].DATAB
M_data.a[25] => remu_unsigned[25].DATAB
M_data.a[25] => divid_signed.DATAB
M_data.a[25] => divid_signed[25].DATAB
M_data.a[25] => quick_naive:quick_div_unsigned.dividend[25]
M_data.a[25] => Add0.IN39
M_data.a[25] => Add3.IN39
M_data.a[26] => Mult0.IN5
M_data.a[26] => Mult1.IN5
M_data.a[26] => Equal1.IN37
M_data.a[26] => divid_signed.DATAA
M_data.a[26] => div_signed.DATAB
M_data.a[26] => rem_signed[26].DATAB
M_data.a[26] => remu_unsigned[26].DATAB
M_data.a[26] => divid_signed.DATAB
M_data.a[26] => divid_signed[26].DATAB
M_data.a[26] => quick_naive:quick_div_unsigned.dividend[26]
M_data.a[26] => Add0.IN38
M_data.a[26] => Add3.IN38
M_data.a[27] => Mult0.IN4
M_data.a[27] => Mult1.IN4
M_data.a[27] => Equal1.IN36
M_data.a[27] => divid_signed.DATAA
M_data.a[27] => div_signed.DATAB
M_data.a[27] => rem_signed[27].DATAB
M_data.a[27] => remu_unsigned[27].DATAB
M_data.a[27] => divid_signed.DATAB
M_data.a[27] => divid_signed[27].DATAB
M_data.a[27] => quick_naive:quick_div_unsigned.dividend[27]
M_data.a[27] => Add0.IN37
M_data.a[27] => Add3.IN37
M_data.a[28] => Mult0.IN3
M_data.a[28] => Mult1.IN3
M_data.a[28] => Equal1.IN35
M_data.a[28] => divid_signed.DATAA
M_data.a[28] => div_signed.DATAB
M_data.a[28] => rem_signed[28].DATAB
M_data.a[28] => remu_unsigned[28].DATAB
M_data.a[28] => divid_signed.DATAB
M_data.a[28] => divid_signed[28].DATAB
M_data.a[28] => quick_naive:quick_div_unsigned.dividend[28]
M_data.a[28] => Add0.IN36
M_data.a[28] => Add3.IN36
M_data.a[29] => Mult0.IN2
M_data.a[29] => Mult1.IN2
M_data.a[29] => Equal1.IN34
M_data.a[29] => divid_signed.DATAA
M_data.a[29] => div_signed.DATAB
M_data.a[29] => rem_signed[29].DATAB
M_data.a[29] => remu_unsigned[29].DATAB
M_data.a[29] => divid_signed.DATAB
M_data.a[29] => divid_signed[29].DATAB
M_data.a[29] => quick_naive:quick_div_unsigned.dividend[29]
M_data.a[29] => Add0.IN35
M_data.a[29] => Add3.IN35
M_data.a[30] => Mult0.IN1
M_data.a[30] => Mult1.IN1
M_data.a[30] => Equal1.IN33
M_data.a[30] => divid_signed.DATAA
M_data.a[30] => div_signed.DATAB
M_data.a[30] => rem_signed[30].DATAB
M_data.a[30] => remu_unsigned[30].DATAB
M_data.a[30] => divid_signed.DATAB
M_data.a[30] => divid_signed[30].DATAB
M_data.a[30] => quick_naive:quick_div_unsigned.dividend[30]
M_data.a[30] => Add0.IN34
M_data.a[30] => Add3.IN34
M_data.a[31] => Mult0.IN0
M_data.a[31] => Mult1.IN0
M_data.a[31] => Equal1.IN32
M_data.a[31] => process_0.IN1
M_data.a[31] => process_0.IN1
M_data.a[31] => divid_signed.DATAA
M_data.a[31] => div_signed.DATAB
M_data.a[31] => rem_signed[31].DATAB
M_data.a[31] => remu_unsigned[31].DATAB
M_data.a[31] => divid_signed.DATAB
M_data.a[31] => divid_signed[31].DATAB
M_data.a[31] => quick_naive:quick_div_unsigned.dividend[31]
M_data.a[31] => Add0.IN33
M_data.a[31] => Add3.IN33
M_data.a[31] => process_0.IN1
dataOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|core:myRiscv|M:M_0|quick_naive:quick_div_signed
clk => remainder[0]~reg0.CLK
clk => remainder[1]~reg0.CLK
clk => remainder[2]~reg0.CLK
clk => remainder[3]~reg0.CLK
clk => remainder[4]~reg0.CLK
clk => remainder[5]~reg0.CLK
clk => remainder[6]~reg0.CLK
clk => remainder[7]~reg0.CLK
clk => remainder[8]~reg0.CLK
clk => remainder[9]~reg0.CLK
clk => remainder[10]~reg0.CLK
clk => remainder[11]~reg0.CLK
clk => remainder[12]~reg0.CLK
clk => remainder[13]~reg0.CLK
clk => remainder[14]~reg0.CLK
clk => remainder[15]~reg0.CLK
clk => remainder[16]~reg0.CLK
clk => remainder[17]~reg0.CLK
clk => remainder[18]~reg0.CLK
clk => remainder[19]~reg0.CLK
clk => remainder[20]~reg0.CLK
clk => remainder[21]~reg0.CLK
clk => remainder[22]~reg0.CLK
clk => remainder[23]~reg0.CLK
clk => remainder[24]~reg0.CLK
clk => remainder[25]~reg0.CLK
clk => remainder[26]~reg0.CLK
clk => remainder[27]~reg0.CLK
clk => remainder[28]~reg0.CLK
clk => remainder[29]~reg0.CLK
clk => remainder[30]~reg0.CLK
clk => remainder[31]~reg0.CLK
clk => quotient[0]~reg0.CLK
clk => quotient[1]~reg0.CLK
clk => quotient[2]~reg0.CLK
clk => quotient[3]~reg0.CLK
clk => quotient[4]~reg0.CLK
clk => quotient[5]~reg0.CLK
clk => quotient[6]~reg0.CLK
clk => quotient[7]~reg0.CLK
clk => quotient[8]~reg0.CLK
clk => quotient[9]~reg0.CLK
clk => quotient[10]~reg0.CLK
clk => quotient[11]~reg0.CLK
clk => quotient[12]~reg0.CLK
clk => quotient[13]~reg0.CLK
clk => quotient[14]~reg0.CLK
clk => quotient[15]~reg0.CLK
clk => quotient[16]~reg0.CLK
clk => quotient[17]~reg0.CLK
clk => quotient[18]~reg0.CLK
clk => quotient[19]~reg0.CLK
clk => quotient[20]~reg0.CLK
clk => quotient[21]~reg0.CLK
clk => quotient[22]~reg0.CLK
clk => quotient[23]~reg0.CLK
clk => quotient[24]~reg0.CLK
clk => quotient[25]~reg0.CLK
clk => quotient[26]~reg0.CLK
clk => quotient[27]~reg0.CLK
clk => quotient[28]~reg0.CLK
clk => quotient[29]~reg0.CLK
clk => quotient[30]~reg0.CLK
clk => quotient[31]~reg0.CLK
clk => ready~reg0.CLK
clk => \quick_naive_process:t_remainder[0].CLK
clk => \quick_naive_process:t_remainder[1].CLK
clk => \quick_naive_process:t_remainder[2].CLK
clk => \quick_naive_process:t_remainder[3].CLK
clk => \quick_naive_process:t_remainder[4].CLK
clk => \quick_naive_process:t_remainder[5].CLK
clk => \quick_naive_process:t_remainder[6].CLK
clk => \quick_naive_process:t_remainder[7].CLK
clk => \quick_naive_process:t_remainder[8].CLK
clk => \quick_naive_process:t_remainder[9].CLK
clk => \quick_naive_process:t_remainder[10].CLK
clk => \quick_naive_process:t_remainder[11].CLK
clk => \quick_naive_process:t_remainder[12].CLK
clk => \quick_naive_process:t_remainder[13].CLK
clk => \quick_naive_process:t_remainder[14].CLK
clk => \quick_naive_process:t_remainder[15].CLK
clk => \quick_naive_process:t_remainder[16].CLK
clk => \quick_naive_process:t_remainder[17].CLK
clk => \quick_naive_process:t_remainder[18].CLK
clk => \quick_naive_process:t_remainder[19].CLK
clk => \quick_naive_process:t_remainder[20].CLK
clk => \quick_naive_process:t_remainder[21].CLK
clk => \quick_naive_process:t_remainder[22].CLK
clk => \quick_naive_process:t_remainder[23].CLK
clk => \quick_naive_process:t_remainder[24].CLK
clk => \quick_naive_process:t_remainder[25].CLK
clk => \quick_naive_process:t_remainder[26].CLK
clk => \quick_naive_process:t_remainder[27].CLK
clk => \quick_naive_process:t_remainder[28].CLK
clk => \quick_naive_process:t_remainder[29].CLK
clk => \quick_naive_process:t_remainder[30].CLK
clk => \quick_naive_process:t_remainder[31].CLK
clk => \quick_naive_process:t_quotient[0].CLK
clk => \quick_naive_process:t_quotient[1].CLK
clk => \quick_naive_process:t_quotient[2].CLK
clk => \quick_naive_process:t_quotient[3].CLK
clk => \quick_naive_process:t_quotient[4].CLK
clk => \quick_naive_process:t_quotient[5].CLK
clk => \quick_naive_process:t_quotient[6].CLK
clk => \quick_naive_process:t_quotient[7].CLK
clk => \quick_naive_process:t_quotient[8].CLK
clk => \quick_naive_process:t_quotient[9].CLK
clk => \quick_naive_process:t_quotient[10].CLK
clk => \quick_naive_process:t_quotient[11].CLK
clk => \quick_naive_process:t_quotient[12].CLK
clk => \quick_naive_process:t_quotient[13].CLK
clk => \quick_naive_process:t_quotient[14].CLK
clk => \quick_naive_process:t_quotient[15].CLK
clk => \quick_naive_process:t_quotient[16].CLK
clk => \quick_naive_process:t_quotient[17].CLK
clk => \quick_naive_process:t_quotient[18].CLK
clk => \quick_naive_process:t_quotient[19].CLK
clk => \quick_naive_process:t_quotient[20].CLK
clk => \quick_naive_process:t_quotient[21].CLK
clk => \quick_naive_process:t_quotient[22].CLK
clk => \quick_naive_process:t_quotient[23].CLK
clk => \quick_naive_process:t_quotient[24].CLK
clk => \quick_naive_process:t_quotient[25].CLK
clk => \quick_naive_process:t_quotient[26].CLK
clk => \quick_naive_process:t_quotient[27].CLK
clk => \quick_naive_process:t_quotient[28].CLK
clk => \quick_naive_process:t_quotient[29].CLK
clk => \quick_naive_process:t_quotient[30].CLK
clk => \quick_naive_process:t_quotient[31].CLK
clk => start.CLK
clk => new_dividend[0].CLK
clk => new_dividend[1].CLK
clk => new_dividend[2].CLK
clk => new_dividend[3].CLK
clk => new_dividend[4].CLK
clk => new_dividend[5].CLK
clk => new_dividend[6].CLK
clk => new_dividend[7].CLK
clk => new_dividend[8].CLK
clk => new_dividend[9].CLK
clk => new_dividend[10].CLK
clk => new_dividend[11].CLK
clk => new_dividend[12].CLK
clk => new_dividend[13].CLK
clk => new_dividend[14].CLK
clk => new_dividend[15].CLK
clk => new_dividend[16].CLK
clk => new_dividend[17].CLK
clk => new_dividend[18].CLK
clk => new_dividend[19].CLK
clk => new_dividend[20].CLK
clk => new_dividend[21].CLK
clk => new_dividend[22].CLK
clk => new_dividend[23].CLK
clk => new_dividend[24].CLK
clk => new_dividend[25].CLK
clk => new_dividend[26].CLK
clk => new_dividend[27].CLK
clk => new_dividend[28].CLK
clk => new_dividend[29].CLK
clk => new_dividend[30].CLK
clk => new_dividend[31].CLK
clk => new_divisor[0].CLK
clk => new_divisor[1].CLK
clk => new_divisor[2].CLK
clk => new_divisor[3].CLK
clk => new_divisor[4].CLK
clk => new_divisor[5].CLK
clk => new_divisor[6].CLK
clk => new_divisor[7].CLK
clk => new_divisor[8].CLK
clk => new_divisor[9].CLK
clk => new_divisor[10].CLK
clk => new_divisor[11].CLK
clk => new_divisor[12].CLK
clk => new_divisor[13].CLK
clk => new_divisor[14].CLK
clk => new_divisor[15].CLK
clk => new_divisor[16].CLK
clk => new_divisor[17].CLK
clk => new_divisor[18].CLK
clk => new_divisor[19].CLK
clk => new_divisor[20].CLK
clk => new_divisor[21].CLK
clk => new_divisor[22].CLK
clk => new_divisor[23].CLK
clk => new_divisor[24].CLK
clk => new_divisor[25].CLK
clk => new_divisor[26].CLK
clk => new_divisor[27].CLK
clk => new_divisor[28].CLK
clk => new_divisor[29].CLK
clk => new_divisor[30].CLK
clk => new_divisor[31].CLK
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => remainder[0]~reg0.ACLR
rst => remainder[1]~reg0.ACLR
rst => remainder[2]~reg0.ACLR
rst => remainder[3]~reg0.ACLR
rst => remainder[4]~reg0.ACLR
rst => remainder[5]~reg0.ACLR
rst => remainder[6]~reg0.ACLR
rst => remainder[7]~reg0.ACLR
rst => remainder[8]~reg0.ACLR
rst => remainder[9]~reg0.ACLR
rst => remainder[10]~reg0.ACLR
rst => remainder[11]~reg0.ACLR
rst => remainder[12]~reg0.ACLR
rst => remainder[13]~reg0.ACLR
rst => remainder[14]~reg0.ACLR
rst => remainder[15]~reg0.ACLR
rst => remainder[16]~reg0.ACLR
rst => remainder[17]~reg0.ACLR
rst => remainder[18]~reg0.ACLR
rst => remainder[19]~reg0.ACLR
rst => remainder[20]~reg0.ACLR
rst => remainder[21]~reg0.ACLR
rst => remainder[22]~reg0.ACLR
rst => remainder[23]~reg0.ACLR
rst => remainder[24]~reg0.ACLR
rst => remainder[25]~reg0.ACLR
rst => remainder[26]~reg0.ACLR
rst => remainder[27]~reg0.ACLR
rst => remainder[28]~reg0.ACLR
rst => remainder[29]~reg0.ACLR
rst => remainder[30]~reg0.ACLR
rst => remainder[31]~reg0.ACLR
rst => quotient[0]~reg0.ACLR
rst => quotient[1]~reg0.ACLR
rst => quotient[2]~reg0.ACLR
rst => quotient[3]~reg0.ACLR
rst => quotient[4]~reg0.ACLR
rst => quotient[5]~reg0.ACLR
rst => quotient[6]~reg0.ACLR
rst => quotient[7]~reg0.ACLR
rst => quotient[8]~reg0.ACLR
rst => quotient[9]~reg0.ACLR
rst => quotient[10]~reg0.ACLR
rst => quotient[11]~reg0.ACLR
rst => quotient[12]~reg0.ACLR
rst => quotient[13]~reg0.ACLR
rst => quotient[14]~reg0.ACLR
rst => quotient[15]~reg0.ACLR
rst => quotient[16]~reg0.ACLR
rst => quotient[17]~reg0.ACLR
rst => quotient[18]~reg0.ACLR
rst => quotient[19]~reg0.ACLR
rst => quotient[20]~reg0.ACLR
rst => quotient[21]~reg0.ACLR
rst => quotient[22]~reg0.ACLR
rst => quotient[23]~reg0.ACLR
rst => quotient[24]~reg0.ACLR
rst => quotient[25]~reg0.ACLR
rst => quotient[26]~reg0.ACLR
rst => quotient[27]~reg0.ACLR
rst => quotient[28]~reg0.ACLR
rst => quotient[29]~reg0.ACLR
rst => quotient[30]~reg0.ACLR
rst => quotient[31]~reg0.ACLR
rst => ready~reg0.ACLR
rst => \quick_naive_process:t_remainder[0].ACLR
rst => \quick_naive_process:t_remainder[1].ACLR
rst => \quick_naive_process:t_remainder[2].ACLR
rst => \quick_naive_process:t_remainder[3].ACLR
rst => \quick_naive_process:t_remainder[4].ACLR
rst => \quick_naive_process:t_remainder[5].ACLR
rst => \quick_naive_process:t_remainder[6].ACLR
rst => \quick_naive_process:t_remainder[7].ACLR
rst => \quick_naive_process:t_remainder[8].ACLR
rst => \quick_naive_process:t_remainder[9].ACLR
rst => \quick_naive_process:t_remainder[10].ACLR
rst => \quick_naive_process:t_remainder[11].ACLR
rst => \quick_naive_process:t_remainder[12].ACLR
rst => \quick_naive_process:t_remainder[13].ACLR
rst => \quick_naive_process:t_remainder[14].ACLR
rst => \quick_naive_process:t_remainder[15].ACLR
rst => \quick_naive_process:t_remainder[16].ACLR
rst => \quick_naive_process:t_remainder[17].ACLR
rst => \quick_naive_process:t_remainder[18].ACLR
rst => \quick_naive_process:t_remainder[19].ACLR
rst => \quick_naive_process:t_remainder[20].ACLR
rst => \quick_naive_process:t_remainder[21].ACLR
rst => \quick_naive_process:t_remainder[22].ACLR
rst => \quick_naive_process:t_remainder[23].ACLR
rst => \quick_naive_process:t_remainder[24].ACLR
rst => \quick_naive_process:t_remainder[25].ACLR
rst => \quick_naive_process:t_remainder[26].ACLR
rst => \quick_naive_process:t_remainder[27].ACLR
rst => \quick_naive_process:t_remainder[28].ACLR
rst => \quick_naive_process:t_remainder[29].ACLR
rst => \quick_naive_process:t_remainder[30].ACLR
rst => \quick_naive_process:t_remainder[31].ACLR
rst => \quick_naive_process:t_quotient[0].ACLR
rst => \quick_naive_process:t_quotient[1].ACLR
rst => \quick_naive_process:t_quotient[2].ACLR
rst => \quick_naive_process:t_quotient[3].ACLR
rst => \quick_naive_process:t_quotient[4].ACLR
rst => \quick_naive_process:t_quotient[5].ACLR
rst => \quick_naive_process:t_quotient[6].ACLR
rst => \quick_naive_process:t_quotient[7].ACLR
rst => \quick_naive_process:t_quotient[8].ACLR
rst => \quick_naive_process:t_quotient[9].ACLR
rst => \quick_naive_process:t_quotient[10].ACLR
rst => \quick_naive_process:t_quotient[11].ACLR
rst => \quick_naive_process:t_quotient[12].ACLR
rst => \quick_naive_process:t_quotient[13].ACLR
rst => \quick_naive_process:t_quotient[14].ACLR
rst => \quick_naive_process:t_quotient[15].ACLR
rst => \quick_naive_process:t_quotient[16].ACLR
rst => \quick_naive_process:t_quotient[17].ACLR
rst => \quick_naive_process:t_quotient[18].ACLR
rst => \quick_naive_process:t_quotient[19].ACLR
rst => \quick_naive_process:t_quotient[20].ACLR
rst => \quick_naive_process:t_quotient[21].ACLR
rst => \quick_naive_process:t_quotient[22].ACLR
rst => \quick_naive_process:t_quotient[23].ACLR
rst => \quick_naive_process:t_quotient[24].ACLR
rst => \quick_naive_process:t_quotient[25].ACLR
rst => \quick_naive_process:t_quotient[26].ACLR
rst => \quick_naive_process:t_quotient[27].ACLR
rst => \quick_naive_process:t_quotient[28].ACLR
rst => \quick_naive_process:t_quotient[29].ACLR
rst => \quick_naive_process:t_quotient[30].ACLR
rst => \quick_naive_process:t_quotient[31].ACLR
rst => start.ENA
dividend[0] => Equal1.IN31
dividend[0] => new_dividend.DATAB
dividend[0] => t_remainder.DATAB
dividend[1] => Equal1.IN30
dividend[1] => new_dividend.DATAB
dividend[1] => t_remainder.DATAB
dividend[2] => Equal1.IN29
dividend[2] => new_dividend.DATAB
dividend[2] => t_remainder.DATAB
dividend[3] => Equal1.IN28
dividend[3] => new_dividend.DATAB
dividend[3] => t_remainder.DATAB
dividend[4] => Equal1.IN27
dividend[4] => new_dividend.DATAB
dividend[4] => t_remainder.DATAB
dividend[5] => Equal1.IN26
dividend[5] => new_dividend.DATAB
dividend[5] => t_remainder.DATAB
dividend[6] => Equal1.IN25
dividend[6] => new_dividend.DATAB
dividend[6] => t_remainder.DATAB
dividend[7] => Equal1.IN24
dividend[7] => new_dividend.DATAB
dividend[7] => t_remainder.DATAB
dividend[8] => Equal1.IN23
dividend[8] => new_dividend.DATAB
dividend[8] => t_remainder.DATAB
dividend[9] => Equal1.IN22
dividend[9] => new_dividend.DATAB
dividend[9] => t_remainder.DATAB
dividend[10] => Equal1.IN21
dividend[10] => new_dividend.DATAB
dividend[10] => t_remainder.DATAB
dividend[11] => Equal1.IN20
dividend[11] => new_dividend.DATAB
dividend[11] => t_remainder.DATAB
dividend[12] => Equal1.IN19
dividend[12] => new_dividend.DATAB
dividend[12] => t_remainder.DATAB
dividend[13] => Equal1.IN18
dividend[13] => new_dividend.DATAB
dividend[13] => t_remainder.DATAB
dividend[14] => Equal1.IN17
dividend[14] => new_dividend.DATAB
dividend[14] => t_remainder.DATAB
dividend[15] => Equal1.IN16
dividend[15] => new_dividend.DATAB
dividend[15] => t_remainder.DATAB
dividend[16] => Equal1.IN15
dividend[16] => new_dividend.DATAB
dividend[16] => t_remainder.DATAB
dividend[17] => Equal1.IN14
dividend[17] => new_dividend.DATAB
dividend[17] => t_remainder.DATAB
dividend[18] => Equal1.IN13
dividend[18] => new_dividend.DATAB
dividend[18] => t_remainder.DATAB
dividend[19] => Equal1.IN12
dividend[19] => new_dividend.DATAB
dividend[19] => t_remainder.DATAB
dividend[20] => Equal1.IN11
dividend[20] => new_dividend.DATAB
dividend[20] => t_remainder.DATAB
dividend[21] => Equal1.IN10
dividend[21] => new_dividend.DATAB
dividend[21] => t_remainder.DATAB
dividend[22] => Equal1.IN9
dividend[22] => new_dividend.DATAB
dividend[22] => t_remainder.DATAB
dividend[23] => Equal1.IN8
dividend[23] => new_dividend.DATAB
dividend[23] => t_remainder.DATAB
dividend[24] => Equal1.IN7
dividend[24] => new_dividend.DATAB
dividend[24] => t_remainder.DATAB
dividend[25] => Equal1.IN6
dividend[25] => new_dividend.DATAB
dividend[25] => t_remainder.DATAB
dividend[26] => Equal1.IN5
dividend[26] => new_dividend.DATAB
dividend[26] => t_remainder.DATAB
dividend[27] => Equal1.IN4
dividend[27] => new_dividend.DATAB
dividend[27] => t_remainder.DATAB
dividend[28] => Equal1.IN3
dividend[28] => new_dividend.DATAB
dividend[28] => t_remainder.DATAB
dividend[29] => Equal1.IN2
dividend[29] => new_dividend.DATAB
dividend[29] => t_remainder.DATAB
dividend[30] => Equal1.IN1
dividend[30] => new_dividend.DATAB
dividend[30] => t_remainder.DATAB
dividend[31] => Equal1.IN0
dividend[31] => new_dividend.DATAB
dividend[31] => t_remainder.DATAB
divisor[0] => Equal0.IN31
divisor[0] => new_divisor.DATAB
divisor[0] => LessThan0.IN32
divisor[0] => ShiftLeft0.IN37
divisor[0] => ShiftLeft1.IN39
divisor[1] => Equal0.IN30
divisor[1] => new_divisor.DATAB
divisor[1] => LessThan0.IN31
divisor[1] => mlb.DATAA
divisor[1] => ShiftLeft0.IN36
divisor[1] => ShiftLeft1.IN38
divisor[2] => Equal0.IN29
divisor[2] => new_divisor.DATAB
divisor[2] => LessThan0.IN30
divisor[2] => mlb.OUTPUTSELECT
divisor[2] => mlb.DATAA
divisor[2] => ShiftLeft0.IN35
divisor[2] => ShiftLeft1.IN37
divisor[3] => Equal0.IN28
divisor[3] => new_divisor.DATAB
divisor[3] => LessThan0.IN29
divisor[3] => mlb.OUTPUTSELECT
divisor[3] => mlb.OUTPUTSELECT
divisor[3] => ShiftLeft0.IN34
divisor[3] => ShiftLeft1.IN36
divisor[4] => Equal0.IN27
divisor[4] => new_divisor.DATAB
divisor[4] => LessThan0.IN28
divisor[4] => mlb.OUTPUTSELECT
divisor[4] => mlb.OUTPUTSELECT
divisor[4] => mlb.DATAA
divisor[4] => ShiftLeft0.IN33
divisor[4] => ShiftLeft1.IN35
divisor[5] => Equal0.IN26
divisor[5] => new_divisor.DATAB
divisor[5] => LessThan0.IN27
divisor[5] => mlb.OUTPUTSELECT
divisor[5] => mlb.OUTPUTSELECT
divisor[5] => mlb.OUTPUTSELECT
divisor[5] => ShiftLeft0.IN32
divisor[5] => ShiftLeft1.IN34
divisor[6] => Equal0.IN25
divisor[6] => new_divisor.DATAB
divisor[6] => LessThan0.IN26
divisor[6] => mlb.OUTPUTSELECT
divisor[6] => mlb.OUTPUTSELECT
divisor[6] => mlb.OUTPUTSELECT
divisor[6] => ShiftLeft0.IN31
divisor[6] => ShiftLeft1.IN33
divisor[7] => Equal0.IN24
divisor[7] => new_divisor.DATAB
divisor[7] => LessThan0.IN25
divisor[7] => mlb.OUTPUTSELECT
divisor[7] => mlb.OUTPUTSELECT
divisor[7] => mlb.OUTPUTSELECT
divisor[7] => ShiftLeft0.IN30
divisor[7] => ShiftLeft1.IN32
divisor[8] => Equal0.IN23
divisor[8] => new_divisor.DATAB
divisor[8] => LessThan0.IN24
divisor[8] => mlb.OUTPUTSELECT
divisor[8] => mlb.OUTPUTSELECT
divisor[8] => mlb.OUTPUTSELECT
divisor[8] => mlb.DATAA
divisor[8] => ShiftLeft0.IN29
divisor[8] => ShiftLeft1.IN31
divisor[9] => Equal0.IN22
divisor[9] => new_divisor.DATAB
divisor[9] => LessThan0.IN23
divisor[9] => mlb.OUTPUTSELECT
divisor[9] => mlb.OUTPUTSELECT
divisor[9] => mlb.OUTPUTSELECT
divisor[9] => mlb.OUTPUTSELECT
divisor[9] => ShiftLeft0.IN28
divisor[9] => ShiftLeft1.IN30
divisor[10] => Equal0.IN21
divisor[10] => new_divisor.DATAB
divisor[10] => LessThan0.IN22
divisor[10] => mlb.OUTPUTSELECT
divisor[10] => mlb.OUTPUTSELECT
divisor[10] => mlb.OUTPUTSELECT
divisor[10] => mlb.OUTPUTSELECT
divisor[10] => ShiftLeft0.IN27
divisor[10] => ShiftLeft1.IN29
divisor[11] => Equal0.IN20
divisor[11] => new_divisor.DATAB
divisor[11] => LessThan0.IN21
divisor[11] => mlb.OUTPUTSELECT
divisor[11] => mlb.OUTPUTSELECT
divisor[11] => mlb.OUTPUTSELECT
divisor[11] => mlb.OUTPUTSELECT
divisor[11] => ShiftLeft0.IN26
divisor[11] => ShiftLeft1.IN28
divisor[12] => Equal0.IN19
divisor[12] => new_divisor.DATAB
divisor[12] => LessThan0.IN20
divisor[12] => mlb.OUTPUTSELECT
divisor[12] => mlb.OUTPUTSELECT
divisor[12] => mlb.OUTPUTSELECT
divisor[12] => mlb.OUTPUTSELECT
divisor[12] => ShiftLeft0.IN25
divisor[12] => ShiftLeft1.IN27
divisor[13] => Equal0.IN18
divisor[13] => new_divisor.DATAB
divisor[13] => LessThan0.IN19
divisor[13] => mlb.OUTPUTSELECT
divisor[13] => mlb.OUTPUTSELECT
divisor[13] => mlb.OUTPUTSELECT
divisor[13] => mlb.OUTPUTSELECT
divisor[13] => ShiftLeft0.IN24
divisor[13] => ShiftLeft1.IN26
divisor[14] => Equal0.IN17
divisor[14] => new_divisor.DATAB
divisor[14] => LessThan0.IN18
divisor[14] => mlb.OUTPUTSELECT
divisor[14] => mlb.OUTPUTSELECT
divisor[14] => mlb.OUTPUTSELECT
divisor[14] => mlb.OUTPUTSELECT
divisor[14] => ShiftLeft0.IN23
divisor[14] => ShiftLeft1.IN25
divisor[15] => Equal0.IN16
divisor[15] => new_divisor.DATAB
divisor[15] => LessThan0.IN17
divisor[15] => mlb.OUTPUTSELECT
divisor[15] => mlb.OUTPUTSELECT
divisor[15] => mlb.OUTPUTSELECT
divisor[15] => mlb.OUTPUTSELECT
divisor[15] => ShiftLeft0.IN22
divisor[15] => ShiftLeft1.IN24
divisor[16] => Equal0.IN15
divisor[16] => new_divisor.DATAB
divisor[16] => LessThan0.IN16
divisor[16] => mlb.OUTPUTSELECT
divisor[16] => mlb.OUTPUTSELECT
divisor[16] => mlb.OUTPUTSELECT
divisor[16] => mlb.OUTPUTSELECT
divisor[16] => mlb.DATAA
divisor[16] => ShiftLeft0.IN21
divisor[16] => ShiftLeft1.IN23
divisor[17] => Equal0.IN14
divisor[17] => new_divisor.DATAB
divisor[17] => LessThan0.IN15
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => ShiftLeft0.IN20
divisor[17] => ShiftLeft1.IN22
divisor[18] => Equal0.IN13
divisor[18] => new_divisor.DATAB
divisor[18] => LessThan0.IN14
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => ShiftLeft0.IN19
divisor[18] => ShiftLeft1.IN21
divisor[19] => Equal0.IN12
divisor[19] => new_divisor.DATAB
divisor[19] => LessThan0.IN13
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => ShiftLeft0.IN18
divisor[19] => ShiftLeft1.IN20
divisor[20] => Equal0.IN11
divisor[20] => new_divisor.DATAB
divisor[20] => LessThan0.IN12
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => ShiftLeft0.IN17
divisor[20] => ShiftLeft1.IN19
divisor[21] => Equal0.IN10
divisor[21] => new_divisor.DATAB
divisor[21] => LessThan0.IN11
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => ShiftLeft0.IN16
divisor[21] => ShiftLeft1.IN18
divisor[22] => Equal0.IN9
divisor[22] => new_divisor.DATAB
divisor[22] => LessThan0.IN10
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => ShiftLeft0.IN15
divisor[22] => ShiftLeft1.IN17
divisor[23] => Equal0.IN8
divisor[23] => new_divisor.DATAB
divisor[23] => LessThan0.IN9
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => ShiftLeft0.IN14
divisor[23] => ShiftLeft1.IN16
divisor[24] => Equal0.IN7
divisor[24] => new_divisor.DATAB
divisor[24] => LessThan0.IN8
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => ShiftLeft0.IN13
divisor[24] => ShiftLeft1.IN15
divisor[25] => Equal0.IN6
divisor[25] => new_divisor.DATAB
divisor[25] => LessThan0.IN7
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => ShiftLeft0.IN12
divisor[25] => ShiftLeft1.IN14
divisor[26] => Equal0.IN5
divisor[26] => new_divisor.DATAB
divisor[26] => LessThan0.IN6
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => ShiftLeft0.IN11
divisor[26] => ShiftLeft1.IN13
divisor[27] => Equal0.IN4
divisor[27] => new_divisor.DATAB
divisor[27] => LessThan0.IN5
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => ShiftLeft0.IN10
divisor[27] => ShiftLeft1.IN12
divisor[28] => Equal0.IN3
divisor[28] => new_divisor.DATAB
divisor[28] => LessThan0.IN4
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => ShiftLeft0.IN9
divisor[28] => ShiftLeft1.IN11
divisor[29] => Equal0.IN2
divisor[29] => new_divisor.DATAB
divisor[29] => LessThan0.IN3
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => ShiftLeft0.IN8
divisor[29] => ShiftLeft1.IN10
divisor[30] => Equal0.IN1
divisor[30] => new_divisor.DATAB
divisor[30] => LessThan0.IN2
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => ShiftLeft0.IN7
divisor[30] => ShiftLeft1.IN9
divisor[31] => Equal0.IN0
divisor[31] => new_divisor.DATAB
divisor[31] => LessThan0.IN1
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => ShiftLeft0.IN6
divisor[31] => ShiftLeft1.IN8
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[0] <= quotient[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= remainder[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= remainder[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= remainder[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= remainder[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= remainder[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= remainder[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= remainder[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= remainder[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= remainder[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= remainder[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= remainder[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= remainder[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= remainder[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= remainder[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= remainder[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= remainder[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= remainder[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= remainder[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|core:myRiscv|M:M_0|quick_naive:quick_div_unsigned
clk => remainder[0]~reg0.CLK
clk => remainder[1]~reg0.CLK
clk => remainder[2]~reg0.CLK
clk => remainder[3]~reg0.CLK
clk => remainder[4]~reg0.CLK
clk => remainder[5]~reg0.CLK
clk => remainder[6]~reg0.CLK
clk => remainder[7]~reg0.CLK
clk => remainder[8]~reg0.CLK
clk => remainder[9]~reg0.CLK
clk => remainder[10]~reg0.CLK
clk => remainder[11]~reg0.CLK
clk => remainder[12]~reg0.CLK
clk => remainder[13]~reg0.CLK
clk => remainder[14]~reg0.CLK
clk => remainder[15]~reg0.CLK
clk => remainder[16]~reg0.CLK
clk => remainder[17]~reg0.CLK
clk => remainder[18]~reg0.CLK
clk => remainder[19]~reg0.CLK
clk => remainder[20]~reg0.CLK
clk => remainder[21]~reg0.CLK
clk => remainder[22]~reg0.CLK
clk => remainder[23]~reg0.CLK
clk => remainder[24]~reg0.CLK
clk => remainder[25]~reg0.CLK
clk => remainder[26]~reg0.CLK
clk => remainder[27]~reg0.CLK
clk => remainder[28]~reg0.CLK
clk => remainder[29]~reg0.CLK
clk => remainder[30]~reg0.CLK
clk => remainder[31]~reg0.CLK
clk => quotient[0]~reg0.CLK
clk => quotient[1]~reg0.CLK
clk => quotient[2]~reg0.CLK
clk => quotient[3]~reg0.CLK
clk => quotient[4]~reg0.CLK
clk => quotient[5]~reg0.CLK
clk => quotient[6]~reg0.CLK
clk => quotient[7]~reg0.CLK
clk => quotient[8]~reg0.CLK
clk => quotient[9]~reg0.CLK
clk => quotient[10]~reg0.CLK
clk => quotient[11]~reg0.CLK
clk => quotient[12]~reg0.CLK
clk => quotient[13]~reg0.CLK
clk => quotient[14]~reg0.CLK
clk => quotient[15]~reg0.CLK
clk => quotient[16]~reg0.CLK
clk => quotient[17]~reg0.CLK
clk => quotient[18]~reg0.CLK
clk => quotient[19]~reg0.CLK
clk => quotient[20]~reg0.CLK
clk => quotient[21]~reg0.CLK
clk => quotient[22]~reg0.CLK
clk => quotient[23]~reg0.CLK
clk => quotient[24]~reg0.CLK
clk => quotient[25]~reg0.CLK
clk => quotient[26]~reg0.CLK
clk => quotient[27]~reg0.CLK
clk => quotient[28]~reg0.CLK
clk => quotient[29]~reg0.CLK
clk => quotient[30]~reg0.CLK
clk => quotient[31]~reg0.CLK
clk => ready~reg0.CLK
clk => \quick_naive_process:t_remainder[0].CLK
clk => \quick_naive_process:t_remainder[1].CLK
clk => \quick_naive_process:t_remainder[2].CLK
clk => \quick_naive_process:t_remainder[3].CLK
clk => \quick_naive_process:t_remainder[4].CLK
clk => \quick_naive_process:t_remainder[5].CLK
clk => \quick_naive_process:t_remainder[6].CLK
clk => \quick_naive_process:t_remainder[7].CLK
clk => \quick_naive_process:t_remainder[8].CLK
clk => \quick_naive_process:t_remainder[9].CLK
clk => \quick_naive_process:t_remainder[10].CLK
clk => \quick_naive_process:t_remainder[11].CLK
clk => \quick_naive_process:t_remainder[12].CLK
clk => \quick_naive_process:t_remainder[13].CLK
clk => \quick_naive_process:t_remainder[14].CLK
clk => \quick_naive_process:t_remainder[15].CLK
clk => \quick_naive_process:t_remainder[16].CLK
clk => \quick_naive_process:t_remainder[17].CLK
clk => \quick_naive_process:t_remainder[18].CLK
clk => \quick_naive_process:t_remainder[19].CLK
clk => \quick_naive_process:t_remainder[20].CLK
clk => \quick_naive_process:t_remainder[21].CLK
clk => \quick_naive_process:t_remainder[22].CLK
clk => \quick_naive_process:t_remainder[23].CLK
clk => \quick_naive_process:t_remainder[24].CLK
clk => \quick_naive_process:t_remainder[25].CLK
clk => \quick_naive_process:t_remainder[26].CLK
clk => \quick_naive_process:t_remainder[27].CLK
clk => \quick_naive_process:t_remainder[28].CLK
clk => \quick_naive_process:t_remainder[29].CLK
clk => \quick_naive_process:t_remainder[30].CLK
clk => \quick_naive_process:t_remainder[31].CLK
clk => \quick_naive_process:t_quotient[0].CLK
clk => \quick_naive_process:t_quotient[1].CLK
clk => \quick_naive_process:t_quotient[2].CLK
clk => \quick_naive_process:t_quotient[3].CLK
clk => \quick_naive_process:t_quotient[4].CLK
clk => \quick_naive_process:t_quotient[5].CLK
clk => \quick_naive_process:t_quotient[6].CLK
clk => \quick_naive_process:t_quotient[7].CLK
clk => \quick_naive_process:t_quotient[8].CLK
clk => \quick_naive_process:t_quotient[9].CLK
clk => \quick_naive_process:t_quotient[10].CLK
clk => \quick_naive_process:t_quotient[11].CLK
clk => \quick_naive_process:t_quotient[12].CLK
clk => \quick_naive_process:t_quotient[13].CLK
clk => \quick_naive_process:t_quotient[14].CLK
clk => \quick_naive_process:t_quotient[15].CLK
clk => \quick_naive_process:t_quotient[16].CLK
clk => \quick_naive_process:t_quotient[17].CLK
clk => \quick_naive_process:t_quotient[18].CLK
clk => \quick_naive_process:t_quotient[19].CLK
clk => \quick_naive_process:t_quotient[20].CLK
clk => \quick_naive_process:t_quotient[21].CLK
clk => \quick_naive_process:t_quotient[22].CLK
clk => \quick_naive_process:t_quotient[23].CLK
clk => \quick_naive_process:t_quotient[24].CLK
clk => \quick_naive_process:t_quotient[25].CLK
clk => \quick_naive_process:t_quotient[26].CLK
clk => \quick_naive_process:t_quotient[27].CLK
clk => \quick_naive_process:t_quotient[28].CLK
clk => \quick_naive_process:t_quotient[29].CLK
clk => \quick_naive_process:t_quotient[30].CLK
clk => \quick_naive_process:t_quotient[31].CLK
clk => start.CLK
clk => new_dividend[0].CLK
clk => new_dividend[1].CLK
clk => new_dividend[2].CLK
clk => new_dividend[3].CLK
clk => new_dividend[4].CLK
clk => new_dividend[5].CLK
clk => new_dividend[6].CLK
clk => new_dividend[7].CLK
clk => new_dividend[8].CLK
clk => new_dividend[9].CLK
clk => new_dividend[10].CLK
clk => new_dividend[11].CLK
clk => new_dividend[12].CLK
clk => new_dividend[13].CLK
clk => new_dividend[14].CLK
clk => new_dividend[15].CLK
clk => new_dividend[16].CLK
clk => new_dividend[17].CLK
clk => new_dividend[18].CLK
clk => new_dividend[19].CLK
clk => new_dividend[20].CLK
clk => new_dividend[21].CLK
clk => new_dividend[22].CLK
clk => new_dividend[23].CLK
clk => new_dividend[24].CLK
clk => new_dividend[25].CLK
clk => new_dividend[26].CLK
clk => new_dividend[27].CLK
clk => new_dividend[28].CLK
clk => new_dividend[29].CLK
clk => new_dividend[30].CLK
clk => new_dividend[31].CLK
clk => new_divisor[0].CLK
clk => new_divisor[1].CLK
clk => new_divisor[2].CLK
clk => new_divisor[3].CLK
clk => new_divisor[4].CLK
clk => new_divisor[5].CLK
clk => new_divisor[6].CLK
clk => new_divisor[7].CLK
clk => new_divisor[8].CLK
clk => new_divisor[9].CLK
clk => new_divisor[10].CLK
clk => new_divisor[11].CLK
clk => new_divisor[12].CLK
clk => new_divisor[13].CLK
clk => new_divisor[14].CLK
clk => new_divisor[15].CLK
clk => new_divisor[16].CLK
clk => new_divisor[17].CLK
clk => new_divisor[18].CLK
clk => new_divisor[19].CLK
clk => new_divisor[20].CLK
clk => new_divisor[21].CLK
clk => new_divisor[22].CLK
clk => new_divisor[23].CLK
clk => new_divisor[24].CLK
clk => new_divisor[25].CLK
clk => new_divisor[26].CLK
clk => new_divisor[27].CLK
clk => new_divisor[28].CLK
clk => new_divisor[29].CLK
clk => new_divisor[30].CLK
clk => new_divisor[31].CLK
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_divisor.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => new_dividend.OUTPUTSELECT
rst => remainder[0]~reg0.ACLR
rst => remainder[1]~reg0.ACLR
rst => remainder[2]~reg0.ACLR
rst => remainder[3]~reg0.ACLR
rst => remainder[4]~reg0.ACLR
rst => remainder[5]~reg0.ACLR
rst => remainder[6]~reg0.ACLR
rst => remainder[7]~reg0.ACLR
rst => remainder[8]~reg0.ACLR
rst => remainder[9]~reg0.ACLR
rst => remainder[10]~reg0.ACLR
rst => remainder[11]~reg0.ACLR
rst => remainder[12]~reg0.ACLR
rst => remainder[13]~reg0.ACLR
rst => remainder[14]~reg0.ACLR
rst => remainder[15]~reg0.ACLR
rst => remainder[16]~reg0.ACLR
rst => remainder[17]~reg0.ACLR
rst => remainder[18]~reg0.ACLR
rst => remainder[19]~reg0.ACLR
rst => remainder[20]~reg0.ACLR
rst => remainder[21]~reg0.ACLR
rst => remainder[22]~reg0.ACLR
rst => remainder[23]~reg0.ACLR
rst => remainder[24]~reg0.ACLR
rst => remainder[25]~reg0.ACLR
rst => remainder[26]~reg0.ACLR
rst => remainder[27]~reg0.ACLR
rst => remainder[28]~reg0.ACLR
rst => remainder[29]~reg0.ACLR
rst => remainder[30]~reg0.ACLR
rst => remainder[31]~reg0.ACLR
rst => quotient[0]~reg0.ACLR
rst => quotient[1]~reg0.ACLR
rst => quotient[2]~reg0.ACLR
rst => quotient[3]~reg0.ACLR
rst => quotient[4]~reg0.ACLR
rst => quotient[5]~reg0.ACLR
rst => quotient[6]~reg0.ACLR
rst => quotient[7]~reg0.ACLR
rst => quotient[8]~reg0.ACLR
rst => quotient[9]~reg0.ACLR
rst => quotient[10]~reg0.ACLR
rst => quotient[11]~reg0.ACLR
rst => quotient[12]~reg0.ACLR
rst => quotient[13]~reg0.ACLR
rst => quotient[14]~reg0.ACLR
rst => quotient[15]~reg0.ACLR
rst => quotient[16]~reg0.ACLR
rst => quotient[17]~reg0.ACLR
rst => quotient[18]~reg0.ACLR
rst => quotient[19]~reg0.ACLR
rst => quotient[20]~reg0.ACLR
rst => quotient[21]~reg0.ACLR
rst => quotient[22]~reg0.ACLR
rst => quotient[23]~reg0.ACLR
rst => quotient[24]~reg0.ACLR
rst => quotient[25]~reg0.ACLR
rst => quotient[26]~reg0.ACLR
rst => quotient[27]~reg0.ACLR
rst => quotient[28]~reg0.ACLR
rst => quotient[29]~reg0.ACLR
rst => quotient[30]~reg0.ACLR
rst => quotient[31]~reg0.ACLR
rst => ready~reg0.ACLR
rst => \quick_naive_process:t_remainder[0].ACLR
rst => \quick_naive_process:t_remainder[1].ACLR
rst => \quick_naive_process:t_remainder[2].ACLR
rst => \quick_naive_process:t_remainder[3].ACLR
rst => \quick_naive_process:t_remainder[4].ACLR
rst => \quick_naive_process:t_remainder[5].ACLR
rst => \quick_naive_process:t_remainder[6].ACLR
rst => \quick_naive_process:t_remainder[7].ACLR
rst => \quick_naive_process:t_remainder[8].ACLR
rst => \quick_naive_process:t_remainder[9].ACLR
rst => \quick_naive_process:t_remainder[10].ACLR
rst => \quick_naive_process:t_remainder[11].ACLR
rst => \quick_naive_process:t_remainder[12].ACLR
rst => \quick_naive_process:t_remainder[13].ACLR
rst => \quick_naive_process:t_remainder[14].ACLR
rst => \quick_naive_process:t_remainder[15].ACLR
rst => \quick_naive_process:t_remainder[16].ACLR
rst => \quick_naive_process:t_remainder[17].ACLR
rst => \quick_naive_process:t_remainder[18].ACLR
rst => \quick_naive_process:t_remainder[19].ACLR
rst => \quick_naive_process:t_remainder[20].ACLR
rst => \quick_naive_process:t_remainder[21].ACLR
rst => \quick_naive_process:t_remainder[22].ACLR
rst => \quick_naive_process:t_remainder[23].ACLR
rst => \quick_naive_process:t_remainder[24].ACLR
rst => \quick_naive_process:t_remainder[25].ACLR
rst => \quick_naive_process:t_remainder[26].ACLR
rst => \quick_naive_process:t_remainder[27].ACLR
rst => \quick_naive_process:t_remainder[28].ACLR
rst => \quick_naive_process:t_remainder[29].ACLR
rst => \quick_naive_process:t_remainder[30].ACLR
rst => \quick_naive_process:t_remainder[31].ACLR
rst => \quick_naive_process:t_quotient[0].ACLR
rst => \quick_naive_process:t_quotient[1].ACLR
rst => \quick_naive_process:t_quotient[2].ACLR
rst => \quick_naive_process:t_quotient[3].ACLR
rst => \quick_naive_process:t_quotient[4].ACLR
rst => \quick_naive_process:t_quotient[5].ACLR
rst => \quick_naive_process:t_quotient[6].ACLR
rst => \quick_naive_process:t_quotient[7].ACLR
rst => \quick_naive_process:t_quotient[8].ACLR
rst => \quick_naive_process:t_quotient[9].ACLR
rst => \quick_naive_process:t_quotient[10].ACLR
rst => \quick_naive_process:t_quotient[11].ACLR
rst => \quick_naive_process:t_quotient[12].ACLR
rst => \quick_naive_process:t_quotient[13].ACLR
rst => \quick_naive_process:t_quotient[14].ACLR
rst => \quick_naive_process:t_quotient[15].ACLR
rst => \quick_naive_process:t_quotient[16].ACLR
rst => \quick_naive_process:t_quotient[17].ACLR
rst => \quick_naive_process:t_quotient[18].ACLR
rst => \quick_naive_process:t_quotient[19].ACLR
rst => \quick_naive_process:t_quotient[20].ACLR
rst => \quick_naive_process:t_quotient[21].ACLR
rst => \quick_naive_process:t_quotient[22].ACLR
rst => \quick_naive_process:t_quotient[23].ACLR
rst => \quick_naive_process:t_quotient[24].ACLR
rst => \quick_naive_process:t_quotient[25].ACLR
rst => \quick_naive_process:t_quotient[26].ACLR
rst => \quick_naive_process:t_quotient[27].ACLR
rst => \quick_naive_process:t_quotient[28].ACLR
rst => \quick_naive_process:t_quotient[29].ACLR
rst => \quick_naive_process:t_quotient[30].ACLR
rst => \quick_naive_process:t_quotient[31].ACLR
rst => start.ENA
dividend[0] => Equal1.IN31
dividend[0] => new_dividend.DATAB
dividend[0] => t_remainder.DATAB
dividend[1] => Equal1.IN30
dividend[1] => new_dividend.DATAB
dividend[1] => t_remainder.DATAB
dividend[2] => Equal1.IN29
dividend[2] => new_dividend.DATAB
dividend[2] => t_remainder.DATAB
dividend[3] => Equal1.IN28
dividend[3] => new_dividend.DATAB
dividend[3] => t_remainder.DATAB
dividend[4] => Equal1.IN27
dividend[4] => new_dividend.DATAB
dividend[4] => t_remainder.DATAB
dividend[5] => Equal1.IN26
dividend[5] => new_dividend.DATAB
dividend[5] => t_remainder.DATAB
dividend[6] => Equal1.IN25
dividend[6] => new_dividend.DATAB
dividend[6] => t_remainder.DATAB
dividend[7] => Equal1.IN24
dividend[7] => new_dividend.DATAB
dividend[7] => t_remainder.DATAB
dividend[8] => Equal1.IN23
dividend[8] => new_dividend.DATAB
dividend[8] => t_remainder.DATAB
dividend[9] => Equal1.IN22
dividend[9] => new_dividend.DATAB
dividend[9] => t_remainder.DATAB
dividend[10] => Equal1.IN21
dividend[10] => new_dividend.DATAB
dividend[10] => t_remainder.DATAB
dividend[11] => Equal1.IN20
dividend[11] => new_dividend.DATAB
dividend[11] => t_remainder.DATAB
dividend[12] => Equal1.IN19
dividend[12] => new_dividend.DATAB
dividend[12] => t_remainder.DATAB
dividend[13] => Equal1.IN18
dividend[13] => new_dividend.DATAB
dividend[13] => t_remainder.DATAB
dividend[14] => Equal1.IN17
dividend[14] => new_dividend.DATAB
dividend[14] => t_remainder.DATAB
dividend[15] => Equal1.IN16
dividend[15] => new_dividend.DATAB
dividend[15] => t_remainder.DATAB
dividend[16] => Equal1.IN15
dividend[16] => new_dividend.DATAB
dividend[16] => t_remainder.DATAB
dividend[17] => Equal1.IN14
dividend[17] => new_dividend.DATAB
dividend[17] => t_remainder.DATAB
dividend[18] => Equal1.IN13
dividend[18] => new_dividend.DATAB
dividend[18] => t_remainder.DATAB
dividend[19] => Equal1.IN12
dividend[19] => new_dividend.DATAB
dividend[19] => t_remainder.DATAB
dividend[20] => Equal1.IN11
dividend[20] => new_dividend.DATAB
dividend[20] => t_remainder.DATAB
dividend[21] => Equal1.IN10
dividend[21] => new_dividend.DATAB
dividend[21] => t_remainder.DATAB
dividend[22] => Equal1.IN9
dividend[22] => new_dividend.DATAB
dividend[22] => t_remainder.DATAB
dividend[23] => Equal1.IN8
dividend[23] => new_dividend.DATAB
dividend[23] => t_remainder.DATAB
dividend[24] => Equal1.IN7
dividend[24] => new_dividend.DATAB
dividend[24] => t_remainder.DATAB
dividend[25] => Equal1.IN6
dividend[25] => new_dividend.DATAB
dividend[25] => t_remainder.DATAB
dividend[26] => Equal1.IN5
dividend[26] => new_dividend.DATAB
dividend[26] => t_remainder.DATAB
dividend[27] => Equal1.IN4
dividend[27] => new_dividend.DATAB
dividend[27] => t_remainder.DATAB
dividend[28] => Equal1.IN3
dividend[28] => new_dividend.DATAB
dividend[28] => t_remainder.DATAB
dividend[29] => Equal1.IN2
dividend[29] => new_dividend.DATAB
dividend[29] => t_remainder.DATAB
dividend[30] => Equal1.IN1
dividend[30] => new_dividend.DATAB
dividend[30] => t_remainder.DATAB
dividend[31] => Equal1.IN0
dividend[31] => new_dividend.DATAB
dividend[31] => t_remainder.DATAB
divisor[0] => Equal0.IN31
divisor[0] => new_divisor.DATAB
divisor[0] => LessThan0.IN32
divisor[0] => ShiftLeft0.IN37
divisor[0] => ShiftLeft1.IN39
divisor[1] => Equal0.IN30
divisor[1] => new_divisor.DATAB
divisor[1] => LessThan0.IN31
divisor[1] => mlb.DATAA
divisor[1] => ShiftLeft0.IN36
divisor[1] => ShiftLeft1.IN38
divisor[2] => Equal0.IN29
divisor[2] => new_divisor.DATAB
divisor[2] => LessThan0.IN30
divisor[2] => mlb.OUTPUTSELECT
divisor[2] => mlb.DATAA
divisor[2] => ShiftLeft0.IN35
divisor[2] => ShiftLeft1.IN37
divisor[3] => Equal0.IN28
divisor[3] => new_divisor.DATAB
divisor[3] => LessThan0.IN29
divisor[3] => mlb.OUTPUTSELECT
divisor[3] => mlb.OUTPUTSELECT
divisor[3] => ShiftLeft0.IN34
divisor[3] => ShiftLeft1.IN36
divisor[4] => Equal0.IN27
divisor[4] => new_divisor.DATAB
divisor[4] => LessThan0.IN28
divisor[4] => mlb.OUTPUTSELECT
divisor[4] => mlb.OUTPUTSELECT
divisor[4] => mlb.DATAA
divisor[4] => ShiftLeft0.IN33
divisor[4] => ShiftLeft1.IN35
divisor[5] => Equal0.IN26
divisor[5] => new_divisor.DATAB
divisor[5] => LessThan0.IN27
divisor[5] => mlb.OUTPUTSELECT
divisor[5] => mlb.OUTPUTSELECT
divisor[5] => mlb.OUTPUTSELECT
divisor[5] => ShiftLeft0.IN32
divisor[5] => ShiftLeft1.IN34
divisor[6] => Equal0.IN25
divisor[6] => new_divisor.DATAB
divisor[6] => LessThan0.IN26
divisor[6] => mlb.OUTPUTSELECT
divisor[6] => mlb.OUTPUTSELECT
divisor[6] => mlb.OUTPUTSELECT
divisor[6] => ShiftLeft0.IN31
divisor[6] => ShiftLeft1.IN33
divisor[7] => Equal0.IN24
divisor[7] => new_divisor.DATAB
divisor[7] => LessThan0.IN25
divisor[7] => mlb.OUTPUTSELECT
divisor[7] => mlb.OUTPUTSELECT
divisor[7] => mlb.OUTPUTSELECT
divisor[7] => ShiftLeft0.IN30
divisor[7] => ShiftLeft1.IN32
divisor[8] => Equal0.IN23
divisor[8] => new_divisor.DATAB
divisor[8] => LessThan0.IN24
divisor[8] => mlb.OUTPUTSELECT
divisor[8] => mlb.OUTPUTSELECT
divisor[8] => mlb.OUTPUTSELECT
divisor[8] => mlb.DATAA
divisor[8] => ShiftLeft0.IN29
divisor[8] => ShiftLeft1.IN31
divisor[9] => Equal0.IN22
divisor[9] => new_divisor.DATAB
divisor[9] => LessThan0.IN23
divisor[9] => mlb.OUTPUTSELECT
divisor[9] => mlb.OUTPUTSELECT
divisor[9] => mlb.OUTPUTSELECT
divisor[9] => mlb.OUTPUTSELECT
divisor[9] => ShiftLeft0.IN28
divisor[9] => ShiftLeft1.IN30
divisor[10] => Equal0.IN21
divisor[10] => new_divisor.DATAB
divisor[10] => LessThan0.IN22
divisor[10] => mlb.OUTPUTSELECT
divisor[10] => mlb.OUTPUTSELECT
divisor[10] => mlb.OUTPUTSELECT
divisor[10] => mlb.OUTPUTSELECT
divisor[10] => ShiftLeft0.IN27
divisor[10] => ShiftLeft1.IN29
divisor[11] => Equal0.IN20
divisor[11] => new_divisor.DATAB
divisor[11] => LessThan0.IN21
divisor[11] => mlb.OUTPUTSELECT
divisor[11] => mlb.OUTPUTSELECT
divisor[11] => mlb.OUTPUTSELECT
divisor[11] => mlb.OUTPUTSELECT
divisor[11] => ShiftLeft0.IN26
divisor[11] => ShiftLeft1.IN28
divisor[12] => Equal0.IN19
divisor[12] => new_divisor.DATAB
divisor[12] => LessThan0.IN20
divisor[12] => mlb.OUTPUTSELECT
divisor[12] => mlb.OUTPUTSELECT
divisor[12] => mlb.OUTPUTSELECT
divisor[12] => mlb.OUTPUTSELECT
divisor[12] => ShiftLeft0.IN25
divisor[12] => ShiftLeft1.IN27
divisor[13] => Equal0.IN18
divisor[13] => new_divisor.DATAB
divisor[13] => LessThan0.IN19
divisor[13] => mlb.OUTPUTSELECT
divisor[13] => mlb.OUTPUTSELECT
divisor[13] => mlb.OUTPUTSELECT
divisor[13] => mlb.OUTPUTSELECT
divisor[13] => ShiftLeft0.IN24
divisor[13] => ShiftLeft1.IN26
divisor[14] => Equal0.IN17
divisor[14] => new_divisor.DATAB
divisor[14] => LessThan0.IN18
divisor[14] => mlb.OUTPUTSELECT
divisor[14] => mlb.OUTPUTSELECT
divisor[14] => mlb.OUTPUTSELECT
divisor[14] => mlb.OUTPUTSELECT
divisor[14] => ShiftLeft0.IN23
divisor[14] => ShiftLeft1.IN25
divisor[15] => Equal0.IN16
divisor[15] => new_divisor.DATAB
divisor[15] => LessThan0.IN17
divisor[15] => mlb.OUTPUTSELECT
divisor[15] => mlb.OUTPUTSELECT
divisor[15] => mlb.OUTPUTSELECT
divisor[15] => mlb.OUTPUTSELECT
divisor[15] => ShiftLeft0.IN22
divisor[15] => ShiftLeft1.IN24
divisor[16] => Equal0.IN15
divisor[16] => new_divisor.DATAB
divisor[16] => LessThan0.IN16
divisor[16] => mlb.OUTPUTSELECT
divisor[16] => mlb.OUTPUTSELECT
divisor[16] => mlb.OUTPUTSELECT
divisor[16] => mlb.OUTPUTSELECT
divisor[16] => mlb.DATAA
divisor[16] => ShiftLeft0.IN21
divisor[16] => ShiftLeft1.IN23
divisor[17] => Equal0.IN14
divisor[17] => new_divisor.DATAB
divisor[17] => LessThan0.IN15
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => mlb.OUTPUTSELECT
divisor[17] => ShiftLeft0.IN20
divisor[17] => ShiftLeft1.IN22
divisor[18] => Equal0.IN13
divisor[18] => new_divisor.DATAB
divisor[18] => LessThan0.IN14
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => mlb.OUTPUTSELECT
divisor[18] => ShiftLeft0.IN19
divisor[18] => ShiftLeft1.IN21
divisor[19] => Equal0.IN12
divisor[19] => new_divisor.DATAB
divisor[19] => LessThan0.IN13
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => mlb.OUTPUTSELECT
divisor[19] => ShiftLeft0.IN18
divisor[19] => ShiftLeft1.IN20
divisor[20] => Equal0.IN11
divisor[20] => new_divisor.DATAB
divisor[20] => LessThan0.IN12
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => mlb.OUTPUTSELECT
divisor[20] => ShiftLeft0.IN17
divisor[20] => ShiftLeft1.IN19
divisor[21] => Equal0.IN10
divisor[21] => new_divisor.DATAB
divisor[21] => LessThan0.IN11
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => mlb.OUTPUTSELECT
divisor[21] => ShiftLeft0.IN16
divisor[21] => ShiftLeft1.IN18
divisor[22] => Equal0.IN9
divisor[22] => new_divisor.DATAB
divisor[22] => LessThan0.IN10
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => mlb.OUTPUTSELECT
divisor[22] => ShiftLeft0.IN15
divisor[22] => ShiftLeft1.IN17
divisor[23] => Equal0.IN8
divisor[23] => new_divisor.DATAB
divisor[23] => LessThan0.IN9
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => mlb.OUTPUTSELECT
divisor[23] => ShiftLeft0.IN14
divisor[23] => ShiftLeft1.IN16
divisor[24] => Equal0.IN7
divisor[24] => new_divisor.DATAB
divisor[24] => LessThan0.IN8
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => mlb.OUTPUTSELECT
divisor[24] => ShiftLeft0.IN13
divisor[24] => ShiftLeft1.IN15
divisor[25] => Equal0.IN6
divisor[25] => new_divisor.DATAB
divisor[25] => LessThan0.IN7
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => mlb.OUTPUTSELECT
divisor[25] => ShiftLeft0.IN12
divisor[25] => ShiftLeft1.IN14
divisor[26] => Equal0.IN5
divisor[26] => new_divisor.DATAB
divisor[26] => LessThan0.IN6
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => mlb.OUTPUTSELECT
divisor[26] => ShiftLeft0.IN11
divisor[26] => ShiftLeft1.IN13
divisor[27] => Equal0.IN4
divisor[27] => new_divisor.DATAB
divisor[27] => LessThan0.IN5
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => mlb.OUTPUTSELECT
divisor[27] => ShiftLeft0.IN10
divisor[27] => ShiftLeft1.IN12
divisor[28] => Equal0.IN3
divisor[28] => new_divisor.DATAB
divisor[28] => LessThan0.IN4
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => mlb.OUTPUTSELECT
divisor[28] => ShiftLeft0.IN9
divisor[28] => ShiftLeft1.IN11
divisor[29] => Equal0.IN2
divisor[29] => new_divisor.DATAB
divisor[29] => LessThan0.IN3
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => mlb.OUTPUTSELECT
divisor[29] => ShiftLeft0.IN8
divisor[29] => ShiftLeft1.IN10
divisor[30] => Equal0.IN1
divisor[30] => new_divisor.DATAB
divisor[30] => LessThan0.IN2
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => mlb.OUTPUTSELECT
divisor[30] => ShiftLeft0.IN7
divisor[30] => ShiftLeft1.IN9
divisor[31] => Equal0.IN0
divisor[31] => new_divisor.DATAB
divisor[31] => LessThan0.IN1
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => mlb.OUTPUTSELECT
divisor[31] => ShiftLeft0.IN6
divisor[31] => ShiftLeft1.IN8
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[0] <= quotient[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= remainder[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= remainder[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= remainder[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= remainder[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= remainder[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= remainder[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= remainder[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= remainder[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= remainder[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= remainder[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= remainder[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= remainder[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= remainder[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= remainder[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= remainder[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= remainder[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= remainder[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= remainder[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|iodatabusmux:io_data_bus_mux
daddress[0] => ~NO_FANOUT~
daddress[1] => ~NO_FANOUT~
daddress[2] => ~NO_FANOUT~
daddress[3] => ~NO_FANOUT~
daddress[4] => Equal0.IN15
daddress[4] => Equal1.IN15
daddress[4] => Equal2.IN14
daddress[4] => Equal3.IN15
daddress[4] => Equal4.IN14
daddress[4] => Equal5.IN15
daddress[4] => Equal6.IN14
daddress[4] => Equal7.IN15
daddress[5] => Equal0.IN14
daddress[5] => Equal1.IN14
daddress[5] => Equal2.IN15
daddress[5] => Equal3.IN14
daddress[5] => Equal4.IN13
daddress[5] => Equal5.IN13
daddress[5] => Equal6.IN13
daddress[5] => Equal7.IN13
daddress[6] => Equal0.IN13
daddress[6] => Equal1.IN13
daddress[6] => Equal2.IN13
daddress[6] => Equal3.IN13
daddress[6] => Equal4.IN15
daddress[6] => Equal5.IN14
daddress[6] => Equal6.IN12
daddress[6] => Equal7.IN12
daddress[7] => Equal0.IN12
daddress[7] => Equal1.IN12
daddress[7] => Equal2.IN12
daddress[7] => Equal3.IN12
daddress[7] => Equal4.IN12
daddress[7] => Equal5.IN12
daddress[7] => Equal6.IN15
daddress[7] => Equal7.IN14
daddress[8] => Equal0.IN11
daddress[8] => Equal1.IN11
daddress[8] => Equal2.IN11
daddress[8] => Equal3.IN11
daddress[8] => Equal4.IN11
daddress[8] => Equal5.IN11
daddress[8] => Equal6.IN11
daddress[8] => Equal7.IN11
daddress[9] => Equal0.IN10
daddress[9] => Equal1.IN10
daddress[9] => Equal2.IN10
daddress[9] => Equal3.IN10
daddress[9] => Equal4.IN10
daddress[9] => Equal5.IN10
daddress[9] => Equal6.IN10
daddress[9] => Equal7.IN10
daddress[10] => Equal0.IN9
daddress[10] => Equal1.IN9
daddress[10] => Equal2.IN9
daddress[10] => Equal3.IN9
daddress[10] => Equal4.IN9
daddress[10] => Equal5.IN9
daddress[10] => Equal6.IN9
daddress[10] => Equal7.IN9
daddress[11] => Equal0.IN8
daddress[11] => Equal1.IN8
daddress[11] => Equal2.IN8
daddress[11] => Equal3.IN8
daddress[11] => Equal4.IN8
daddress[11] => Equal5.IN8
daddress[11] => Equal6.IN8
daddress[11] => Equal7.IN8
daddress[12] => Equal0.IN7
daddress[12] => Equal1.IN7
daddress[12] => Equal2.IN7
daddress[12] => Equal3.IN7
daddress[12] => Equal4.IN7
daddress[12] => Equal5.IN7
daddress[12] => Equal6.IN7
daddress[12] => Equal7.IN7
daddress[13] => Equal0.IN6
daddress[13] => Equal1.IN6
daddress[13] => Equal2.IN6
daddress[13] => Equal3.IN6
daddress[13] => Equal4.IN6
daddress[13] => Equal5.IN6
daddress[13] => Equal6.IN6
daddress[13] => Equal7.IN6
daddress[14] => Equal0.IN5
daddress[14] => Equal1.IN5
daddress[14] => Equal2.IN5
daddress[14] => Equal3.IN5
daddress[14] => Equal4.IN5
daddress[14] => Equal5.IN5
daddress[14] => Equal6.IN5
daddress[14] => Equal7.IN5
daddress[15] => Equal0.IN4
daddress[15] => Equal1.IN4
daddress[15] => Equal2.IN4
daddress[15] => Equal3.IN4
daddress[15] => Equal4.IN4
daddress[15] => Equal5.IN4
daddress[15] => Equal6.IN4
daddress[15] => Equal7.IN4
daddress[16] => Equal0.IN3
daddress[16] => Equal1.IN3
daddress[16] => Equal2.IN3
daddress[16] => Equal3.IN3
daddress[16] => Equal4.IN3
daddress[16] => Equal5.IN3
daddress[16] => Equal6.IN3
daddress[16] => Equal7.IN3
daddress[17] => Equal0.IN2
daddress[17] => Equal1.IN2
daddress[17] => Equal2.IN2
daddress[17] => Equal3.IN2
daddress[17] => Equal4.IN2
daddress[17] => Equal5.IN2
daddress[17] => Equal6.IN2
daddress[17] => Equal7.IN2
daddress[18] => Equal0.IN1
daddress[18] => Equal1.IN1
daddress[18] => Equal2.IN1
daddress[18] => Equal3.IN1
daddress[18] => Equal4.IN1
daddress[18] => Equal5.IN1
daddress[18] => Equal6.IN1
daddress[18] => Equal7.IN1
daddress[19] => Equal0.IN0
daddress[19] => Equal1.IN0
daddress[19] => Equal2.IN0
daddress[19] => Equal3.IN0
daddress[19] => Equal4.IN0
daddress[19] => Equal5.IN0
daddress[19] => Equal6.IN0
daddress[19] => Equal7.IN0
daddress[20] => ~NO_FANOUT~
daddress[21] => ~NO_FANOUT~
daddress[22] => ~NO_FANOUT~
daddress[23] => ~NO_FANOUT~
daddress[24] => ~NO_FANOUT~
daddress[25] => ~NO_FANOUT~
daddress[26] => ~NO_FANOUT~
daddress[27] => ~NO_FANOUT~
daddress[28] => ~NO_FANOUT~
daddress[29] => ~NO_FANOUT~
daddress[30] => ~NO_FANOUT~
daddress[31] => ~NO_FANOUT~
ddata_r_gpio[0] => Selector31.IN10
ddata_r_gpio[1] => Selector30.IN10
ddata_r_gpio[2] => Selector29.IN10
ddata_r_gpio[3] => Selector28.IN10
ddata_r_gpio[4] => Selector27.IN10
ddata_r_gpio[5] => Selector26.IN10
ddata_r_gpio[6] => Selector25.IN10
ddata_r_gpio[7] => Selector24.IN10
ddata_r_gpio[8] => Selector23.IN10
ddata_r_gpio[9] => Selector22.IN10
ddata_r_gpio[10] => Selector21.IN10
ddata_r_gpio[11] => Selector20.IN10
ddata_r_gpio[12] => Selector19.IN10
ddata_r_gpio[13] => Selector18.IN10
ddata_r_gpio[14] => Selector17.IN10
ddata_r_gpio[15] => Selector16.IN10
ddata_r_gpio[16] => Selector15.IN10
ddata_r_gpio[17] => Selector14.IN10
ddata_r_gpio[18] => Selector13.IN10
ddata_r_gpio[19] => Selector12.IN10
ddata_r_gpio[20] => Selector11.IN10
ddata_r_gpio[21] => Selector10.IN10
ddata_r_gpio[22] => Selector9.IN10
ddata_r_gpio[23] => Selector8.IN10
ddata_r_gpio[24] => Selector7.IN10
ddata_r_gpio[25] => Selector6.IN10
ddata_r_gpio[26] => Selector5.IN10
ddata_r_gpio[27] => Selector4.IN10
ddata_r_gpio[28] => Selector3.IN10
ddata_r_gpio[29] => Selector2.IN10
ddata_r_gpio[30] => Selector1.IN10
ddata_r_gpio[31] => Selector0.IN10
ddata_r_segments[0] => Selector31.IN11
ddata_r_segments[1] => Selector30.IN11
ddata_r_segments[2] => Selector29.IN11
ddata_r_segments[3] => Selector28.IN11
ddata_r_segments[4] => Selector27.IN11
ddata_r_segments[5] => Selector26.IN11
ddata_r_segments[6] => Selector25.IN11
ddata_r_segments[7] => Selector24.IN11
ddata_r_segments[8] => Selector23.IN11
ddata_r_segments[9] => Selector22.IN11
ddata_r_segments[10] => Selector21.IN11
ddata_r_segments[11] => Selector20.IN11
ddata_r_segments[12] => Selector19.IN11
ddata_r_segments[13] => Selector18.IN11
ddata_r_segments[14] => Selector17.IN11
ddata_r_segments[15] => Selector16.IN11
ddata_r_segments[16] => Selector15.IN11
ddata_r_segments[17] => Selector14.IN11
ddata_r_segments[18] => Selector13.IN11
ddata_r_segments[19] => Selector12.IN11
ddata_r_segments[20] => Selector11.IN11
ddata_r_segments[21] => Selector10.IN11
ddata_r_segments[22] => Selector9.IN11
ddata_r_segments[23] => Selector8.IN11
ddata_r_segments[24] => Selector7.IN11
ddata_r_segments[25] => Selector6.IN11
ddata_r_segments[26] => Selector5.IN11
ddata_r_segments[27] => Selector4.IN11
ddata_r_segments[28] => Selector3.IN11
ddata_r_segments[29] => Selector2.IN11
ddata_r_segments[30] => Selector1.IN11
ddata_r_segments[31] => Selector0.IN11
ddata_r_uart[0] => Selector31.IN12
ddata_r_uart[1] => Selector30.IN12
ddata_r_uart[2] => Selector29.IN12
ddata_r_uart[3] => Selector28.IN12
ddata_r_uart[4] => Selector27.IN12
ddata_r_uart[5] => Selector26.IN12
ddata_r_uart[6] => Selector25.IN12
ddata_r_uart[7] => Selector24.IN12
ddata_r_uart[8] => Selector23.IN12
ddata_r_uart[9] => Selector22.IN12
ddata_r_uart[10] => Selector21.IN12
ddata_r_uart[11] => Selector20.IN12
ddata_r_uart[12] => Selector19.IN12
ddata_r_uart[13] => Selector18.IN12
ddata_r_uart[14] => Selector17.IN12
ddata_r_uart[15] => Selector16.IN12
ddata_r_uart[16] => Selector15.IN12
ddata_r_uart[17] => Selector14.IN12
ddata_r_uart[18] => Selector13.IN12
ddata_r_uart[19] => Selector12.IN12
ddata_r_uart[20] => Selector11.IN12
ddata_r_uart[21] => Selector10.IN12
ddata_r_uart[22] => Selector9.IN12
ddata_r_uart[23] => Selector8.IN12
ddata_r_uart[24] => Selector7.IN12
ddata_r_uart[25] => Selector6.IN12
ddata_r_uart[26] => Selector5.IN12
ddata_r_uart[27] => Selector4.IN12
ddata_r_uart[28] => Selector3.IN12
ddata_r_uart[29] => Selector2.IN12
ddata_r_uart[30] => Selector1.IN12
ddata_r_uart[31] => Selector0.IN12
ddata_r_adc[0] => Selector31.IN13
ddata_r_adc[1] => Selector30.IN13
ddata_r_adc[2] => Selector29.IN13
ddata_r_adc[3] => Selector28.IN13
ddata_r_adc[4] => Selector27.IN13
ddata_r_adc[5] => Selector26.IN13
ddata_r_adc[6] => Selector25.IN13
ddata_r_adc[7] => Selector24.IN13
ddata_r_adc[8] => Selector23.IN13
ddata_r_adc[9] => Selector22.IN13
ddata_r_adc[10] => Selector21.IN13
ddata_r_adc[11] => Selector20.IN13
ddata_r_adc[12] => Selector19.IN13
ddata_r_adc[13] => Selector18.IN13
ddata_r_adc[14] => Selector17.IN13
ddata_r_adc[15] => Selector16.IN13
ddata_r_adc[16] => Selector15.IN13
ddata_r_adc[17] => Selector14.IN13
ddata_r_adc[18] => Selector13.IN13
ddata_r_adc[19] => Selector12.IN13
ddata_r_adc[20] => Selector11.IN13
ddata_r_adc[21] => Selector10.IN13
ddata_r_adc[22] => Selector9.IN13
ddata_r_adc[23] => Selector8.IN13
ddata_r_adc[24] => Selector7.IN13
ddata_r_adc[25] => Selector6.IN13
ddata_r_adc[26] => Selector5.IN13
ddata_r_adc[27] => Selector4.IN13
ddata_r_adc[28] => Selector3.IN13
ddata_r_adc[29] => Selector2.IN13
ddata_r_adc[30] => Selector1.IN13
ddata_r_adc[31] => Selector0.IN13
ddata_r_i2c[0] => Selector31.IN14
ddata_r_i2c[1] => Selector30.IN14
ddata_r_i2c[2] => Selector29.IN14
ddata_r_i2c[3] => Selector28.IN14
ddata_r_i2c[4] => Selector27.IN14
ddata_r_i2c[5] => Selector26.IN14
ddata_r_i2c[6] => Selector25.IN14
ddata_r_i2c[7] => Selector24.IN14
ddata_r_i2c[8] => Selector23.IN14
ddata_r_i2c[9] => Selector22.IN14
ddata_r_i2c[10] => Selector21.IN14
ddata_r_i2c[11] => Selector20.IN14
ddata_r_i2c[12] => Selector19.IN14
ddata_r_i2c[13] => Selector18.IN14
ddata_r_i2c[14] => Selector17.IN14
ddata_r_i2c[15] => Selector16.IN14
ddata_r_i2c[16] => Selector15.IN14
ddata_r_i2c[17] => Selector14.IN14
ddata_r_i2c[18] => Selector13.IN14
ddata_r_i2c[19] => Selector12.IN14
ddata_r_i2c[20] => Selector11.IN14
ddata_r_i2c[21] => Selector10.IN14
ddata_r_i2c[22] => Selector9.IN14
ddata_r_i2c[23] => Selector8.IN14
ddata_r_i2c[24] => Selector7.IN14
ddata_r_i2c[25] => Selector6.IN14
ddata_r_i2c[26] => Selector5.IN14
ddata_r_i2c[27] => Selector4.IN14
ddata_r_i2c[28] => Selector3.IN14
ddata_r_i2c[29] => Selector2.IN14
ddata_r_i2c[30] => Selector1.IN14
ddata_r_i2c[31] => Selector0.IN14
ddata_r_timer[0] => Selector31.IN15
ddata_r_timer[1] => Selector30.IN15
ddata_r_timer[2] => Selector29.IN15
ddata_r_timer[3] => Selector28.IN15
ddata_r_timer[4] => Selector27.IN15
ddata_r_timer[5] => Selector26.IN15
ddata_r_timer[6] => Selector25.IN15
ddata_r_timer[7] => Selector24.IN15
ddata_r_timer[8] => Selector23.IN15
ddata_r_timer[9] => Selector22.IN15
ddata_r_timer[10] => Selector21.IN15
ddata_r_timer[11] => Selector20.IN15
ddata_r_timer[12] => Selector19.IN15
ddata_r_timer[13] => Selector18.IN15
ddata_r_timer[14] => Selector17.IN15
ddata_r_timer[15] => Selector16.IN15
ddata_r_timer[16] => Selector15.IN15
ddata_r_timer[17] => Selector14.IN15
ddata_r_timer[18] => Selector13.IN15
ddata_r_timer[19] => Selector12.IN15
ddata_r_timer[20] => Selector11.IN15
ddata_r_timer[21] => Selector10.IN15
ddata_r_timer[22] => Selector9.IN15
ddata_r_timer[23] => Selector8.IN15
ddata_r_timer[24] => Selector7.IN15
ddata_r_timer[25] => Selector6.IN15
ddata_r_timer[26] => Selector5.IN15
ddata_r_timer[27] => Selector4.IN15
ddata_r_timer[28] => Selector3.IN15
ddata_r_timer[29] => Selector2.IN15
ddata_r_timer[30] => Selector1.IN15
ddata_r_timer[31] => Selector0.IN15
ddata_r_stepmot[0] => Selector31.IN16
ddata_r_stepmot[1] => Selector30.IN16
ddata_r_stepmot[2] => Selector29.IN16
ddata_r_stepmot[3] => Selector28.IN16
ddata_r_stepmot[4] => Selector27.IN16
ddata_r_stepmot[5] => Selector26.IN16
ddata_r_stepmot[6] => Selector25.IN16
ddata_r_stepmot[7] => Selector24.IN16
ddata_r_stepmot[8] => Selector23.IN16
ddata_r_stepmot[9] => Selector22.IN16
ddata_r_stepmot[10] => Selector21.IN16
ddata_r_stepmot[11] => Selector20.IN16
ddata_r_stepmot[12] => Selector19.IN16
ddata_r_stepmot[13] => Selector18.IN16
ddata_r_stepmot[14] => Selector17.IN16
ddata_r_stepmot[15] => Selector16.IN16
ddata_r_stepmot[16] => Selector15.IN16
ddata_r_stepmot[17] => Selector14.IN16
ddata_r_stepmot[18] => Selector13.IN16
ddata_r_stepmot[19] => Selector12.IN16
ddata_r_stepmot[20] => Selector11.IN16
ddata_r_stepmot[21] => Selector10.IN16
ddata_r_stepmot[22] => Selector9.IN16
ddata_r_stepmot[23] => Selector8.IN16
ddata_r_stepmot[24] => Selector7.IN16
ddata_r_stepmot[25] => Selector6.IN16
ddata_r_stepmot[26] => Selector5.IN16
ddata_r_stepmot[27] => Selector4.IN16
ddata_r_stepmot[28] => Selector3.IN16
ddata_r_stepmot[29] => Selector2.IN16
ddata_r_stepmot[30] => Selector1.IN16
ddata_r_stepmot[31] => Selector0.IN16
ddata_r_dif_fil[0] => Selector31.IN17
ddata_r_dif_fil[1] => Selector30.IN17
ddata_r_dif_fil[2] => Selector29.IN17
ddata_r_dif_fil[3] => Selector28.IN17
ddata_r_dif_fil[4] => Selector27.IN17
ddata_r_dif_fil[5] => Selector26.IN17
ddata_r_dif_fil[6] => Selector25.IN17
ddata_r_dif_fil[7] => Selector24.IN17
ddata_r_dif_fil[8] => Selector23.IN17
ddata_r_dif_fil[9] => Selector22.IN17
ddata_r_dif_fil[10] => Selector21.IN17
ddata_r_dif_fil[11] => Selector20.IN17
ddata_r_dif_fil[12] => Selector19.IN17
ddata_r_dif_fil[13] => Selector18.IN17
ddata_r_dif_fil[14] => Selector17.IN17
ddata_r_dif_fil[15] => Selector16.IN17
ddata_r_dif_fil[16] => Selector15.IN17
ddata_r_dif_fil[17] => Selector14.IN17
ddata_r_dif_fil[18] => Selector13.IN17
ddata_r_dif_fil[19] => Selector12.IN17
ddata_r_dif_fil[20] => Selector11.IN17
ddata_r_dif_fil[21] => Selector10.IN17
ddata_r_dif_fil[22] => Selector9.IN17
ddata_r_dif_fil[23] => Selector8.IN17
ddata_r_dif_fil[24] => Selector7.IN17
ddata_r_dif_fil[25] => Selector6.IN17
ddata_r_dif_fil[26] => Selector5.IN17
ddata_r_dif_fil[27] => Selector4.IN17
ddata_r_dif_fil[28] => Selector3.IN17
ddata_r_dif_fil[29] => Selector2.IN17
ddata_r_dif_fil[30] => Selector1.IN17
ddata_r_dif_fil[31] => Selector0.IN17
ddata_r_periph[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
ddata_r_periph[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|gpio:generic_gpio
clk => edge_exti_mask[0].CLK
clk => edge_exti_mask[1].CLK
clk => edge_exti_mask[2].CLK
clk => edge_exti_mask[3].CLK
clk => edge_exti_mask[4].CLK
clk => edge_exti_mask[5].CLK
clk => edge_exti_mask[6].CLK
clk => edge_exti_mask[7].CLK
clk => edge_exti_mask[8].CLK
clk => edge_exti_mask[9].CLK
clk => edge_exti_mask[10].CLK
clk => edge_exti_mask[11].CLK
clk => edge_exti_mask[12].CLK
clk => edge_exti_mask[13].CLK
clk => edge_exti_mask[14].CLK
clk => edge_exti_mask[15].CLK
clk => edge_exti_mask[16].CLK
clk => edge_exti_mask[17].CLK
clk => edge_exti_mask[18].CLK
clk => edge_exti_mask[19].CLK
clk => edge_exti_mask[20].CLK
clk => edge_exti_mask[21].CLK
clk => edge_exti_mask[22].CLK
clk => edge_exti_mask[23].CLK
clk => edge_exti_mask[24].CLK
clk => edge_exti_mask[25].CLK
clk => edge_exti_mask[26].CLK
clk => edge_exti_mask[27].CLK
clk => edge_exti_mask[28].CLK
clk => edge_exti_mask[29].CLK
clk => edge_exti_mask[30].CLK
clk => edge_exti_mask[31].CLK
clk => enable_exti_mask[0].CLK
clk => enable_exti_mask[1].CLK
clk => enable_exti_mask[2].CLK
clk => enable_exti_mask[3].CLK
clk => enable_exti_mask[4].CLK
clk => enable_exti_mask[5].CLK
clk => enable_exti_mask[6].CLK
clk => enable_exti_mask[7].CLK
clk => enable_exti_mask[8].CLK
clk => enable_exti_mask[9].CLK
clk => enable_exti_mask[10].CLK
clk => enable_exti_mask[11].CLK
clk => enable_exti_mask[12].CLK
clk => enable_exti_mask[13].CLK
clk => enable_exti_mask[14].CLK
clk => enable_exti_mask[15].CLK
clk => enable_exti_mask[16].CLK
clk => enable_exti_mask[17].CLK
clk => enable_exti_mask[18].CLK
clk => enable_exti_mask[19].CLK
clk => enable_exti_mask[20].CLK
clk => enable_exti_mask[21].CLK
clk => enable_exti_mask[22].CLK
clk => enable_exti_mask[23].CLK
clk => enable_exti_mask[24].CLK
clk => enable_exti_mask[25].CLK
clk => enable_exti_mask[26].CLK
clk => enable_exti_mask[27].CLK
clk => enable_exti_mask[28].CLK
clk => enable_exti_mask[29].CLK
clk => enable_exti_mask[30].CLK
clk => enable_exti_mask[31].CLK
clk => output_reg[0].CLK
clk => output_reg[1].CLK
clk => output_reg[2].CLK
clk => output_reg[3].CLK
clk => output_reg[4].CLK
clk => output_reg[5].CLK
clk => output_reg[6].CLK
clk => output_reg[7].CLK
clk => output_reg[8].CLK
clk => output_reg[9].CLK
clk => output_reg[10].CLK
clk => output_reg[11].CLK
clk => output_reg[12].CLK
clk => output_reg[13].CLK
clk => output_reg[14].CLK
clk => output_reg[15].CLK
clk => output_reg[16].CLK
clk => output_reg[17].CLK
clk => output_reg[18].CLK
clk => output_reg[19].CLK
clk => output_reg[20].CLK
clk => output_reg[21].CLK
clk => output_reg[22].CLK
clk => output_reg[23].CLK
clk => output_reg[24].CLK
clk => output_reg[25].CLK
clk => output_reg[26].CLK
clk => output_reg[27].CLK
clk => output_reg[28].CLK
clk => output_reg[29].CLK
clk => output_reg[30].CLK
clk => output_reg[31].CLK
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clk => ddata_r[0]~reg0.CLK
clk => ddata_r[1]~reg0.CLK
clk => ddata_r[2]~reg0.CLK
clk => ddata_r[3]~reg0.CLK
clk => ddata_r[4]~reg0.CLK
clk => ddata_r[5]~reg0.CLK
clk => ddata_r[6]~reg0.CLK
clk => ddata_r[7]~reg0.CLK
clk => ddata_r[8]~reg0.CLK
clk => ddata_r[9]~reg0.CLK
clk => ddata_r[10]~reg0.CLK
clk => ddata_r[11]~reg0.CLK
clk => ddata_r[12]~reg0.CLK
clk => ddata_r[13]~reg0.CLK
clk => ddata_r[14]~reg0.CLK
clk => ddata_r[15]~reg0.CLK
clk => ddata_r[16]~reg0.CLK
clk => ddata_r[17]~reg0.CLK
clk => ddata_r[18]~reg0.CLK
clk => ddata_r[19]~reg0.CLK
clk => ddata_r[20]~reg0.CLK
clk => ddata_r[21]~reg0.CLK
clk => ddata_r[22]~reg0.CLK
clk => ddata_r[23]~reg0.CLK
clk => ddata_r[24]~reg0.CLK
clk => ddata_r[25]~reg0.CLK
clk => ddata_r[26]~reg0.CLK
clk => ddata_r[27]~reg0.CLK
clk => ddata_r[28]~reg0.CLK
clk => ddata_r[29]~reg0.CLK
clk => ddata_r[30]~reg0.CLK
clk => ddata_r[31]~reg0.CLK
clk => gpio_interrupts[0]~reg0.CLK
clk => gpio_interrupts[1]~reg0.CLK
clk => gpio_interrupts[2]~reg0.CLK
clk => gpio_interrupts[3]~reg0.CLK
clk => gpio_interrupts[4]~reg0.CLK
clk => gpio_interrupts[5]~reg0.CLK
clk => gpio_interrupts[6]~reg0.CLK
clk => myInterrupts_d[0].CLK
clk => myInterrupts_d[1].CLK
clk => myInterrupts_d[2].CLK
clk => myInterrupts_d[3].CLK
clk => myInterrupts_d[4].CLK
clk => myInterrupts_d[5].CLK
clk => myInterrupts_d[6].CLK
rst => edge_exti_mask[0].ACLR
rst => edge_exti_mask[1].ACLR
rst => edge_exti_mask[2].ACLR
rst => edge_exti_mask[3].ACLR
rst => edge_exti_mask[4].ACLR
rst => edge_exti_mask[5].ACLR
rst => edge_exti_mask[6].ACLR
rst => edge_exti_mask[7].ACLR
rst => edge_exti_mask[8].ACLR
rst => edge_exti_mask[9].ACLR
rst => edge_exti_mask[10].ACLR
rst => edge_exti_mask[11].ACLR
rst => edge_exti_mask[12].ACLR
rst => edge_exti_mask[13].ACLR
rst => edge_exti_mask[14].ACLR
rst => edge_exti_mask[15].ACLR
rst => edge_exti_mask[16].ACLR
rst => edge_exti_mask[17].ACLR
rst => edge_exti_mask[18].ACLR
rst => edge_exti_mask[19].ACLR
rst => edge_exti_mask[20].ACLR
rst => edge_exti_mask[21].ACLR
rst => edge_exti_mask[22].ACLR
rst => edge_exti_mask[23].ACLR
rst => edge_exti_mask[24].ACLR
rst => edge_exti_mask[25].ACLR
rst => edge_exti_mask[26].ACLR
rst => edge_exti_mask[27].ACLR
rst => edge_exti_mask[28].ACLR
rst => edge_exti_mask[29].ACLR
rst => edge_exti_mask[30].ACLR
rst => edge_exti_mask[31].ACLR
rst => enable_exti_mask[0].ACLR
rst => enable_exti_mask[1].ACLR
rst => enable_exti_mask[2].ACLR
rst => enable_exti_mask[3].ACLR
rst => enable_exti_mask[4].ACLR
rst => enable_exti_mask[5].ACLR
rst => enable_exti_mask[6].ACLR
rst => enable_exti_mask[7].ACLR
rst => enable_exti_mask[8].ACLR
rst => enable_exti_mask[9].ACLR
rst => enable_exti_mask[10].ACLR
rst => enable_exti_mask[11].ACLR
rst => enable_exti_mask[12].ACLR
rst => enable_exti_mask[13].ACLR
rst => enable_exti_mask[14].ACLR
rst => enable_exti_mask[15].ACLR
rst => enable_exti_mask[16].ACLR
rst => enable_exti_mask[17].ACLR
rst => enable_exti_mask[18].ACLR
rst => enable_exti_mask[19].ACLR
rst => enable_exti_mask[20].ACLR
rst => enable_exti_mask[21].ACLR
rst => enable_exti_mask[22].ACLR
rst => enable_exti_mask[23].ACLR
rst => enable_exti_mask[24].ACLR
rst => enable_exti_mask[25].ACLR
rst => enable_exti_mask[26].ACLR
rst => enable_exti_mask[27].ACLR
rst => enable_exti_mask[28].ACLR
rst => enable_exti_mask[29].ACLR
rst => enable_exti_mask[30].ACLR
rst => enable_exti_mask[31].ACLR
rst => output_reg[0].ACLR
rst => output_reg[1].ACLR
rst => output_reg[2].ACLR
rst => output_reg[3].ACLR
rst => output_reg[4].ACLR
rst => output_reg[5].ACLR
rst => output_reg[6].ACLR
rst => output_reg[7].ACLR
rst => output_reg[8].ACLR
rst => output_reg[9].ACLR
rst => output_reg[10].ACLR
rst => output_reg[11].ACLR
rst => output_reg[12].ACLR
rst => output_reg[13].ACLR
rst => output_reg[14].ACLR
rst => output_reg[15].ACLR
rst => output_reg[16].ACLR
rst => output_reg[17].ACLR
rst => output_reg[18].ACLR
rst => output_reg[19].ACLR
rst => output_reg[20].ACLR
rst => output_reg[21].ACLR
rst => output_reg[22].ACLR
rst => output_reg[23].ACLR
rst => output_reg[24].ACLR
rst => output_reg[25].ACLR
rst => output_reg[26].ACLR
rst => output_reg[27].ACLR
rst => output_reg[28].ACLR
rst => output_reg[29].ACLR
rst => output_reg[30].ACLR
rst => output_reg[31].ACLR
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
rst => output[8]~reg0.ACLR
rst => output[9]~reg0.ACLR
rst => output[10]~reg0.ACLR
rst => output[11]~reg0.ACLR
rst => output[12]~reg0.ACLR
rst => output[13]~reg0.ACLR
rst => output[14]~reg0.ACLR
rst => output[15]~reg0.ACLR
rst => output[16]~reg0.ACLR
rst => output[17]~reg0.ACLR
rst => output[18]~reg0.ACLR
rst => output[19]~reg0.ACLR
rst => output[20]~reg0.ACLR
rst => output[21]~reg0.ACLR
rst => output[22]~reg0.ACLR
rst => output[23]~reg0.ACLR
rst => output[24]~reg0.ACLR
rst => output[25]~reg0.ACLR
rst => output[26]~reg0.ACLR
rst => output[27]~reg0.ACLR
rst => output[28]~reg0.ACLR
rst => output[29]~reg0.ACLR
rst => output[30]~reg0.ACLR
rst => output[31]~reg0.ACLR
rst => ddata_r[0]~reg0.ACLR
rst => ddata_r[1]~reg0.ACLR
rst => ddata_r[2]~reg0.ACLR
rst => ddata_r[3]~reg0.ACLR
rst => ddata_r[4]~reg0.ACLR
rst => ddata_r[5]~reg0.ACLR
rst => ddata_r[6]~reg0.ACLR
rst => ddata_r[7]~reg0.ACLR
rst => ddata_r[8]~reg0.ACLR
rst => ddata_r[9]~reg0.ACLR
rst => ddata_r[10]~reg0.ACLR
rst => ddata_r[11]~reg0.ACLR
rst => ddata_r[12]~reg0.ACLR
rst => ddata_r[13]~reg0.ACLR
rst => ddata_r[14]~reg0.ACLR
rst => ddata_r[15]~reg0.ACLR
rst => ddata_r[16]~reg0.ACLR
rst => ddata_r[17]~reg0.ACLR
rst => ddata_r[18]~reg0.ACLR
rst => ddata_r[19]~reg0.ACLR
rst => ddata_r[20]~reg0.ACLR
rst => ddata_r[21]~reg0.ACLR
rst => ddata_r[22]~reg0.ACLR
rst => ddata_r[23]~reg0.ACLR
rst => ddata_r[24]~reg0.ACLR
rst => ddata_r[25]~reg0.ACLR
rst => ddata_r[26]~reg0.ACLR
rst => ddata_r[27]~reg0.ACLR
rst => ddata_r[28]~reg0.ACLR
rst => ddata_r[29]~reg0.ACLR
rst => ddata_r[30]~reg0.ACLR
rst => ddata_r[31]~reg0.ACLR
rst => gpio_interrupts[0]~reg0.ACLR
rst => gpio_interrupts[1]~reg0.ACLR
rst => gpio_interrupts[2]~reg0.ACLR
rst => gpio_interrupts[3]~reg0.ACLR
rst => gpio_interrupts[4]~reg0.ACLR
rst => gpio_interrupts[5]~reg0.ACLR
rst => gpio_interrupts[6]~reg0.ACLR
rst => myInterrupts_d[0].ACLR
rst => myInterrupts_d[1].ACLR
rst => myInterrupts_d[2].ACLR
rst => myInterrupts_d[3].ACLR
rst => myInterrupts_d[4].ACLR
rst => myInterrupts_d[5].ACLR
rst => myInterrupts_d[6].ACLR
daddress[0] => Equal1.IN31
daddress[0] => Equal2.IN31
daddress[0] => Equal3.IN31
daddress[0] => Equal4.IN31
daddress[1] => Equal1.IN30
daddress[1] => Equal2.IN30
daddress[1] => Equal3.IN30
daddress[1] => Equal4.IN30
daddress[2] => Equal1.IN29
daddress[2] => Equal2.IN29
daddress[2] => Equal3.IN29
daddress[2] => Equal4.IN29
daddress[3] => Equal1.IN28
daddress[3] => Equal2.IN28
daddress[3] => Equal3.IN28
daddress[3] => Equal4.IN28
daddress[4] => Equal1.IN27
daddress[4] => Equal2.IN27
daddress[4] => Equal3.IN27
daddress[4] => Equal4.IN27
daddress[5] => Equal1.IN26
daddress[5] => Equal2.IN26
daddress[5] => Equal3.IN26
daddress[5] => Equal4.IN26
daddress[6] => Equal1.IN25
daddress[6] => Equal2.IN25
daddress[6] => Equal3.IN25
daddress[6] => Equal4.IN25
daddress[7] => Equal1.IN24
daddress[7] => Equal2.IN24
daddress[7] => Equal3.IN24
daddress[7] => Equal4.IN24
daddress[8] => Equal1.IN23
daddress[8] => Equal2.IN23
daddress[8] => Equal3.IN23
daddress[8] => Equal4.IN23
daddress[9] => Equal1.IN22
daddress[9] => Equal2.IN22
daddress[9] => Equal3.IN22
daddress[9] => Equal4.IN22
daddress[10] => Equal1.IN21
daddress[10] => Equal2.IN21
daddress[10] => Equal3.IN21
daddress[10] => Equal4.IN21
daddress[11] => Equal1.IN20
daddress[11] => Equal2.IN20
daddress[11] => Equal3.IN20
daddress[11] => Equal4.IN20
daddress[12] => Equal1.IN19
daddress[12] => Equal2.IN19
daddress[12] => Equal3.IN19
daddress[12] => Equal4.IN19
daddress[13] => Equal1.IN18
daddress[13] => Equal2.IN18
daddress[13] => Equal3.IN18
daddress[13] => Equal4.IN18
daddress[14] => Equal1.IN17
daddress[14] => Equal2.IN17
daddress[14] => Equal3.IN17
daddress[14] => Equal4.IN17
daddress[15] => Equal1.IN16
daddress[15] => Equal2.IN16
daddress[15] => Equal3.IN16
daddress[15] => Equal4.IN16
daddress[16] => ~NO_FANOUT~
daddress[17] => ~NO_FANOUT~
daddress[18] => ~NO_FANOUT~
daddress[19] => ~NO_FANOUT~
daddress[20] => ~NO_FANOUT~
daddress[21] => ~NO_FANOUT~
daddress[22] => ~NO_FANOUT~
daddress[23] => ~NO_FANOUT~
daddress[24] => ~NO_FANOUT~
daddress[25] => ~NO_FANOUT~
daddress[26] => ~NO_FANOUT~
daddress[27] => ~NO_FANOUT~
daddress[28] => ~NO_FANOUT~
daddress[29] => ~NO_FANOUT~
daddress[30] => ~NO_FANOUT~
daddress[31] => ~NO_FANOUT~
ddata_w[0] => output.DATAB
ddata_w[0] => output_reg.DATAB
ddata_w[0] => enable_exti_mask.DATAB
ddata_w[0] => edge_exti_mask.DATAB
ddata_w[1] => output.DATAB
ddata_w[1] => output_reg.DATAB
ddata_w[1] => enable_exti_mask.DATAB
ddata_w[1] => edge_exti_mask.DATAB
ddata_w[2] => output.DATAB
ddata_w[2] => output_reg.DATAB
ddata_w[2] => enable_exti_mask.DATAB
ddata_w[2] => edge_exti_mask.DATAB
ddata_w[3] => output.DATAB
ddata_w[3] => output_reg.DATAB
ddata_w[3] => enable_exti_mask.DATAB
ddata_w[3] => edge_exti_mask.DATAB
ddata_w[4] => output.DATAB
ddata_w[4] => output_reg.DATAB
ddata_w[4] => enable_exti_mask.DATAB
ddata_w[4] => edge_exti_mask.DATAB
ddata_w[5] => output.DATAB
ddata_w[5] => output_reg.DATAB
ddata_w[5] => enable_exti_mask.DATAB
ddata_w[5] => edge_exti_mask.DATAB
ddata_w[6] => output.DATAB
ddata_w[6] => output_reg.DATAB
ddata_w[6] => enable_exti_mask.DATAB
ddata_w[6] => edge_exti_mask.DATAB
ddata_w[7] => output.DATAB
ddata_w[7] => output_reg.DATAB
ddata_w[7] => enable_exti_mask.DATAB
ddata_w[7] => edge_exti_mask.DATAB
ddata_w[8] => output.DATAB
ddata_w[8] => output_reg.DATAB
ddata_w[8] => enable_exti_mask.DATAB
ddata_w[8] => edge_exti_mask.DATAB
ddata_w[9] => output.DATAB
ddata_w[9] => output_reg.DATAB
ddata_w[9] => enable_exti_mask.DATAB
ddata_w[9] => edge_exti_mask.DATAB
ddata_w[10] => output.DATAB
ddata_w[10] => output_reg.DATAB
ddata_w[10] => enable_exti_mask.DATAB
ddata_w[10] => edge_exti_mask.DATAB
ddata_w[11] => output.DATAB
ddata_w[11] => output_reg.DATAB
ddata_w[11] => enable_exti_mask.DATAB
ddata_w[11] => edge_exti_mask.DATAB
ddata_w[12] => output.DATAB
ddata_w[12] => output_reg.DATAB
ddata_w[12] => enable_exti_mask.DATAB
ddata_w[12] => edge_exti_mask.DATAB
ddata_w[13] => output.DATAB
ddata_w[13] => output_reg.DATAB
ddata_w[13] => enable_exti_mask.DATAB
ddata_w[13] => edge_exti_mask.DATAB
ddata_w[14] => output.DATAB
ddata_w[14] => output_reg.DATAB
ddata_w[14] => enable_exti_mask.DATAB
ddata_w[14] => edge_exti_mask.DATAB
ddata_w[15] => output.DATAB
ddata_w[15] => output_reg.DATAB
ddata_w[15] => enable_exti_mask.DATAB
ddata_w[15] => edge_exti_mask.DATAB
ddata_w[16] => output.DATAB
ddata_w[16] => output_reg.DATAB
ddata_w[16] => enable_exti_mask.DATAB
ddata_w[16] => edge_exti_mask.DATAB
ddata_w[17] => output.DATAB
ddata_w[17] => output_reg.DATAB
ddata_w[17] => enable_exti_mask.DATAB
ddata_w[17] => edge_exti_mask.DATAB
ddata_w[18] => output.DATAB
ddata_w[18] => output_reg.DATAB
ddata_w[18] => enable_exti_mask.DATAB
ddata_w[18] => edge_exti_mask.DATAB
ddata_w[19] => output.DATAB
ddata_w[19] => output_reg.DATAB
ddata_w[19] => enable_exti_mask.DATAB
ddata_w[19] => edge_exti_mask.DATAB
ddata_w[20] => output.DATAB
ddata_w[20] => output_reg.DATAB
ddata_w[20] => enable_exti_mask.DATAB
ddata_w[20] => edge_exti_mask.DATAB
ddata_w[21] => output.DATAB
ddata_w[21] => output_reg.DATAB
ddata_w[21] => enable_exti_mask.DATAB
ddata_w[21] => edge_exti_mask.DATAB
ddata_w[22] => output.DATAB
ddata_w[22] => output_reg.DATAB
ddata_w[22] => enable_exti_mask.DATAB
ddata_w[22] => edge_exti_mask.DATAB
ddata_w[23] => output.DATAB
ddata_w[23] => output_reg.DATAB
ddata_w[23] => enable_exti_mask.DATAB
ddata_w[23] => edge_exti_mask.DATAB
ddata_w[24] => output.DATAB
ddata_w[24] => output_reg.DATAB
ddata_w[24] => enable_exti_mask.DATAB
ddata_w[24] => edge_exti_mask.DATAB
ddata_w[25] => output.DATAB
ddata_w[25] => output_reg.DATAB
ddata_w[25] => enable_exti_mask.DATAB
ddata_w[25] => edge_exti_mask.DATAB
ddata_w[26] => output.DATAB
ddata_w[26] => output_reg.DATAB
ddata_w[26] => enable_exti_mask.DATAB
ddata_w[26] => edge_exti_mask.DATAB
ddata_w[27] => output.DATAB
ddata_w[27] => output_reg.DATAB
ddata_w[27] => enable_exti_mask.DATAB
ddata_w[27] => edge_exti_mask.DATAB
ddata_w[28] => output.DATAB
ddata_w[28] => output_reg.DATAB
ddata_w[28] => enable_exti_mask.DATAB
ddata_w[28] => edge_exti_mask.DATAB
ddata_w[29] => output.DATAB
ddata_w[29] => output_reg.DATAB
ddata_w[29] => enable_exti_mask.DATAB
ddata_w[29] => edge_exti_mask.DATAB
ddata_w[30] => output.DATAB
ddata_w[30] => output_reg.DATAB
ddata_w[30] => enable_exti_mask.DATAB
ddata_w[30] => edge_exti_mask.DATAB
ddata_w[31] => output.DATAB
ddata_w[31] => output_reg.DATAB
ddata_w[31] => enable_exti_mask.DATAB
ddata_w[31] => edge_exti_mask.DATAB
ddata_r[0] <= ddata_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[1] <= ddata_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[2] <= ddata_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[3] <= ddata_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[4] <= ddata_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[5] <= ddata_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[6] <= ddata_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[7] <= ddata_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[8] <= ddata_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[9] <= ddata_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[10] <= ddata_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[11] <= ddata_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[12] <= ddata_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[13] <= ddata_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[14] <= ddata_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[15] <= ddata_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[16] <= ddata_r[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[17] <= ddata_r[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[18] <= ddata_r[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[19] <= ddata_r[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[20] <= ddata_r[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[21] <= ddata_r[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[22] <= ddata_r[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[23] <= ddata_r[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[24] <= ddata_r[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[25] <= ddata_r[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[26] <= ddata_r[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[27] <= ddata_r[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[28] <= ddata_r[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[29] <= ddata_r[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[30] <= ddata_r[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[31] <= ddata_r[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_we => process_2.IN1
d_rd => process_1.IN1
dcsel[0] => Equal0.IN0
dcsel[1] => Equal0.IN1
dmask[0] => ~NO_FANOUT~
dmask[1] => ~NO_FANOUT~
dmask[2] => ~NO_FANOUT~
dmask[3] => ~NO_FANOUT~
input[0] => EXTIx.IN1
input[0] => ddata_r.DATAB
input[1] => EXTIx.IN1
input[1] => ddata_r.DATAB
input[2] => EXTIx.IN1
input[2] => ddata_r.DATAB
input[3] => EXTIx.IN1
input[3] => ddata_r.DATAB
input[4] => EXTIx.IN1
input[4] => ddata_r.DATAB
input[5] => EXTIx.IN1
input[5] => ddata_r.DATAB
input[6] => EXTIx.IN1
input[6] => ddata_r.DATAB
input[7] => EXTIx.IN1
input[7] => ddata_r.DATAB
input[8] => EXTIx.IN1
input[8] => ddata_r.DATAB
input[9] => EXTIx.IN1
input[9] => ddata_r.DATAB
input[10] => EXTIx.IN1
input[10] => ddata_r.DATAB
input[11] => EXTIx.IN1
input[11] => ddata_r.DATAB
input[12] => EXTIx.IN1
input[12] => ddata_r.DATAB
input[13] => EXTIx.IN1
input[13] => ddata_r.DATAB
input[14] => EXTIx.IN1
input[14] => ddata_r.DATAB
input[15] => EXTIx.IN1
input[15] => ddata_r.DATAB
input[16] => ddata_r.DATAB
input[17] => ddata_r.DATAB
input[18] => ddata_r.DATAB
input[19] => ddata_r.DATAB
input[20] => ddata_r.DATAB
input[21] => ddata_r.DATAB
input[22] => ddata_r.DATAB
input[23] => ddata_r.DATAB
input[24] => ddata_r.DATAB
input[25] => ddata_r.DATAB
input[26] => ddata_r.DATAB
input[27] => ddata_r.DATAB
input[28] => ddata_r.DATAB
input[29] => ddata_r.DATAB
input[30] => ddata_r.DATAB
input[31] => ddata_r.DATAB
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_interrupts[0] <= gpio_interrupts[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_interrupts[1] <= gpio_interrupts[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_interrupts[2] <= gpio_interrupts[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_interrupts[3] <= gpio_interrupts[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_interrupts[4] <= gpio_interrupts[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_interrupts[5] <= gpio_interrupts[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_interrupts[6] <= gpio_interrupts[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|Timer:timer
clock => internal_clock.CLK
clock => internal_clock.ADATA
clock => \p1:temp_counter[0].CLK
clock => \p1:temp_counter[1].CLK
clock => \p1:temp_counter[2].CLK
clock => \p1:temp_counter[3].CLK
clock => \p1:temp_counter[4].CLK
clock => \p1:temp_counter[5].CLK
clock => \p1:temp_counter[6].CLK
clock => \p1:temp_counter[7].CLK
clock => \p1:temp_counter[8].CLK
clock => \p1:temp_counter[9].CLK
clock => \p1:temp_counter[10].CLK
clock => \p1:temp_counter[11].CLK
clock => \p1:temp_counter[12].CLK
clock => \p1:temp_counter[13].CLK
clock => \p1:temp_counter[14].CLK
clock => \p1:temp_counter[15].CLK
clock => ddata_r[0]~reg0.CLK
clock => ddata_r[1]~reg0.CLK
clock => ddata_r[2]~reg0.CLK
clock => ddata_r[3]~reg0.CLK
clock => ddata_r[4]~reg0.CLK
clock => ddata_r[5]~reg0.CLK
clock => ddata_r[6]~reg0.CLK
clock => ddata_r[7]~reg0.CLK
clock => ddata_r[8]~reg0.CLK
clock => ddata_r[9]~reg0.CLK
clock => ddata_r[10]~reg0.CLK
clock => ddata_r[11]~reg0.CLK
clock => ddata_r[12]~reg0.CLK
clock => ddata_r[13]~reg0.CLK
clock => ddata_r[14]~reg0.CLK
clock => ddata_r[15]~reg0.CLK
clock => ddata_r[16]~reg0.CLK
clock => ddata_r[17]~reg0.CLK
clock => ddata_r[18]~reg0.CLK
clock => ddata_r[19]~reg0.CLK
clock => ddata_r[20]~reg0.CLK
clock => ddata_r[21]~reg0.CLK
clock => ddata_r[22]~reg0.CLK
clock => ddata_r[23]~reg0.CLK
clock => ddata_r[24]~reg0.CLK
clock => ddata_r[25]~reg0.CLK
clock => ddata_r[26]~reg0.CLK
clock => ddata_r[27]~reg0.CLK
clock => ddata_r[28]~reg0.CLK
clock => ddata_r[29]~reg0.CLK
clock => ddata_r[30]~reg0.CLK
clock => ddata_r[31]~reg0.CLK
clock => enable_timer_irq_mask[0].CLK
clock => enable_timer_irq_mask[1].CLK
clock => enable_timer_irq_mask[2].CLK
clock => enable_timer_irq_mask[3].CLK
clock => enable_timer_irq_mask[4].CLK
clock => enable_timer_irq_mask[5].CLK
clock => compare_2B[0].CLK
clock => compare_2B[1].CLK
clock => compare_2B[2].CLK
clock => compare_2B[3].CLK
clock => compare_2B[4].CLK
clock => compare_2B[5].CLK
clock => compare_2B[6].CLK
clock => compare_2B[7].CLK
clock => compare_2B[8].CLK
clock => compare_2B[9].CLK
clock => compare_2B[10].CLK
clock => compare_2B[11].CLK
clock => compare_2B[12].CLK
clock => compare_2B[13].CLK
clock => compare_2B[14].CLK
clock => compare_2B[15].CLK
clock => compare_2B[16].CLK
clock => compare_2B[17].CLK
clock => compare_2B[18].CLK
clock => compare_2B[19].CLK
clock => compare_2B[20].CLK
clock => compare_2B[21].CLK
clock => compare_2B[22].CLK
clock => compare_2B[23].CLK
clock => compare_2B[24].CLK
clock => compare_2B[25].CLK
clock => compare_2B[26].CLK
clock => compare_2B[27].CLK
clock => compare_2B[28].CLK
clock => compare_2B[29].CLK
clock => compare_2B[30].CLK
clock => compare_2B[31].CLK
clock => compare_2A[0].CLK
clock => compare_2A[1].CLK
clock => compare_2A[2].CLK
clock => compare_2A[3].CLK
clock => compare_2A[4].CLK
clock => compare_2A[5].CLK
clock => compare_2A[6].CLK
clock => compare_2A[7].CLK
clock => compare_2A[8].CLK
clock => compare_2A[9].CLK
clock => compare_2A[10].CLK
clock => compare_2A[11].CLK
clock => compare_2A[12].CLK
clock => compare_2A[13].CLK
clock => compare_2A[14].CLK
clock => compare_2A[15].CLK
clock => compare_2A[16].CLK
clock => compare_2A[17].CLK
clock => compare_2A[18].CLK
clock => compare_2A[19].CLK
clock => compare_2A[20].CLK
clock => compare_2A[21].CLK
clock => compare_2A[22].CLK
clock => compare_2A[23].CLK
clock => compare_2A[24].CLK
clock => compare_2A[25].CLK
clock => compare_2A[26].CLK
clock => compare_2A[27].CLK
clock => compare_2A[28].CLK
clock => compare_2A[29].CLK
clock => compare_2A[30].CLK
clock => compare_2A[31].CLK
clock => compare_1B[0].CLK
clock => compare_1B[1].CLK
clock => compare_1B[2].CLK
clock => compare_1B[3].CLK
clock => compare_1B[4].CLK
clock => compare_1B[5].CLK
clock => compare_1B[6].CLK
clock => compare_1B[7].CLK
clock => compare_1B[8].CLK
clock => compare_1B[9].CLK
clock => compare_1B[10].CLK
clock => compare_1B[11].CLK
clock => compare_1B[12].CLK
clock => compare_1B[13].CLK
clock => compare_1B[14].CLK
clock => compare_1B[15].CLK
clock => compare_1B[16].CLK
clock => compare_1B[17].CLK
clock => compare_1B[18].CLK
clock => compare_1B[19].CLK
clock => compare_1B[20].CLK
clock => compare_1B[21].CLK
clock => compare_1B[22].CLK
clock => compare_1B[23].CLK
clock => compare_1B[24].CLK
clock => compare_1B[25].CLK
clock => compare_1B[26].CLK
clock => compare_1B[27].CLK
clock => compare_1B[28].CLK
clock => compare_1B[29].CLK
clock => compare_1B[30].CLK
clock => compare_1B[31].CLK
clock => compare_1A[0].CLK
clock => compare_1A[1].CLK
clock => compare_1A[2].CLK
clock => compare_1A[3].CLK
clock => compare_1A[4].CLK
clock => compare_1A[5].CLK
clock => compare_1A[6].CLK
clock => compare_1A[7].CLK
clock => compare_1A[8].CLK
clock => compare_1A[9].CLK
clock => compare_1A[10].CLK
clock => compare_1A[11].CLK
clock => compare_1A[12].CLK
clock => compare_1A[13].CLK
clock => compare_1A[14].CLK
clock => compare_1A[15].CLK
clock => compare_1A[16].CLK
clock => compare_1A[17].CLK
clock => compare_1A[18].CLK
clock => compare_1A[19].CLK
clock => compare_1A[20].CLK
clock => compare_1A[21].CLK
clock => compare_1A[22].CLK
clock => compare_1A[23].CLK
clock => compare_1A[24].CLK
clock => compare_1A[25].CLK
clock => compare_1A[26].CLK
clock => compare_1A[27].CLK
clock => compare_1A[28].CLK
clock => compare_1A[29].CLK
clock => compare_1A[30].CLK
clock => compare_1A[31].CLK
clock => compare_0B[0].CLK
clock => compare_0B[1].CLK
clock => compare_0B[2].CLK
clock => compare_0B[3].CLK
clock => compare_0B[4].CLK
clock => compare_0B[5].CLK
clock => compare_0B[6].CLK
clock => compare_0B[7].CLK
clock => compare_0B[8].CLK
clock => compare_0B[9].CLK
clock => compare_0B[10].CLK
clock => compare_0B[11].CLK
clock => compare_0B[12].CLK
clock => compare_0B[13].CLK
clock => compare_0B[14].CLK
clock => compare_0B[15].CLK
clock => compare_0B[16].CLK
clock => compare_0B[17].CLK
clock => compare_0B[18].CLK
clock => compare_0B[19].CLK
clock => compare_0B[20].CLK
clock => compare_0B[21].CLK
clock => compare_0B[22].CLK
clock => compare_0B[23].CLK
clock => compare_0B[24].CLK
clock => compare_0B[25].CLK
clock => compare_0B[26].CLK
clock => compare_0B[27].CLK
clock => compare_0B[28].CLK
clock => compare_0B[29].CLK
clock => compare_0B[30].CLK
clock => compare_0B[31].CLK
clock => compare_0A[0].CLK
clock => compare_0A[1].CLK
clock => compare_0A[2].CLK
clock => compare_0A[3].CLK
clock => compare_0A[4].CLK
clock => compare_0A[5].CLK
clock => compare_0A[6].CLK
clock => compare_0A[7].CLK
clock => compare_0A[8].CLK
clock => compare_0A[9].CLK
clock => compare_0A[10].CLK
clock => compare_0A[11].CLK
clock => compare_0A[12].CLK
clock => compare_0A[13].CLK
clock => compare_0A[14].CLK
clock => compare_0A[15].CLK
clock => compare_0A[16].CLK
clock => compare_0A[17].CLK
clock => compare_0A[18].CLK
clock => compare_0A[19].CLK
clock => compare_0A[20].CLK
clock => compare_0A[21].CLK
clock => compare_0A[22].CLK
clock => compare_0A[23].CLK
clock => compare_0A[24].CLK
clock => compare_0A[25].CLK
clock => compare_0A[26].CLK
clock => compare_0A[27].CLK
clock => compare_0A[28].CLK
clock => compare_0A[29].CLK
clock => compare_0A[30].CLK
clock => compare_0A[31].CLK
clock => top_counter[0].CLK
clock => top_counter[1].CLK
clock => top_counter[2].CLK
clock => top_counter[3].CLK
clock => top_counter[4].CLK
clock => top_counter[5].CLK
clock => top_counter[6].CLK
clock => top_counter[7].CLK
clock => top_counter[8].CLK
clock => top_counter[9].CLK
clock => top_counter[10].CLK
clock => top_counter[11].CLK
clock => top_counter[12].CLK
clock => top_counter[13].CLK
clock => top_counter[14].CLK
clock => top_counter[15].CLK
clock => top_counter[16].CLK
clock => top_counter[17].CLK
clock => top_counter[18].CLK
clock => top_counter[19].CLK
clock => top_counter[20].CLK
clock => top_counter[21].CLK
clock => top_counter[22].CLK
clock => top_counter[23].CLK
clock => top_counter[24].CLK
clock => top_counter[25].CLK
clock => top_counter[26].CLK
clock => top_counter[27].CLK
clock => top_counter[28].CLK
clock => top_counter[29].CLK
clock => top_counter[30].CLK
clock => top_counter[31].CLK
clock => prescaler[0].CLK
clock => prescaler[1].CLK
clock => prescaler[2].CLK
clock => prescaler[3].CLK
clock => prescaler[4].CLK
clock => prescaler[5].CLK
clock => prescaler[6].CLK
clock => prescaler[7].CLK
clock => prescaler[8].CLK
clock => prescaler[9].CLK
clock => prescaler[10].CLK
clock => prescaler[11].CLK
clock => prescaler[12].CLK
clock => prescaler[13].CLK
clock => prescaler[14].CLK
clock => prescaler[15].CLK
clock => timer_mode[0].CLK
clock => timer_mode[1].CLK
clock => timer_reset.CLK
clock => timer_interrupt[0]~reg0.CLK
clock => timer_interrupt[1]~reg0.CLK
clock => timer_interrupt[2]~reg0.CLK
clock => timer_interrupt[3]~reg0.CLK
clock => timer_interrupt[4]~reg0.CLK
clock => timer_interrupt[5]~reg0.CLK
clock => myInterrupts_d[0].CLK
clock => myInterrupts_d[1].CLK
clock => myInterrupts_d[2].CLK
clock => myInterrupts_d[3].CLK
clock => myInterrupts_d[4].CLK
clock => myInterrupts_d[5].CLK
reset => interrupts_holder[4].OUTPUTSELECT
reset => interrupts_holder[2].OUTPUTSELECT
reset => interrupts_holder[0].OUTPUTSELECT
reset => interrupts_holder[5].OUTPUTSELECT
reset => interrupts_holder[3].OUTPUTSELECT
reset => interrupts_holder[1].OUTPUTSELECT
reset => \p2:counter_direction.ACLR
reset => \p2:internal_output_B[0].ACLR
reset => \p2:internal_output_B[1].ACLR
reset => \p2:internal_output_B[2].ACLR
reset => \p2:internal_output_A[0].ACLR
reset => \p2:internal_output_A[1].ACLR
reset => \p2:internal_output_A[2].ACLR
reset => internal_clock.ACLR
reset => \p1:temp_counter[0].ACLR
reset => \p1:temp_counter[1].ACLR
reset => \p1:temp_counter[2].ACLR
reset => \p1:temp_counter[3].ACLR
reset => \p1:temp_counter[4].ACLR
reset => \p1:temp_counter[5].ACLR
reset => \p1:temp_counter[6].ACLR
reset => \p1:temp_counter[7].ACLR
reset => \p1:temp_counter[8].ACLR
reset => \p1:temp_counter[9].ACLR
reset => \p1:temp_counter[10].ACLR
reset => \p1:temp_counter[11].ACLR
reset => \p1:temp_counter[12].ACLR
reset => \p1:temp_counter[13].ACLR
reset => \p1:temp_counter[14].ACLR
reset => \p1:temp_counter[15].ACLR
reset => ddata_r[0]~reg0.ACLR
reset => ddata_r[1]~reg0.ACLR
reset => ddata_r[2]~reg0.ACLR
reset => ddata_r[3]~reg0.ACLR
reset => ddata_r[4]~reg0.ACLR
reset => ddata_r[5]~reg0.ACLR
reset => ddata_r[6]~reg0.ACLR
reset => ddata_r[7]~reg0.ACLR
reset => ddata_r[8]~reg0.ACLR
reset => ddata_r[9]~reg0.ACLR
reset => ddata_r[10]~reg0.ACLR
reset => ddata_r[11]~reg0.ACLR
reset => ddata_r[12]~reg0.ACLR
reset => ddata_r[13]~reg0.ACLR
reset => ddata_r[14]~reg0.ACLR
reset => ddata_r[15]~reg0.ACLR
reset => ddata_r[16]~reg0.ACLR
reset => ddata_r[17]~reg0.ACLR
reset => ddata_r[18]~reg0.ACLR
reset => ddata_r[19]~reg0.ACLR
reset => ddata_r[20]~reg0.ACLR
reset => ddata_r[21]~reg0.ACLR
reset => ddata_r[22]~reg0.ACLR
reset => ddata_r[23]~reg0.ACLR
reset => ddata_r[24]~reg0.ACLR
reset => ddata_r[25]~reg0.ACLR
reset => ddata_r[26]~reg0.ACLR
reset => ddata_r[27]~reg0.ACLR
reset => ddata_r[28]~reg0.ACLR
reset => ddata_r[29]~reg0.ACLR
reset => ddata_r[30]~reg0.ACLR
reset => ddata_r[31]~reg0.ACLR
reset => enable_timer_irq_mask[0].ACLR
reset => enable_timer_irq_mask[1].ACLR
reset => enable_timer_irq_mask[2].ACLR
reset => enable_timer_irq_mask[3].ACLR
reset => enable_timer_irq_mask[4].ACLR
reset => enable_timer_irq_mask[5].ACLR
reset => compare_2B[0].ACLR
reset => compare_2B[1].ACLR
reset => compare_2B[2].ACLR
reset => compare_2B[3].ACLR
reset => compare_2B[4].ACLR
reset => compare_2B[5].ACLR
reset => compare_2B[6].ACLR
reset => compare_2B[7].ACLR
reset => compare_2B[8].ACLR
reset => compare_2B[9].ACLR
reset => compare_2B[10].ACLR
reset => compare_2B[11].ACLR
reset => compare_2B[12].ACLR
reset => compare_2B[13].ACLR
reset => compare_2B[14].ACLR
reset => compare_2B[15].ACLR
reset => compare_2B[16].ACLR
reset => compare_2B[17].ACLR
reset => compare_2B[18].ACLR
reset => compare_2B[19].ACLR
reset => compare_2B[20].ACLR
reset => compare_2B[21].ACLR
reset => compare_2B[22].ACLR
reset => compare_2B[23].ACLR
reset => compare_2B[24].ACLR
reset => compare_2B[25].ACLR
reset => compare_2B[26].ACLR
reset => compare_2B[27].ACLR
reset => compare_2B[28].ACLR
reset => compare_2B[29].ACLR
reset => compare_2B[30].ACLR
reset => compare_2B[31].ACLR
reset => compare_2A[0].ACLR
reset => compare_2A[1].ACLR
reset => compare_2A[2].ACLR
reset => compare_2A[3].ACLR
reset => compare_2A[4].ACLR
reset => compare_2A[5].ACLR
reset => compare_2A[6].ACLR
reset => compare_2A[7].ACLR
reset => compare_2A[8].ACLR
reset => compare_2A[9].ACLR
reset => compare_2A[10].ACLR
reset => compare_2A[11].ACLR
reset => compare_2A[12].ACLR
reset => compare_2A[13].ACLR
reset => compare_2A[14].ACLR
reset => compare_2A[15].ACLR
reset => compare_2A[16].ACLR
reset => compare_2A[17].ACLR
reset => compare_2A[18].ACLR
reset => compare_2A[19].ACLR
reset => compare_2A[20].ACLR
reset => compare_2A[21].ACLR
reset => compare_2A[22].ACLR
reset => compare_2A[23].ACLR
reset => compare_2A[24].ACLR
reset => compare_2A[25].ACLR
reset => compare_2A[26].ACLR
reset => compare_2A[27].ACLR
reset => compare_2A[28].ACLR
reset => compare_2A[29].ACLR
reset => compare_2A[30].ACLR
reset => compare_2A[31].ACLR
reset => compare_1B[0].ACLR
reset => compare_1B[1].ACLR
reset => compare_1B[2].ACLR
reset => compare_1B[3].ACLR
reset => compare_1B[4].ACLR
reset => compare_1B[5].ACLR
reset => compare_1B[6].ACLR
reset => compare_1B[7].ACLR
reset => compare_1B[8].ACLR
reset => compare_1B[9].ACLR
reset => compare_1B[10].ACLR
reset => compare_1B[11].ACLR
reset => compare_1B[12].ACLR
reset => compare_1B[13].ACLR
reset => compare_1B[14].ACLR
reset => compare_1B[15].ACLR
reset => compare_1B[16].ACLR
reset => compare_1B[17].ACLR
reset => compare_1B[18].ACLR
reset => compare_1B[19].ACLR
reset => compare_1B[20].ACLR
reset => compare_1B[21].ACLR
reset => compare_1B[22].ACLR
reset => compare_1B[23].ACLR
reset => compare_1B[24].ACLR
reset => compare_1B[25].ACLR
reset => compare_1B[26].ACLR
reset => compare_1B[27].ACLR
reset => compare_1B[28].ACLR
reset => compare_1B[29].ACLR
reset => compare_1B[30].ACLR
reset => compare_1B[31].ACLR
reset => compare_1A[0].ACLR
reset => compare_1A[1].ACLR
reset => compare_1A[2].ACLR
reset => compare_1A[3].ACLR
reset => compare_1A[4].ACLR
reset => compare_1A[5].ACLR
reset => compare_1A[6].ACLR
reset => compare_1A[7].ACLR
reset => compare_1A[8].ACLR
reset => compare_1A[9].ACLR
reset => compare_1A[10].ACLR
reset => compare_1A[11].ACLR
reset => compare_1A[12].ACLR
reset => compare_1A[13].ACLR
reset => compare_1A[14].ACLR
reset => compare_1A[15].ACLR
reset => compare_1A[16].ACLR
reset => compare_1A[17].ACLR
reset => compare_1A[18].ACLR
reset => compare_1A[19].ACLR
reset => compare_1A[20].ACLR
reset => compare_1A[21].ACLR
reset => compare_1A[22].ACLR
reset => compare_1A[23].ACLR
reset => compare_1A[24].ACLR
reset => compare_1A[25].ACLR
reset => compare_1A[26].ACLR
reset => compare_1A[27].ACLR
reset => compare_1A[28].ACLR
reset => compare_1A[29].ACLR
reset => compare_1A[30].ACLR
reset => compare_1A[31].ACLR
reset => compare_0B[0].ACLR
reset => compare_0B[1].ACLR
reset => compare_0B[2].ACLR
reset => compare_0B[3].ACLR
reset => compare_0B[4].ACLR
reset => compare_0B[5].ACLR
reset => compare_0B[6].ACLR
reset => compare_0B[7].ACLR
reset => compare_0B[8].ACLR
reset => compare_0B[9].ACLR
reset => compare_0B[10].ACLR
reset => compare_0B[11].ACLR
reset => compare_0B[12].ACLR
reset => compare_0B[13].ACLR
reset => compare_0B[14].ACLR
reset => compare_0B[15].ACLR
reset => compare_0B[16].ACLR
reset => compare_0B[17].ACLR
reset => compare_0B[18].ACLR
reset => compare_0B[19].ACLR
reset => compare_0B[20].ACLR
reset => compare_0B[21].ACLR
reset => compare_0B[22].ACLR
reset => compare_0B[23].ACLR
reset => compare_0B[24].ACLR
reset => compare_0B[25].ACLR
reset => compare_0B[26].ACLR
reset => compare_0B[27].ACLR
reset => compare_0B[28].ACLR
reset => compare_0B[29].ACLR
reset => compare_0B[30].ACLR
reset => compare_0B[31].ACLR
reset => compare_0A[0].ACLR
reset => compare_0A[1].ACLR
reset => compare_0A[2].ACLR
reset => compare_0A[3].ACLR
reset => compare_0A[4].ACLR
reset => compare_0A[5].ACLR
reset => compare_0A[6].ACLR
reset => compare_0A[7].ACLR
reset => compare_0A[8].ACLR
reset => compare_0A[9].ACLR
reset => compare_0A[10].ACLR
reset => compare_0A[11].ACLR
reset => compare_0A[12].ACLR
reset => compare_0A[13].ACLR
reset => compare_0A[14].ACLR
reset => compare_0A[15].ACLR
reset => compare_0A[16].ACLR
reset => compare_0A[17].ACLR
reset => compare_0A[18].ACLR
reset => compare_0A[19].ACLR
reset => compare_0A[20].ACLR
reset => compare_0A[21].ACLR
reset => compare_0A[22].ACLR
reset => compare_0A[23].ACLR
reset => compare_0A[24].ACLR
reset => compare_0A[25].ACLR
reset => compare_0A[26].ACLR
reset => compare_0A[27].ACLR
reset => compare_0A[28].ACLR
reset => compare_0A[29].ACLR
reset => compare_0A[30].ACLR
reset => compare_0A[31].ACLR
reset => top_counter[0].ACLR
reset => top_counter[1].ACLR
reset => top_counter[2].ACLR
reset => top_counter[3].ACLR
reset => top_counter[4].ACLR
reset => top_counter[5].ACLR
reset => top_counter[6].ACLR
reset => top_counter[7].ACLR
reset => top_counter[8].ACLR
reset => top_counter[9].ACLR
reset => top_counter[10].ACLR
reset => top_counter[11].ACLR
reset => top_counter[12].ACLR
reset => top_counter[13].ACLR
reset => top_counter[14].ACLR
reset => top_counter[15].ACLR
reset => top_counter[16].ACLR
reset => top_counter[17].ACLR
reset => top_counter[18].ACLR
reset => top_counter[19].ACLR
reset => top_counter[20].ACLR
reset => top_counter[21].ACLR
reset => top_counter[22].ACLR
reset => top_counter[23].ACLR
reset => top_counter[24].ACLR
reset => top_counter[25].ACLR
reset => top_counter[26].ACLR
reset => top_counter[27].ACLR
reset => top_counter[28].ACLR
reset => top_counter[29].ACLR
reset => top_counter[30].ACLR
reset => top_counter[31].ACLR
reset => prescaler[0].ACLR
reset => prescaler[1].ACLR
reset => prescaler[2].ACLR
reset => prescaler[3].ACLR
reset => prescaler[4].ACLR
reset => prescaler[5].ACLR
reset => prescaler[6].ACLR
reset => prescaler[7].ACLR
reset => prescaler[8].ACLR
reset => prescaler[9].ACLR
reset => prescaler[10].ACLR
reset => prescaler[11].ACLR
reset => prescaler[12].ACLR
reset => prescaler[13].ACLR
reset => prescaler[14].ACLR
reset => prescaler[15].ACLR
reset => timer_mode[0].ACLR
reset => timer_mode[1].ACLR
reset => timer_reset.ACLR
reset => timer_interrupt[0]~reg0.ACLR
reset => timer_interrupt[1]~reg0.ACLR
reset => timer_interrupt[2]~reg0.ACLR
reset => timer_interrupt[3]~reg0.ACLR
reset => timer_interrupt[4]~reg0.ACLR
reset => timer_interrupt[5]~reg0.ACLR
reset => myInterrupts_d[0].ACLR
reset => myInterrupts_d[1].ACLR
reset => myInterrupts_d[2].ACLR
reset => myInterrupts_d[3].ACLR
reset => myInterrupts_d[4].ACLR
reset => myInterrupts_d[5].ACLR
reset => internal_clock.IN1
reset => counter[0].ENA
reset => counter[31].ENA
reset => counter[30].ENA
reset => counter[29].ENA
reset => counter[28].ENA
reset => counter[27].ENA
reset => counter[26].ENA
reset => counter[25].ENA
reset => counter[24].ENA
reset => counter[23].ENA
reset => counter[22].ENA
reset => counter[21].ENA
reset => counter[20].ENA
reset => counter[19].ENA
reset => counter[18].ENA
reset => counter[17].ENA
reset => counter[16].ENA
reset => counter[15].ENA
reset => counter[14].ENA
reset => counter[13].ENA
reset => counter[12].ENA
reset => counter[11].ENA
reset => counter[10].ENA
reset => counter[9].ENA
reset => counter[8].ENA
reset => counter[7].ENA
reset => counter[6].ENA
reset => counter[5].ENA
reset => counter[4].ENA
reset => counter[3].ENA
reset => counter[2].ENA
reset => counter[1].ENA
daddress[0] => Equal0.IN31
daddress[0] => Equal1.IN31
daddress[0] => Equal2.IN31
daddress[0] => Equal3.IN31
daddress[0] => Equal4.IN31
daddress[0] => Equal5.IN31
daddress[0] => Equal6.IN31
daddress[0] => Equal7.IN31
daddress[0] => Equal8.IN31
daddress[0] => Equal10.IN31
daddress[0] => Equal11.IN31
daddress[0] => Equal12.IN31
daddress[1] => Equal0.IN30
daddress[1] => Equal1.IN30
daddress[1] => Equal2.IN30
daddress[1] => Equal3.IN30
daddress[1] => Equal4.IN30
daddress[1] => Equal5.IN30
daddress[1] => Equal6.IN30
daddress[1] => Equal7.IN30
daddress[1] => Equal8.IN30
daddress[1] => Equal10.IN30
daddress[1] => Equal11.IN30
daddress[1] => Equal12.IN30
daddress[2] => Equal0.IN29
daddress[2] => Equal1.IN29
daddress[2] => Equal2.IN29
daddress[2] => Equal3.IN29
daddress[2] => Equal4.IN29
daddress[2] => Equal5.IN29
daddress[2] => Equal6.IN29
daddress[2] => Equal7.IN29
daddress[2] => Equal8.IN29
daddress[2] => Equal10.IN29
daddress[2] => Equal11.IN29
daddress[2] => Equal12.IN29
daddress[3] => Equal0.IN28
daddress[3] => Equal1.IN28
daddress[3] => Equal2.IN28
daddress[3] => Equal3.IN28
daddress[3] => Equal4.IN28
daddress[3] => Equal5.IN28
daddress[3] => Equal6.IN28
daddress[3] => Equal7.IN28
daddress[3] => Equal8.IN28
daddress[3] => Equal10.IN28
daddress[3] => Equal11.IN28
daddress[3] => Equal12.IN28
daddress[4] => Equal0.IN27
daddress[4] => Equal1.IN27
daddress[4] => Equal2.IN27
daddress[4] => Equal3.IN27
daddress[4] => Equal4.IN27
daddress[4] => Equal5.IN27
daddress[4] => Equal6.IN27
daddress[4] => Equal7.IN27
daddress[4] => Equal8.IN27
daddress[4] => Equal10.IN27
daddress[4] => Equal11.IN27
daddress[4] => Equal12.IN27
daddress[5] => Equal0.IN26
daddress[5] => Equal1.IN26
daddress[5] => Equal2.IN26
daddress[5] => Equal3.IN26
daddress[5] => Equal4.IN26
daddress[5] => Equal5.IN26
daddress[5] => Equal6.IN26
daddress[5] => Equal7.IN26
daddress[5] => Equal8.IN26
daddress[5] => Equal10.IN26
daddress[5] => Equal11.IN26
daddress[5] => Equal12.IN26
daddress[6] => Equal0.IN25
daddress[6] => Equal1.IN25
daddress[6] => Equal2.IN25
daddress[6] => Equal3.IN25
daddress[6] => Equal4.IN25
daddress[6] => Equal5.IN25
daddress[6] => Equal6.IN25
daddress[6] => Equal7.IN25
daddress[6] => Equal8.IN25
daddress[6] => Equal10.IN25
daddress[6] => Equal11.IN25
daddress[6] => Equal12.IN25
daddress[7] => Equal0.IN24
daddress[7] => Equal1.IN24
daddress[7] => Equal2.IN24
daddress[7] => Equal3.IN24
daddress[7] => Equal4.IN24
daddress[7] => Equal5.IN24
daddress[7] => Equal6.IN24
daddress[7] => Equal7.IN24
daddress[7] => Equal8.IN24
daddress[7] => Equal10.IN24
daddress[7] => Equal11.IN24
daddress[7] => Equal12.IN24
daddress[8] => Equal0.IN23
daddress[8] => Equal1.IN23
daddress[8] => Equal2.IN23
daddress[8] => Equal3.IN23
daddress[8] => Equal4.IN23
daddress[8] => Equal5.IN23
daddress[8] => Equal6.IN23
daddress[8] => Equal7.IN23
daddress[8] => Equal8.IN23
daddress[8] => Equal10.IN23
daddress[8] => Equal11.IN23
daddress[8] => Equal12.IN23
daddress[9] => Equal0.IN22
daddress[9] => Equal1.IN22
daddress[9] => Equal2.IN22
daddress[9] => Equal3.IN22
daddress[9] => Equal4.IN22
daddress[9] => Equal5.IN22
daddress[9] => Equal6.IN22
daddress[9] => Equal7.IN22
daddress[9] => Equal8.IN22
daddress[9] => Equal10.IN22
daddress[9] => Equal11.IN22
daddress[9] => Equal12.IN22
daddress[10] => Equal0.IN21
daddress[10] => Equal1.IN21
daddress[10] => Equal2.IN21
daddress[10] => Equal3.IN21
daddress[10] => Equal4.IN21
daddress[10] => Equal5.IN21
daddress[10] => Equal6.IN21
daddress[10] => Equal7.IN21
daddress[10] => Equal8.IN21
daddress[10] => Equal10.IN21
daddress[10] => Equal11.IN21
daddress[10] => Equal12.IN21
daddress[11] => Equal0.IN20
daddress[11] => Equal1.IN20
daddress[11] => Equal2.IN20
daddress[11] => Equal3.IN20
daddress[11] => Equal4.IN20
daddress[11] => Equal5.IN20
daddress[11] => Equal6.IN20
daddress[11] => Equal7.IN20
daddress[11] => Equal8.IN20
daddress[11] => Equal10.IN20
daddress[11] => Equal11.IN20
daddress[11] => Equal12.IN20
daddress[12] => Equal0.IN19
daddress[12] => Equal1.IN19
daddress[12] => Equal2.IN19
daddress[12] => Equal3.IN19
daddress[12] => Equal4.IN19
daddress[12] => Equal5.IN19
daddress[12] => Equal6.IN19
daddress[12] => Equal7.IN19
daddress[12] => Equal8.IN19
daddress[12] => Equal10.IN19
daddress[12] => Equal11.IN19
daddress[12] => Equal12.IN19
daddress[13] => Equal0.IN18
daddress[13] => Equal1.IN18
daddress[13] => Equal2.IN18
daddress[13] => Equal3.IN18
daddress[13] => Equal4.IN18
daddress[13] => Equal5.IN18
daddress[13] => Equal6.IN18
daddress[13] => Equal7.IN18
daddress[13] => Equal8.IN18
daddress[13] => Equal10.IN18
daddress[13] => Equal11.IN18
daddress[13] => Equal12.IN18
daddress[14] => Equal0.IN17
daddress[14] => Equal1.IN17
daddress[14] => Equal2.IN17
daddress[14] => Equal3.IN17
daddress[14] => Equal4.IN17
daddress[14] => Equal5.IN17
daddress[14] => Equal6.IN17
daddress[14] => Equal7.IN17
daddress[14] => Equal8.IN17
daddress[14] => Equal10.IN17
daddress[14] => Equal11.IN17
daddress[14] => Equal12.IN17
daddress[15] => Equal0.IN16
daddress[15] => Equal1.IN16
daddress[15] => Equal2.IN16
daddress[15] => Equal3.IN16
daddress[15] => Equal4.IN16
daddress[15] => Equal5.IN16
daddress[15] => Equal6.IN16
daddress[15] => Equal7.IN16
daddress[15] => Equal8.IN16
daddress[15] => Equal10.IN16
daddress[15] => Equal11.IN16
daddress[15] => Equal12.IN16
daddress[16] => ~NO_FANOUT~
daddress[17] => ~NO_FANOUT~
daddress[18] => ~NO_FANOUT~
daddress[19] => ~NO_FANOUT~
daddress[20] => ~NO_FANOUT~
daddress[21] => ~NO_FANOUT~
daddress[22] => ~NO_FANOUT~
daddress[23] => ~NO_FANOUT~
daddress[24] => ~NO_FANOUT~
daddress[25] => ~NO_FANOUT~
daddress[26] => ~NO_FANOUT~
daddress[27] => ~NO_FANOUT~
daddress[28] => ~NO_FANOUT~
daddress[29] => ~NO_FANOUT~
daddress[30] => ~NO_FANOUT~
daddress[31] => ~NO_FANOUT~
ddata_w[0] => timer_reset.DATAB
ddata_w[0] => timer_mode.DATAB
ddata_w[0] => prescaler.DATAB
ddata_w[0] => top_counter.DATAB
ddata_w[0] => compare_0A.DATAB
ddata_w[0] => compare_0B.DATAB
ddata_w[0] => compare_1A.DATAB
ddata_w[0] => compare_1B.DATAB
ddata_w[0] => compare_2A.DATAB
ddata_w[0] => compare_2B.DATAB
ddata_w[0] => enable_timer_irq_mask.DATAB
ddata_w[1] => timer_mode.DATAB
ddata_w[1] => prescaler.DATAB
ddata_w[1] => top_counter.DATAB
ddata_w[1] => compare_0A.DATAB
ddata_w[1] => compare_0B.DATAB
ddata_w[1] => compare_1A.DATAB
ddata_w[1] => compare_1B.DATAB
ddata_w[1] => compare_2A.DATAB
ddata_w[1] => compare_2B.DATAB
ddata_w[1] => enable_timer_irq_mask.DATAB
ddata_w[2] => prescaler.DATAB
ddata_w[2] => top_counter.DATAB
ddata_w[2] => compare_0A.DATAB
ddata_w[2] => compare_0B.DATAB
ddata_w[2] => compare_1A.DATAB
ddata_w[2] => compare_1B.DATAB
ddata_w[2] => compare_2A.DATAB
ddata_w[2] => compare_2B.DATAB
ddata_w[2] => enable_timer_irq_mask.DATAB
ddata_w[3] => prescaler.DATAB
ddata_w[3] => top_counter.DATAB
ddata_w[3] => compare_0A.DATAB
ddata_w[3] => compare_0B.DATAB
ddata_w[3] => compare_1A.DATAB
ddata_w[3] => compare_1B.DATAB
ddata_w[3] => compare_2A.DATAB
ddata_w[3] => compare_2B.DATAB
ddata_w[3] => enable_timer_irq_mask.DATAB
ddata_w[4] => prescaler.DATAB
ddata_w[4] => top_counter.DATAB
ddata_w[4] => compare_0A.DATAB
ddata_w[4] => compare_0B.DATAB
ddata_w[4] => compare_1A.DATAB
ddata_w[4] => compare_1B.DATAB
ddata_w[4] => compare_2A.DATAB
ddata_w[4] => compare_2B.DATAB
ddata_w[4] => enable_timer_irq_mask.DATAB
ddata_w[5] => prescaler.DATAB
ddata_w[5] => top_counter.DATAB
ddata_w[5] => compare_0A.DATAB
ddata_w[5] => compare_0B.DATAB
ddata_w[5] => compare_1A.DATAB
ddata_w[5] => compare_1B.DATAB
ddata_w[5] => compare_2A.DATAB
ddata_w[5] => compare_2B.DATAB
ddata_w[5] => enable_timer_irq_mask.DATAB
ddata_w[6] => prescaler.DATAB
ddata_w[6] => top_counter.DATAB
ddata_w[6] => compare_0A.DATAB
ddata_w[6] => compare_0B.DATAB
ddata_w[6] => compare_1A.DATAB
ddata_w[6] => compare_1B.DATAB
ddata_w[6] => compare_2A.DATAB
ddata_w[6] => compare_2B.DATAB
ddata_w[7] => prescaler.DATAB
ddata_w[7] => top_counter.DATAB
ddata_w[7] => compare_0A.DATAB
ddata_w[7] => compare_0B.DATAB
ddata_w[7] => compare_1A.DATAB
ddata_w[7] => compare_1B.DATAB
ddata_w[7] => compare_2A.DATAB
ddata_w[7] => compare_2B.DATAB
ddata_w[8] => prescaler.DATAB
ddata_w[8] => top_counter.DATAB
ddata_w[8] => compare_0A.DATAB
ddata_w[8] => compare_0B.DATAB
ddata_w[8] => compare_1A.DATAB
ddata_w[8] => compare_1B.DATAB
ddata_w[8] => compare_2A.DATAB
ddata_w[8] => compare_2B.DATAB
ddata_w[9] => prescaler.DATAB
ddata_w[9] => top_counter.DATAB
ddata_w[9] => compare_0A.DATAB
ddata_w[9] => compare_0B.DATAB
ddata_w[9] => compare_1A.DATAB
ddata_w[9] => compare_1B.DATAB
ddata_w[9] => compare_2A.DATAB
ddata_w[9] => compare_2B.DATAB
ddata_w[10] => prescaler.DATAB
ddata_w[10] => top_counter.DATAB
ddata_w[10] => compare_0A.DATAB
ddata_w[10] => compare_0B.DATAB
ddata_w[10] => compare_1A.DATAB
ddata_w[10] => compare_1B.DATAB
ddata_w[10] => compare_2A.DATAB
ddata_w[10] => compare_2B.DATAB
ddata_w[11] => prescaler.DATAB
ddata_w[11] => top_counter.DATAB
ddata_w[11] => compare_0A.DATAB
ddata_w[11] => compare_0B.DATAB
ddata_w[11] => compare_1A.DATAB
ddata_w[11] => compare_1B.DATAB
ddata_w[11] => compare_2A.DATAB
ddata_w[11] => compare_2B.DATAB
ddata_w[12] => prescaler.DATAB
ddata_w[12] => top_counter.DATAB
ddata_w[12] => compare_0A.DATAB
ddata_w[12] => compare_0B.DATAB
ddata_w[12] => compare_1A.DATAB
ddata_w[12] => compare_1B.DATAB
ddata_w[12] => compare_2A.DATAB
ddata_w[12] => compare_2B.DATAB
ddata_w[13] => prescaler.DATAB
ddata_w[13] => top_counter.DATAB
ddata_w[13] => compare_0A.DATAB
ddata_w[13] => compare_0B.DATAB
ddata_w[13] => compare_1A.DATAB
ddata_w[13] => compare_1B.DATAB
ddata_w[13] => compare_2A.DATAB
ddata_w[13] => compare_2B.DATAB
ddata_w[14] => prescaler.DATAB
ddata_w[14] => top_counter.DATAB
ddata_w[14] => compare_0A.DATAB
ddata_w[14] => compare_0B.DATAB
ddata_w[14] => compare_1A.DATAB
ddata_w[14] => compare_1B.DATAB
ddata_w[14] => compare_2A.DATAB
ddata_w[14] => compare_2B.DATAB
ddata_w[15] => prescaler.DATAB
ddata_w[15] => top_counter.DATAB
ddata_w[15] => compare_0A.DATAB
ddata_w[15] => compare_0B.DATAB
ddata_w[15] => compare_1A.DATAB
ddata_w[15] => compare_1B.DATAB
ddata_w[15] => compare_2A.DATAB
ddata_w[15] => compare_2B.DATAB
ddata_w[16] => top_counter.DATAB
ddata_w[16] => compare_0A.DATAB
ddata_w[16] => compare_0B.DATAB
ddata_w[16] => compare_1A.DATAB
ddata_w[16] => compare_1B.DATAB
ddata_w[16] => compare_2A.DATAB
ddata_w[16] => compare_2B.DATAB
ddata_w[17] => top_counter.DATAB
ddata_w[17] => compare_0A.DATAB
ddata_w[17] => compare_0B.DATAB
ddata_w[17] => compare_1A.DATAB
ddata_w[17] => compare_1B.DATAB
ddata_w[17] => compare_2A.DATAB
ddata_w[17] => compare_2B.DATAB
ddata_w[18] => top_counter.DATAB
ddata_w[18] => compare_0A.DATAB
ddata_w[18] => compare_0B.DATAB
ddata_w[18] => compare_1A.DATAB
ddata_w[18] => compare_1B.DATAB
ddata_w[18] => compare_2A.DATAB
ddata_w[18] => compare_2B.DATAB
ddata_w[19] => top_counter.DATAB
ddata_w[19] => compare_0A.DATAB
ddata_w[19] => compare_0B.DATAB
ddata_w[19] => compare_1A.DATAB
ddata_w[19] => compare_1B.DATAB
ddata_w[19] => compare_2A.DATAB
ddata_w[19] => compare_2B.DATAB
ddata_w[20] => top_counter.DATAB
ddata_w[20] => compare_0A.DATAB
ddata_w[20] => compare_0B.DATAB
ddata_w[20] => compare_1A.DATAB
ddata_w[20] => compare_1B.DATAB
ddata_w[20] => compare_2A.DATAB
ddata_w[20] => compare_2B.DATAB
ddata_w[21] => top_counter.DATAB
ddata_w[21] => compare_0A.DATAB
ddata_w[21] => compare_0B.DATAB
ddata_w[21] => compare_1A.DATAB
ddata_w[21] => compare_1B.DATAB
ddata_w[21] => compare_2A.DATAB
ddata_w[21] => compare_2B.DATAB
ddata_w[22] => top_counter.DATAB
ddata_w[22] => compare_0A.DATAB
ddata_w[22] => compare_0B.DATAB
ddata_w[22] => compare_1A.DATAB
ddata_w[22] => compare_1B.DATAB
ddata_w[22] => compare_2A.DATAB
ddata_w[22] => compare_2B.DATAB
ddata_w[23] => top_counter.DATAB
ddata_w[23] => compare_0A.DATAB
ddata_w[23] => compare_0B.DATAB
ddata_w[23] => compare_1A.DATAB
ddata_w[23] => compare_1B.DATAB
ddata_w[23] => compare_2A.DATAB
ddata_w[23] => compare_2B.DATAB
ddata_w[24] => top_counter.DATAB
ddata_w[24] => compare_0A.DATAB
ddata_w[24] => compare_0B.DATAB
ddata_w[24] => compare_1A.DATAB
ddata_w[24] => compare_1B.DATAB
ddata_w[24] => compare_2A.DATAB
ddata_w[24] => compare_2B.DATAB
ddata_w[25] => top_counter.DATAB
ddata_w[25] => compare_0A.DATAB
ddata_w[25] => compare_0B.DATAB
ddata_w[25] => compare_1A.DATAB
ddata_w[25] => compare_1B.DATAB
ddata_w[25] => compare_2A.DATAB
ddata_w[25] => compare_2B.DATAB
ddata_w[26] => top_counter.DATAB
ddata_w[26] => compare_0A.DATAB
ddata_w[26] => compare_0B.DATAB
ddata_w[26] => compare_1A.DATAB
ddata_w[26] => compare_1B.DATAB
ddata_w[26] => compare_2A.DATAB
ddata_w[26] => compare_2B.DATAB
ddata_w[27] => top_counter.DATAB
ddata_w[27] => compare_0A.DATAB
ddata_w[27] => compare_0B.DATAB
ddata_w[27] => compare_1A.DATAB
ddata_w[27] => compare_1B.DATAB
ddata_w[27] => compare_2A.DATAB
ddata_w[27] => compare_2B.DATAB
ddata_w[28] => top_counter.DATAB
ddata_w[28] => compare_0A.DATAB
ddata_w[28] => compare_0B.DATAB
ddata_w[28] => compare_1A.DATAB
ddata_w[28] => compare_1B.DATAB
ddata_w[28] => compare_2A.DATAB
ddata_w[28] => compare_2B.DATAB
ddata_w[29] => top_counter.DATAB
ddata_w[29] => compare_0A.DATAB
ddata_w[29] => compare_0B.DATAB
ddata_w[29] => compare_1A.DATAB
ddata_w[29] => compare_1B.DATAB
ddata_w[29] => compare_2A.DATAB
ddata_w[29] => compare_2B.DATAB
ddata_w[30] => top_counter.DATAB
ddata_w[30] => compare_0A.DATAB
ddata_w[30] => compare_0B.DATAB
ddata_w[30] => compare_1A.DATAB
ddata_w[30] => compare_1B.DATAB
ddata_w[30] => compare_2A.DATAB
ddata_w[30] => compare_2B.DATAB
ddata_w[31] => top_counter.DATAB
ddata_w[31] => compare_0A.DATAB
ddata_w[31] => compare_0B.DATAB
ddata_w[31] => compare_1A.DATAB
ddata_w[31] => compare_1B.DATAB
ddata_w[31] => compare_2A.DATAB
ddata_w[31] => compare_2B.DATAB
ddata_r[0] <= ddata_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[1] <= ddata_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[2] <= ddata_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[3] <= ddata_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[4] <= ddata_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[5] <= ddata_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[6] <= ddata_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[7] <= ddata_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[8] <= ddata_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[9] <= ddata_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[10] <= ddata_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[11] <= ddata_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[12] <= ddata_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[13] <= ddata_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[14] <= ddata_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[15] <= ddata_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[16] <= ddata_r[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[17] <= ddata_r[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[18] <= ddata_r[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[19] <= ddata_r[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[20] <= ddata_r[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[21] <= ddata_r[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[22] <= ddata_r[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[23] <= ddata_r[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[24] <= ddata_r[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[25] <= ddata_r[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[26] <= ddata_r[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[27] <= ddata_r[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[28] <= ddata_r[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[29] <= ddata_r[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[30] <= ddata_r[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[31] <= ddata_r[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_we => process_1.IN1
d_rd => process_2.IN1
dcsel[0] => Equal9.IN0
dcsel[1] => Equal9.IN1
dmask[0] => ~NO_FANOUT~
dmask[1] => ~NO_FANOUT~
dmask[2] => ~NO_FANOUT~
dmask[3] => ~NO_FANOUT~
timer_interrupt[0] <= timer_interrupt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_interrupt[1] <= timer_interrupt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_interrupt[2] <= timer_interrupt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_interrupt[3] <= timer_interrupt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_interrupt[4] <= timer_interrupt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_interrupt[5] <= timer_interrupt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|led_displays:generic_displays
clk => raw_data[0].CLK
clk => raw_data[1].CLK
clk => raw_data[2].CLK
clk => raw_data[3].CLK
clk => raw_data[4].CLK
clk => raw_data[5].CLK
clk => raw_data[6].CLK
clk => raw_data[7].CLK
clk => raw_data[8].CLK
clk => raw_data[9].CLK
clk => raw_data[10].CLK
clk => raw_data[11].CLK
clk => raw_data[12].CLK
clk => raw_data[13].CLK
clk => raw_data[14].CLK
clk => raw_data[15].CLK
clk => raw_data[16].CLK
clk => raw_data[17].CLK
clk => raw_data[18].CLK
clk => raw_data[19].CLK
clk => raw_data[20].CLK
clk => raw_data[21].CLK
clk => raw_data[22].CLK
clk => raw_data[23].CLK
clk => raw_data[24].CLK
clk => raw_data[25].CLK
clk => raw_data[26].CLK
clk => raw_data[27].CLK
clk => raw_data[28].CLK
clk => raw_data[29].CLK
clk => raw_data[30].CLK
clk => raw_data[31].CLK
clk => hex7[0]~reg0.CLK
clk => hex7[1]~reg0.CLK
clk => hex7[2]~reg0.CLK
clk => hex7[3]~reg0.CLK
clk => hex7[4]~reg0.CLK
clk => hex7[5]~reg0.CLK
clk => hex7[6]~reg0.CLK
clk => hex7[7]~reg0.CLK
clk => hex6[0]~reg0.CLK
clk => hex6[1]~reg0.CLK
clk => hex6[2]~reg0.CLK
clk => hex6[3]~reg0.CLK
clk => hex6[4]~reg0.CLK
clk => hex6[5]~reg0.CLK
clk => hex6[6]~reg0.CLK
clk => hex6[7]~reg0.CLK
clk => hex5[0]~reg0.CLK
clk => hex5[1]~reg0.CLK
clk => hex5[2]~reg0.CLK
clk => hex5[3]~reg0.CLK
clk => hex5[4]~reg0.CLK
clk => hex5[5]~reg0.CLK
clk => hex5[6]~reg0.CLK
clk => hex5[7]~reg0.CLK
clk => hex4[0]~reg0.CLK
clk => hex4[1]~reg0.CLK
clk => hex4[2]~reg0.CLK
clk => hex4[3]~reg0.CLK
clk => hex4[4]~reg0.CLK
clk => hex4[5]~reg0.CLK
clk => hex4[6]~reg0.CLK
clk => hex4[7]~reg0.CLK
clk => hex3[0]~reg0.CLK
clk => hex3[1]~reg0.CLK
clk => hex3[2]~reg0.CLK
clk => hex3[3]~reg0.CLK
clk => hex3[4]~reg0.CLK
clk => hex3[5]~reg0.CLK
clk => hex3[6]~reg0.CLK
clk => hex3[7]~reg0.CLK
clk => hex2[0]~reg0.CLK
clk => hex2[1]~reg0.CLK
clk => hex2[2]~reg0.CLK
clk => hex2[3]~reg0.CLK
clk => hex2[4]~reg0.CLK
clk => hex2[5]~reg0.CLK
clk => hex2[6]~reg0.CLK
clk => hex2[7]~reg0.CLK
clk => hex1[0]~reg0.CLK
clk => hex1[1]~reg0.CLK
clk => hex1[2]~reg0.CLK
clk => hex1[3]~reg0.CLK
clk => hex1[4]~reg0.CLK
clk => hex1[5]~reg0.CLK
clk => hex1[6]~reg0.CLK
clk => hex1[7]~reg0.CLK
clk => hex0[0]~reg0.CLK
clk => hex0[1]~reg0.CLK
clk => hex0[2]~reg0.CLK
clk => hex0[3]~reg0.CLK
clk => hex0[4]~reg0.CLK
clk => hex0[5]~reg0.CLK
clk => hex0[6]~reg0.CLK
clk => hex0[7]~reg0.CLK
clk => ddata_r[0]~reg0.CLK
clk => ddata_r[1]~reg0.CLK
clk => ddata_r[2]~reg0.CLK
clk => ddata_r[3]~reg0.CLK
clk => ddata_r[4]~reg0.CLK
clk => ddata_r[5]~reg0.CLK
clk => ddata_r[6]~reg0.CLK
clk => ddata_r[7]~reg0.CLK
clk => ddata_r[8]~reg0.CLK
clk => ddata_r[9]~reg0.CLK
clk => ddata_r[10]~reg0.CLK
clk => ddata_r[11]~reg0.CLK
clk => ddata_r[12]~reg0.CLK
clk => ddata_r[13]~reg0.CLK
clk => ddata_r[14]~reg0.CLK
clk => ddata_r[15]~reg0.CLK
clk => ddata_r[16]~reg0.CLK
clk => ddata_r[17]~reg0.CLK
clk => ddata_r[18]~reg0.CLK
clk => ddata_r[19]~reg0.CLK
clk => ddata_r[20]~reg0.CLK
clk => ddata_r[21]~reg0.CLK
clk => ddata_r[22]~reg0.CLK
clk => ddata_r[23]~reg0.CLK
clk => ddata_r[24]~reg0.CLK
clk => ddata_r[25]~reg0.CLK
clk => ddata_r[26]~reg0.CLK
clk => ddata_r[27]~reg0.CLK
clk => ddata_r[28]~reg0.CLK
clk => ddata_r[29]~reg0.CLK
clk => ddata_r[30]~reg0.CLK
clk => ddata_r[31]~reg0.CLK
rst => raw_data[0].ACLR
rst => raw_data[1].ACLR
rst => raw_data[2].ACLR
rst => raw_data[3].ACLR
rst => raw_data[4].ACLR
rst => raw_data[5].ACLR
rst => raw_data[6].ACLR
rst => raw_data[7].ACLR
rst => raw_data[8].ACLR
rst => raw_data[9].ACLR
rst => raw_data[10].ACLR
rst => raw_data[11].ACLR
rst => raw_data[12].ACLR
rst => raw_data[13].ACLR
rst => raw_data[14].ACLR
rst => raw_data[15].ACLR
rst => raw_data[16].ACLR
rst => raw_data[17].ACLR
rst => raw_data[18].ACLR
rst => raw_data[19].ACLR
rst => raw_data[20].ACLR
rst => raw_data[21].ACLR
rst => raw_data[22].ACLR
rst => raw_data[23].ACLR
rst => raw_data[24].ACLR
rst => raw_data[25].ACLR
rst => raw_data[26].ACLR
rst => raw_data[27].ACLR
rst => raw_data[28].ACLR
rst => raw_data[29].ACLR
rst => raw_data[30].ACLR
rst => raw_data[31].ACLR
rst => hex7[0]~reg0.ACLR
rst => hex7[1]~reg0.ACLR
rst => hex7[2]~reg0.ACLR
rst => hex7[3]~reg0.ACLR
rst => hex7[4]~reg0.ACLR
rst => hex7[5]~reg0.ACLR
rst => hex7[6]~reg0.PRESET
rst => hex7[7]~reg0.PRESET
rst => hex6[0]~reg0.ACLR
rst => hex6[1]~reg0.ACLR
rst => hex6[2]~reg0.ACLR
rst => hex6[3]~reg0.ACLR
rst => hex6[4]~reg0.ACLR
rst => hex6[5]~reg0.ACLR
rst => hex6[6]~reg0.PRESET
rst => hex6[7]~reg0.PRESET
rst => hex5[0]~reg0.ACLR
rst => hex5[1]~reg0.ACLR
rst => hex5[2]~reg0.ACLR
rst => hex5[3]~reg0.ACLR
rst => hex5[4]~reg0.ACLR
rst => hex5[5]~reg0.ACLR
rst => hex5[6]~reg0.PRESET
rst => hex5[7]~reg0.PRESET
rst => hex4[0]~reg0.ACLR
rst => hex4[1]~reg0.ACLR
rst => hex4[2]~reg0.ACLR
rst => hex4[3]~reg0.ACLR
rst => hex4[4]~reg0.ACLR
rst => hex4[5]~reg0.ACLR
rst => hex4[6]~reg0.PRESET
rst => hex4[7]~reg0.PRESET
rst => hex3[0]~reg0.ACLR
rst => hex3[1]~reg0.ACLR
rst => hex3[2]~reg0.ACLR
rst => hex3[3]~reg0.ACLR
rst => hex3[4]~reg0.ACLR
rst => hex3[5]~reg0.ACLR
rst => hex3[6]~reg0.PRESET
rst => hex3[7]~reg0.PRESET
rst => hex2[0]~reg0.ACLR
rst => hex2[1]~reg0.ACLR
rst => hex2[2]~reg0.ACLR
rst => hex2[3]~reg0.ACLR
rst => hex2[4]~reg0.ACLR
rst => hex2[5]~reg0.ACLR
rst => hex2[6]~reg0.PRESET
rst => hex2[7]~reg0.PRESET
rst => hex1[0]~reg0.ACLR
rst => hex1[1]~reg0.ACLR
rst => hex1[2]~reg0.ACLR
rst => hex1[3]~reg0.ACLR
rst => hex1[4]~reg0.ACLR
rst => hex1[5]~reg0.ACLR
rst => hex1[6]~reg0.PRESET
rst => hex1[7]~reg0.PRESET
rst => hex0[0]~reg0.ACLR
rst => hex0[1]~reg0.ACLR
rst => hex0[2]~reg0.ACLR
rst => hex0[3]~reg0.ACLR
rst => hex0[4]~reg0.ACLR
rst => hex0[5]~reg0.ACLR
rst => hex0[6]~reg0.PRESET
rst => hex0[7]~reg0.PRESET
rst => ddata_r[0]~reg0.ACLR
rst => ddata_r[1]~reg0.ACLR
rst => ddata_r[2]~reg0.ACLR
rst => ddata_r[3]~reg0.ACLR
rst => ddata_r[4]~reg0.ACLR
rst => ddata_r[5]~reg0.ACLR
rst => ddata_r[6]~reg0.ACLR
rst => ddata_r[7]~reg0.ACLR
rst => ddata_r[8]~reg0.ACLR
rst => ddata_r[9]~reg0.ACLR
rst => ddata_r[10]~reg0.ACLR
rst => ddata_r[11]~reg0.ACLR
rst => ddata_r[12]~reg0.ACLR
rst => ddata_r[13]~reg0.ACLR
rst => ddata_r[14]~reg0.ACLR
rst => ddata_r[15]~reg0.ACLR
rst => ddata_r[16]~reg0.ACLR
rst => ddata_r[17]~reg0.ACLR
rst => ddata_r[18]~reg0.ACLR
rst => ddata_r[19]~reg0.ACLR
rst => ddata_r[20]~reg0.ACLR
rst => ddata_r[21]~reg0.ACLR
rst => ddata_r[22]~reg0.ACLR
rst => ddata_r[23]~reg0.ACLR
rst => ddata_r[24]~reg0.ACLR
rst => ddata_r[25]~reg0.ACLR
rst => ddata_r[26]~reg0.ACLR
rst => ddata_r[27]~reg0.ACLR
rst => ddata_r[28]~reg0.ACLR
rst => ddata_r[29]~reg0.ACLR
rst => ddata_r[30]~reg0.ACLR
rst => ddata_r[31]~reg0.ACLR
daddress[0] => Equal1.IN31
daddress[1] => Equal1.IN30
daddress[2] => Equal1.IN29
daddress[3] => Equal1.IN28
daddress[4] => Equal1.IN27
daddress[5] => Equal1.IN26
daddress[6] => Equal1.IN25
daddress[7] => Equal1.IN24
daddress[8] => Equal1.IN23
daddress[9] => Equal1.IN22
daddress[10] => Equal1.IN21
daddress[11] => Equal1.IN20
daddress[12] => Equal1.IN19
daddress[13] => Equal1.IN18
daddress[14] => Equal1.IN17
daddress[15] => Equal1.IN16
daddress[16] => ~NO_FANOUT~
daddress[17] => ~NO_FANOUT~
daddress[18] => ~NO_FANOUT~
daddress[19] => ~NO_FANOUT~
daddress[20] => ~NO_FANOUT~
daddress[21] => ~NO_FANOUT~
daddress[22] => ~NO_FANOUT~
daddress[23] => ~NO_FANOUT~
daddress[24] => ~NO_FANOUT~
daddress[25] => ~NO_FANOUT~
daddress[26] => ~NO_FANOUT~
daddress[27] => ~NO_FANOUT~
daddress[28] => ~NO_FANOUT~
daddress[29] => ~NO_FANOUT~
daddress[30] => ~NO_FANOUT~
daddress[31] => ~NO_FANOUT~
ddata_w[0] => Mux0.IN19
ddata_w[0] => Mux1.IN19
ddata_w[0] => Mux2.IN19
ddata_w[0] => Mux3.IN19
ddata_w[0] => Mux4.IN19
ddata_w[0] => Mux5.IN19
ddata_w[0] => Mux6.IN19
ddata_w[0] => raw_data.DATAB
ddata_w[1] => Mux0.IN18
ddata_w[1] => Mux1.IN18
ddata_w[1] => Mux2.IN18
ddata_w[1] => Mux3.IN18
ddata_w[1] => Mux4.IN18
ddata_w[1] => Mux5.IN18
ddata_w[1] => Mux6.IN18
ddata_w[1] => raw_data.DATAB
ddata_w[2] => Mux0.IN17
ddata_w[2] => Mux1.IN17
ddata_w[2] => Mux2.IN17
ddata_w[2] => Mux3.IN17
ddata_w[2] => Mux4.IN17
ddata_w[2] => Mux5.IN17
ddata_w[2] => Mux6.IN17
ddata_w[2] => raw_data.DATAB
ddata_w[3] => Mux0.IN16
ddata_w[3] => Mux1.IN16
ddata_w[3] => Mux2.IN16
ddata_w[3] => Mux3.IN16
ddata_w[3] => Mux4.IN16
ddata_w[3] => Mux5.IN16
ddata_w[3] => Mux6.IN16
ddata_w[3] => raw_data.DATAB
ddata_w[4] => Mux7.IN19
ddata_w[4] => Mux8.IN19
ddata_w[4] => Mux9.IN19
ddata_w[4] => Mux10.IN19
ddata_w[4] => Mux11.IN19
ddata_w[4] => Mux12.IN19
ddata_w[4] => Mux13.IN19
ddata_w[4] => raw_data.DATAB
ddata_w[5] => Mux7.IN18
ddata_w[5] => Mux8.IN18
ddata_w[5] => Mux9.IN18
ddata_w[5] => Mux10.IN18
ddata_w[5] => Mux11.IN18
ddata_w[5] => Mux12.IN18
ddata_w[5] => Mux13.IN18
ddata_w[5] => raw_data.DATAB
ddata_w[6] => Mux7.IN17
ddata_w[6] => Mux8.IN17
ddata_w[6] => Mux9.IN17
ddata_w[6] => Mux10.IN17
ddata_w[6] => Mux11.IN17
ddata_w[6] => Mux12.IN17
ddata_w[6] => Mux13.IN17
ddata_w[6] => raw_data.DATAB
ddata_w[7] => Mux7.IN16
ddata_w[7] => Mux8.IN16
ddata_w[7] => Mux9.IN16
ddata_w[7] => Mux10.IN16
ddata_w[7] => Mux11.IN16
ddata_w[7] => Mux12.IN16
ddata_w[7] => Mux13.IN16
ddata_w[7] => raw_data.DATAB
ddata_w[8] => Mux14.IN19
ddata_w[8] => Mux15.IN19
ddata_w[8] => Mux16.IN19
ddata_w[8] => Mux17.IN19
ddata_w[8] => Mux18.IN19
ddata_w[8] => Mux19.IN19
ddata_w[8] => Mux20.IN19
ddata_w[8] => raw_data.DATAB
ddata_w[9] => Mux14.IN18
ddata_w[9] => Mux15.IN18
ddata_w[9] => Mux16.IN18
ddata_w[9] => Mux17.IN18
ddata_w[9] => Mux18.IN18
ddata_w[9] => Mux19.IN18
ddata_w[9] => Mux20.IN18
ddata_w[9] => raw_data.DATAB
ddata_w[10] => Mux14.IN17
ddata_w[10] => Mux15.IN17
ddata_w[10] => Mux16.IN17
ddata_w[10] => Mux17.IN17
ddata_w[10] => Mux18.IN17
ddata_w[10] => Mux19.IN17
ddata_w[10] => Mux20.IN17
ddata_w[10] => raw_data.DATAB
ddata_w[11] => Mux14.IN16
ddata_w[11] => Mux15.IN16
ddata_w[11] => Mux16.IN16
ddata_w[11] => Mux17.IN16
ddata_w[11] => Mux18.IN16
ddata_w[11] => Mux19.IN16
ddata_w[11] => Mux20.IN16
ddata_w[11] => raw_data.DATAB
ddata_w[12] => Mux21.IN19
ddata_w[12] => Mux22.IN19
ddata_w[12] => Mux23.IN19
ddata_w[12] => Mux24.IN19
ddata_w[12] => Mux25.IN19
ddata_w[12] => Mux26.IN19
ddata_w[12] => Mux27.IN19
ddata_w[12] => raw_data.DATAB
ddata_w[13] => Mux21.IN18
ddata_w[13] => Mux22.IN18
ddata_w[13] => Mux23.IN18
ddata_w[13] => Mux24.IN18
ddata_w[13] => Mux25.IN18
ddata_w[13] => Mux26.IN18
ddata_w[13] => Mux27.IN18
ddata_w[13] => raw_data.DATAB
ddata_w[14] => Mux21.IN17
ddata_w[14] => Mux22.IN17
ddata_w[14] => Mux23.IN17
ddata_w[14] => Mux24.IN17
ddata_w[14] => Mux25.IN17
ddata_w[14] => Mux26.IN17
ddata_w[14] => Mux27.IN17
ddata_w[14] => raw_data.DATAB
ddata_w[15] => Mux21.IN16
ddata_w[15] => Mux22.IN16
ddata_w[15] => Mux23.IN16
ddata_w[15] => Mux24.IN16
ddata_w[15] => Mux25.IN16
ddata_w[15] => Mux26.IN16
ddata_w[15] => Mux27.IN16
ddata_w[15] => raw_data.DATAB
ddata_w[16] => Mux28.IN19
ddata_w[16] => Mux29.IN19
ddata_w[16] => Mux30.IN19
ddata_w[16] => Mux31.IN19
ddata_w[16] => Mux32.IN19
ddata_w[16] => Mux33.IN19
ddata_w[16] => Mux34.IN19
ddata_w[16] => raw_data.DATAB
ddata_w[17] => Mux28.IN18
ddata_w[17] => Mux29.IN18
ddata_w[17] => Mux30.IN18
ddata_w[17] => Mux31.IN18
ddata_w[17] => Mux32.IN18
ddata_w[17] => Mux33.IN18
ddata_w[17] => Mux34.IN18
ddata_w[17] => raw_data.DATAB
ddata_w[18] => Mux28.IN17
ddata_w[18] => Mux29.IN17
ddata_w[18] => Mux30.IN17
ddata_w[18] => Mux31.IN17
ddata_w[18] => Mux32.IN17
ddata_w[18] => Mux33.IN17
ddata_w[18] => Mux34.IN17
ddata_w[18] => raw_data.DATAB
ddata_w[19] => Mux28.IN16
ddata_w[19] => Mux29.IN16
ddata_w[19] => Mux30.IN16
ddata_w[19] => Mux31.IN16
ddata_w[19] => Mux32.IN16
ddata_w[19] => Mux33.IN16
ddata_w[19] => Mux34.IN16
ddata_w[19] => raw_data.DATAB
ddata_w[20] => Mux35.IN19
ddata_w[20] => Mux36.IN19
ddata_w[20] => Mux37.IN19
ddata_w[20] => Mux38.IN19
ddata_w[20] => Mux39.IN19
ddata_w[20] => Mux40.IN19
ddata_w[20] => Mux41.IN19
ddata_w[20] => raw_data.DATAB
ddata_w[21] => Mux35.IN18
ddata_w[21] => Mux36.IN18
ddata_w[21] => Mux37.IN18
ddata_w[21] => Mux38.IN18
ddata_w[21] => Mux39.IN18
ddata_w[21] => Mux40.IN18
ddata_w[21] => Mux41.IN18
ddata_w[21] => raw_data.DATAB
ddata_w[22] => Mux35.IN17
ddata_w[22] => Mux36.IN17
ddata_w[22] => Mux37.IN17
ddata_w[22] => Mux38.IN17
ddata_w[22] => Mux39.IN17
ddata_w[22] => Mux40.IN17
ddata_w[22] => Mux41.IN17
ddata_w[22] => raw_data.DATAB
ddata_w[23] => Mux35.IN16
ddata_w[23] => Mux36.IN16
ddata_w[23] => Mux37.IN16
ddata_w[23] => Mux38.IN16
ddata_w[23] => Mux39.IN16
ddata_w[23] => Mux40.IN16
ddata_w[23] => Mux41.IN16
ddata_w[23] => raw_data.DATAB
ddata_w[24] => Mux42.IN19
ddata_w[24] => Mux43.IN19
ddata_w[24] => Mux44.IN19
ddata_w[24] => Mux45.IN19
ddata_w[24] => Mux46.IN19
ddata_w[24] => Mux47.IN19
ddata_w[24] => Mux48.IN19
ddata_w[24] => raw_data.DATAB
ddata_w[25] => Mux42.IN18
ddata_w[25] => Mux43.IN18
ddata_w[25] => Mux44.IN18
ddata_w[25] => Mux45.IN18
ddata_w[25] => Mux46.IN18
ddata_w[25] => Mux47.IN18
ddata_w[25] => Mux48.IN18
ddata_w[25] => raw_data.DATAB
ddata_w[26] => Mux42.IN17
ddata_w[26] => Mux43.IN17
ddata_w[26] => Mux44.IN17
ddata_w[26] => Mux45.IN17
ddata_w[26] => Mux46.IN17
ddata_w[26] => Mux47.IN17
ddata_w[26] => Mux48.IN17
ddata_w[26] => raw_data.DATAB
ddata_w[27] => Mux42.IN16
ddata_w[27] => Mux43.IN16
ddata_w[27] => Mux44.IN16
ddata_w[27] => Mux45.IN16
ddata_w[27] => Mux46.IN16
ddata_w[27] => Mux47.IN16
ddata_w[27] => Mux48.IN16
ddata_w[27] => raw_data.DATAB
ddata_w[28] => Mux49.IN19
ddata_w[28] => Mux50.IN19
ddata_w[28] => Mux51.IN19
ddata_w[28] => Mux52.IN19
ddata_w[28] => Mux53.IN19
ddata_w[28] => Mux54.IN19
ddata_w[28] => Mux55.IN19
ddata_w[28] => raw_data.DATAB
ddata_w[29] => Mux49.IN18
ddata_w[29] => Mux50.IN18
ddata_w[29] => Mux51.IN18
ddata_w[29] => Mux52.IN18
ddata_w[29] => Mux53.IN18
ddata_w[29] => Mux54.IN18
ddata_w[29] => Mux55.IN18
ddata_w[29] => raw_data.DATAB
ddata_w[30] => Mux49.IN17
ddata_w[30] => Mux50.IN17
ddata_w[30] => Mux51.IN17
ddata_w[30] => Mux52.IN17
ddata_w[30] => Mux53.IN17
ddata_w[30] => Mux54.IN17
ddata_w[30] => Mux55.IN17
ddata_w[30] => raw_data.DATAB
ddata_w[31] => Mux49.IN16
ddata_w[31] => Mux50.IN16
ddata_w[31] => Mux51.IN16
ddata_w[31] => Mux52.IN16
ddata_w[31] => Mux53.IN16
ddata_w[31] => Mux54.IN16
ddata_w[31] => Mux55.IN16
ddata_w[31] => raw_data.DATAB
ddata_r[0] <= ddata_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[1] <= ddata_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[2] <= ddata_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[3] <= ddata_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[4] <= ddata_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[5] <= ddata_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[6] <= ddata_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[7] <= ddata_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[8] <= ddata_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[9] <= ddata_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[10] <= ddata_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[11] <= ddata_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[12] <= ddata_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[13] <= ddata_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[14] <= ddata_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[15] <= ddata_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[16] <= ddata_r[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[17] <= ddata_r[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[18] <= ddata_r[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[19] <= ddata_r[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[20] <= ddata_r[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[21] <= ddata_r[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[22] <= ddata_r[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[23] <= ddata_r[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[24] <= ddata_r[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[25] <= ddata_r[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[26] <= ddata_r[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[27] <= ddata_r[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[28] <= ddata_r[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[29] <= ddata_r[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[30] <= ddata_r[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddata_r[31] <= ddata_r[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_we => process_1.IN1
d_rd => process_0.IN1
dcsel[0] => Equal0.IN0
dcsel[1] => Equal0.IN1
dmask[0] => ~NO_FANOUT~
dmask[1] => ~NO_FANOUT~
dmask[2] => ~NO_FANOUT~
dmask[3] => ~NO_FANOUT~
hex0[0] <= hex0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= hex0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= hex0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= hex0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= hex0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= hex0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[6] <= hex0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[7] <= hex0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[0] <= hex1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= hex1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[2] <= hex1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= hex1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= hex1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= hex1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[6] <= hex1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[7] <= hex1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[0] <= hex2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[1] <= hex2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[2] <= hex2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[3] <= hex2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[4] <= hex2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[5] <= hex2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[6] <= hex2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[7] <= hex2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[0] <= hex3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[1] <= hex3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[2] <= hex3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[3] <= hex3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[4] <= hex3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[5] <= hex3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[6] <= hex3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[7] <= hex3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[0] <= hex4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[1] <= hex4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[2] <= hex4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[3] <= hex4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[4] <= hex4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[5] <= hex4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[6] <= hex4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[7] <= hex4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[0] <= hex5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[1] <= hex5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[2] <= hex5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[3] <= hex5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[4] <= hex5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[5] <= hex5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[6] <= hex5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[7] <= hex5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[0] <= hex6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[1] <= hex6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[2] <= hex6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[3] <= hex6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[4] <= hex6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[5] <= hex6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[6] <= hex6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[7] <= hex6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[0] <= hex7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[1] <= hex7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[2] <= hex7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[3] <= hex7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[4] <= hex7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[5] <= hex7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[6] <= hex7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[7] <= hex7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


