{
  "design": {
    "design_info": {
      "boundary_crc": "0xD20FE1F29BD3B8D5",
      "device": "xc7a200tfbg676-2",
      "name": "tanlabs_speed_tester",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_ethernet_clock_w_0": "",
      "sfp_led_concat": "",
      "axi_ethernet_support": {
        "axi_eth_support_resets": "",
        "axi_eth_support_clocking": "",
        "axi_eth_support_gt_common": ""
      },
      "mmcm_ponylink": "",
      "board_led_concat": "",
      "axi_ethernet_clocking": "",
      "spf_rx_los_splitter": "",
      "xlconstant_1": "",
      "ponylink_ctrl": "",
      "control_signal_mapper": "",
      "xlconstant_2": "",
      "reset_sync_eth": "",
      "control_start_splitter": "",
      "control_stop_splitter": "",
      "port_config_splitter": "",
      "gen_ready_concat": "",
      "check_ready_concat": "",
      "result_concat": "",
      "test_logic_port_1": "",
      "test_logic_port_2": "",
      "test_logic_port_3": "",
      "test_logic_port_0": "",
      "control_signal_ix": {
        "s00_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        }
      },
      "eth_reset_n": "",
      "test_controller": ""
    },
    "interface_ports": {
      "sfp_port_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
      },
      "sfp_port_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
      },
      "sfp_port_2": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
      },
      "sfp_port_3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
      }
    },
    "ports": {
      "ponylink_port_0": {
        "type": "data",
        "direction": "IO",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ponylink_port_1": {
        "type": "data",
        "direction": "IO",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ponylink_port_2": {
        "type": "data",
        "direction": "IO",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ponylink_port_3": {
        "type": "data",
        "direction": "IO",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ponylink_ctrl": {
        "type": "data",
        "direction": "IO",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "sfp_rx_los": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "sfp_led": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "8",
            "value_src": "default"
          }
        }
      },
      "gtrefclk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "tanlabs_speed_tester_gtrefclk_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "gtrefclk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "tanlabs_speed_tester_gtrefclk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_50M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "tanlabs_speed_tester_clk_50M",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "leds": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "8",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_ethernet_clock_w_0": {
        "vlnv": "harrychen.xyz:user:axi_ethernet_clock_wrapper:1.0",
        "xci_name": "tanlabs_speed_tester_axi_ethernet_clock_w_0_0"
      },
      "sfp_led_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "tanlabs_speed_tester_sfp_led_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "axi_ethernet_support": {
        "ports": {
          "pma_reset_in": {
            "direction": "O"
          },
          "locked": {
            "direction": "O"
          },
          "gt0_lockdetclk_in": {
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "gtrefclk_p": {
            "type": "clk",
            "direction": "I"
          },
          "gtrefclk_n": {
            "type": "clk",
            "direction": "I"
          },
          "txoutclk": {
            "direction": "I"
          },
          "rxoutclk": {
            "direction": "I"
          },
          "userclk": {
            "direction": "O"
          },
          "userclk2": {
            "direction": "O"
          },
          "rxuserclk": {
            "direction": "O"
          },
          "rxuserclk2": {
            "direction": "O"
          },
          "gt0_gtrefclk0_in": {
            "direction": "O"
          },
          "gtref_clk_bufg": {
            "direction": "O"
          },
          "gt0_pll0outclk": {
            "direction": "O"
          },
          "gt0_pll0outrefclk": {
            "direction": "O"
          },
          "gt0_pll1outclk": {
            "direction": "O"
          },
          "gt0_pll1outrefclk": {
            "direction": "O"
          },
          "gt0_pll0lock_out": {
            "direction": "O"
          },
          "gt0_pll0refclklost_out": {
            "direction": "O"
          },
          "gt0_pll0reset_in": {
            "direction": "I"
          }
        },
        "components": {
          "axi_eth_support_resets": {
            "vlnv": "xilinx.com:module_ref:axi_ethernet_0_support_resets:1.0",
            "xci_name": "tanlabs_speed_tester_axi_eth_support_resets_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_ethernet_0_support_resets",
              "boundary_crc": "0x0"
            },
            "ports": {
              "mmcm_rst_out": {
                "direction": "O"
              },
              "pma_reset": {
                "type": "rst",
                "direction": "O"
              },
              "locked": {
                "direction": "I"
              },
              "ref_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "axi_eth_support_clocking": {
            "vlnv": "xilinx.com:module_ref:axi_ethernet_0_support_clocks:1.0",
            "xci_name": "tanlabs_speed_tester_axi_eth_support_clocking_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_ethernet_0_support_clocks",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "user_axi_ethernet_clocks_resets": {
                "mode": "Slave",
                "vlnv": "harrychen.xyz:user:axi_ethernet_clocks_resets_rtl:1.0",
                "port_maps": {
                  "rxuserclk": {
                    "physical_name": "rxuserclk",
                    "direction": "O"
                  },
                  "rxuserclk2": {
                    "physical_name": "rxuserclk2",
                    "direction": "O"
                  },
                  "userclk": {
                    "physical_name": "userclk",
                    "direction": "O"
                  },
                  "userclk2": {
                    "physical_name": "userclk2",
                    "direction": "O"
                  },
                  "gtref_clk": {
                    "physical_name": "gtref_clk",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "mgt_clk_p": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "tanlabs_speed_tester_gtrefclk_p",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "mgt_clk_n": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "tanlabs_speed_tester_gtrefclk_n",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "txoutclk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "tanlabs_speed_tester_test_logic_single_po_0_0_txoutclk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "62500000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "const_prop"
                  }
                }
              },
              "rxoutclk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "tanlabs_speed_tester_test_logic_single_po_0_0_rxoutclk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "62500000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "const_prop"
                  }
                }
              },
              "gtref_clk_bufg": {
                "direction": "O"
              },
              "locked": {
                "direction": "O"
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              }
            }
          },
          "axi_eth_support_gt_common": {
            "vlnv": "xilinx.com:module_ref:axi_ethernet_0_support_gt_common:1.0",
            "xci_name": "tanlabs_speed_tester_axi_eth_support_gt_common_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_ethernet_0_support_gt_common",
              "boundary_crc": "0x0"
            },
            "ports": {
              "gt0_pll0outclk": {
                "direction": "O"
              },
              "gt0_pll0outrefclk": {
                "direction": "O"
              },
              "gt0_pll1outclk": {
                "direction": "O"
              },
              "gt0_pll1outrefclk": {
                "direction": "O"
              },
              "gt0_pll0lock_out": {
                "direction": "O"
              },
              "gt0_pll0refclklost_out": {
                "direction": "O"
              },
              "gt0_pll0reset_in": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "pma_reset_in": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "gt0_lockdetclk_in": {
                "direction": "I"
              },
              "gt0_gtrefclk0_in": {
                "direction": "I"
              }
            }
          }
        },
        "nets": {
          "axi_ethernet_0_suppo_0_mmcm_rst_out": {
            "ports": [
              "axi_eth_support_resets/mmcm_rst_out",
              "axi_eth_support_clocking/reset"
            ]
          },
          "axi_ethernet_0_suppo_0_pma_reset": {
            "ports": [
              "axi_eth_support_resets/pma_reset",
              "pma_reset_in",
              "axi_eth_support_gt_common/pma_reset_in"
            ]
          },
          "axi_ethernet_0_suppo_0_locked": {
            "ports": [
              "axi_eth_support_clocking/locked",
              "locked",
              "axi_eth_support_resets/locked"
            ]
          },
          "Net4": {
            "ports": [
              "gt0_lockdetclk_in",
              "axi_eth_support_gt_common/gt0_lockdetclk_in",
              "axi_eth_support_resets/ref_clk"
            ]
          },
          "Net5": {
            "ports": [
              "resetn",
              "axi_eth_support_resets/resetn"
            ]
          },
          "gtrefclk_p_1": {
            "ports": [
              "gtrefclk_p",
              "axi_eth_support_clocking/mgt_clk_p"
            ]
          },
          "gtrefclk_n_1": {
            "ports": [
              "gtrefclk_n",
              "axi_eth_support_clocking/mgt_clk_n"
            ]
          },
          "test_logic_single_po_0_txoutclk": {
            "ports": [
              "txoutclk",
              "axi_eth_support_clocking/txoutclk"
            ]
          },
          "test_logic_single_po_0_rxoutclk": {
            "ports": [
              "rxoutclk",
              "axi_eth_support_clocking/rxoutclk"
            ]
          },
          "axi_ethernet_0_suppo_0_userclk": {
            "ports": [
              "axi_eth_support_clocking/userclk",
              "userclk"
            ]
          },
          "axi_ethernet_0_suppo_0_userclk2": {
            "ports": [
              "axi_eth_support_clocking/userclk2",
              "userclk2"
            ]
          },
          "axi_ethernet_0_suppo_0_rxuserclk": {
            "ports": [
              "axi_eth_support_clocking/rxuserclk",
              "rxuserclk"
            ]
          },
          "axi_ethernet_0_suppo_0_rxuserclk2": {
            "ports": [
              "axi_eth_support_clocking/rxuserclk2",
              "rxuserclk2"
            ]
          },
          "axi_ethernet_0_suppo_0_gtref_clk": {
            "ports": [
              "axi_eth_support_clocking/gtref_clk",
              "gt0_gtrefclk0_in",
              "axi_eth_support_gt_common/gt0_gtrefclk0_in"
            ]
          },
          "axi_ethernet_0_suppo_0_gtref_clk_bufg": {
            "ports": [
              "axi_eth_support_clocking/gtref_clk_bufg",
              "gtref_clk_bufg"
            ]
          },
          "axi_ethernet_0_suppo_0_gt0_pll0outclk": {
            "ports": [
              "axi_eth_support_gt_common/gt0_pll0outclk",
              "gt0_pll0outclk"
            ]
          },
          "axi_ethernet_0_suppo_0_gt0_pll0outrefclk": {
            "ports": [
              "axi_eth_support_gt_common/gt0_pll0outrefclk",
              "gt0_pll0outrefclk"
            ]
          },
          "axi_ethernet_0_suppo_0_gt0_pll1outclk": {
            "ports": [
              "axi_eth_support_gt_common/gt0_pll1outclk",
              "gt0_pll1outclk"
            ]
          },
          "axi_ethernet_0_suppo_0_gt0_pll1outrefclk": {
            "ports": [
              "axi_eth_support_gt_common/gt0_pll1outrefclk",
              "gt0_pll1outrefclk"
            ]
          },
          "axi_ethernet_0_suppo_0_gt0_pll0lock_out": {
            "ports": [
              "axi_eth_support_gt_common/gt0_pll0lock_out",
              "gt0_pll0lock_out"
            ]
          },
          "axi_ethernet_0_suppo_0_gt0_pll0refclklost_out": {
            "ports": [
              "axi_eth_support_gt_common/gt0_pll0refclklost_out",
              "gt0_pll0refclklost_out"
            ]
          },
          "test_logic_single_po_0_gt0_pll0reset_out": {
            "ports": [
              "gt0_pll0reset_in",
              "axi_eth_support_gt_common/gt0_pll0reset_in"
            ]
          }
        }
      },
      "mmcm_ponylink": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "tanlabs_speed_tester_mmcm_ponylink_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "233.986"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "144.334"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "40.000"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_JITTER": {
            "value": "167.571"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "144.334"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "160.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "142.107"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_JITTER": {
            "value": "204.383"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLKOUT5_JITTER": {
            "value": "146.458"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT5_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_40M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_160M"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "16.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          }
        }
      },
      "board_led_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "tanlabs_speed_tester_board_led_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "axi_ethernet_clocking": {
        "vlnv": "xilinx.com:module_ref:axi_ethernet_0_clocks_resets:1.0",
        "xci_name": "tanlabs_speed_tester_axi_ethernet_clocking_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_ethernet_0_clocks_resets",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "tanlabs_speed_tester_clk_50M",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "soft_rst": {
            "type": "rst",
            "direction": "I"
          },
          "mmcm_locked_out": {
            "direction": "O"
          },
          "axi_lite_resetn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "axis_rstn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "sys_out_rst": {
            "type": "rst",
            "direction": "O"
          },
          "gtx_clk_bufg": {
            "direction": "O"
          },
          "ref_clk_bufg": {
            "direction": "O"
          },
          "ref_clk_50_bufg": {
            "direction": "O"
          },
          "axis_clk_bufg": {
            "direction": "O"
          },
          "axi_lite_clk_bufg": {
            "direction": "O"
          }
        }
      },
      "spf_rx_los_splitter": {
        "vlnv": "xilinx.com:module_ref:four_way_splitter:1.0",
        "xci_name": "tanlabs_speed_tester_spf_rx_los_splitter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "four_way_splitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "din": {
            "direction": "I",
            "left": "3",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "dout_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "tanlabs_speed_tester_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "ponylink_ctrl": {
        "vlnv": "clifford.at:cliffordwolf:ponylink_slave:1.0",
        "xci_name": "tanlabs_speed_tester_ponylink_ctrl_0",
        "parameters": {
          "MASTER_TIMINGS": {
            "value": "0x07060402010907050301"
          },
          "SLAVE_TIMINGS": {
            "value": "0x0f0c0905020b09060301"
          },
          "TDATA_WIDTH": {
            "value": "8"
          }
        }
      },
      "control_signal_mapper": {
        "vlnv": "xilinx.com:ip:axi_mm2s_mapper:1.1",
        "xci_name": "tanlabs_speed_tester_control_signal_mapper_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "INTERFACES": {
            "value": "M_AXI"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "tanlabs_speed_tester_xlconstant_2_0"
      },
      "reset_sync_eth": {
        "vlnv": "xilinx.com:module_ref:axi_ethernet_0_reset_sync:1.0",
        "xci_name": "tanlabs_speed_tester_reset_sync_eth_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_ethernet_0_reset_sync",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "reset_out": {
            "type": "rst",
            "direction": "O"
          }
        }
      },
      "control_start_splitter": {
        "vlnv": "xilinx.com:module_ref:four_way_splitter:1.0",
        "xci_name": "tanlabs_speed_tester_control_start_splitter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "four_way_splitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "din": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "dout_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "control_stop_splitter": {
        "vlnv": "xilinx.com:module_ref:four_way_splitter:1.0",
        "xci_name": "tanlabs_speed_tester_control_stop_splitter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "four_way_splitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "din": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "dout_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "port_config_splitter": {
        "vlnv": "xilinx.com:module_ref:four_way_splitter:1.0",
        "xci_name": "tanlabs_speed_tester_port_config_splitter_0",
        "parameters": {
          "LENGTH": {
            "value": "1024"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "four_way_splitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "din": {
            "direction": "I",
            "left": "1023",
            "right": "0"
          },
          "dout_1": {
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "dout_2": {
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "dout_3": {
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "dout_4": {
            "direction": "O",
            "left": "255",
            "right": "0"
          }
        }
      },
      "gen_ready_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "tanlabs_speed_tester_gen_ready_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "check_ready_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "tanlabs_speed_tester_check_ready_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "result_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "tanlabs_speed_tester_result_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "test_logic_port_1": {
        "vlnv": "harrychen.xyz:user:test_logic_single_port:1.05",
        "xci_name": "tanlabs_speed_tester_test_logic_port_0_0"
      },
      "test_logic_port_2": {
        "vlnv": "harrychen.xyz:user:test_logic_single_port:1.05",
        "xci_name": "tanlabs_speed_tester_test_logic_port_0_1"
      },
      "test_logic_port_3": {
        "vlnv": "harrychen.xyz:user:test_logic_single_port:1.05",
        "xci_name": "tanlabs_speed_tester_test_logic_port_0_2"
      },
      "test_logic_port_0": {
        "vlnv": "harrychen.xyz:user:test_logic_single_port:1.05",
        "xci_name": "tanlabs_speed_tester_test_logic_single_po_0_0"
      },
      "control_signal_ix": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "tanlabs_speed_tester_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "tanlabs_speed_tester_auto_cc_0"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "tanlabs_speed_tester_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "control_signal_ix_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_control_signal_ix": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "control_signal_ix_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "control_signal_ix_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "eth_reset_n": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "tanlabs_speed_tester_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "test_controller": {
        "vlnv": "xilinx.com:module_ref:speed_test_controller:1.0",
        "xci_name": "tanlabs_speed_tester_test_controller_0",
        "parameters": {
          "C_S_AXI_ADDR_WIDTH": {
            "value": "12"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "speed_test_controller",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "12",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "gen_ready": {
            "direction": "I",
            "left": "3",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "4",
                "value_src": "ip_prop"
              }
            }
          },
          "check_ready": {
            "direction": "I",
            "left": "3",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "4",
                "value_src": "ip_prop"
              }
            }
          },
          "check_results": {
            "direction": "I",
            "left": "511",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "512",
                "value_src": "ip_prop"
              }
            }
          },
          "start": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "stop": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "port_config": {
            "direction": "O",
            "left": "1023",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "test_logic_single_po_0_sfp": {
        "interface_ports": [
          "sfp_port_0",
          "test_logic_port_0/sfp"
        ]
      },
      "test_logic_port_2_sfp": {
        "interface_ports": [
          "sfp_port_2",
          "test_logic_port_2/sfp"
        ]
      },
      "axi_mm2s_mapper_0_M_AXIS": {
        "interface_ports": [
          "control_signal_mapper/M_AXIS",
          "ponylink_ctrl/axis_in"
        ]
      },
      "test_logic_port_1_sfp": {
        "interface_ports": [
          "sfp_port_1",
          "test_logic_port_1/sfp"
        ]
      },
      "axi_ethernet_clock_w_0_clocks_out": {
        "interface_ports": [
          "axi_ethernet_clock_w_0/clocks_out",
          "test_logic_port_1/eth_clks",
          "test_logic_port_2/eth_clks",
          "test_logic_port_3/eth_clks",
          "test_logic_port_0/eth_clks"
        ]
      },
      "ponylink_to_zynq_axis_out": {
        "interface_ports": [
          "ponylink_ctrl/axis_out",
          "control_signal_mapper/S_AXIS"
        ]
      },
      "test_logic_port_3_sfp": {
        "interface_ports": [
          "sfp_port_3",
          "test_logic_port_3/sfp"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "control_signal_ix/M00_AXI",
          "test_controller/S_AXI"
        ]
      },
      "control_signal_mapper_M_AXI": {
        "interface_ports": [
          "control_signal_mapper/M_AXI",
          "control_signal_ix/S00_AXI"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "ponylink_port_0",
          "test_logic_port_0/ponylink_data"
        ]
      },
      "sfp_rx_los_1": {
        "ports": [
          "sfp_rx_los",
          "spf_rx_los_splitter/din"
        ]
      },
      "four_way_splitter_0_dout_1": {
        "ports": [
          "spf_rx_los_splitter/dout_1",
          "test_logic_port_0/sfp_rx_los"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "sfp_led_concat/dout",
          "sfp_led"
        ]
      },
      "axi_ethernet_0_suppo_0_gt0_pll0outclk": {
        "ports": [
          "axi_ethernet_support/gt0_pll0outclk",
          "axi_ethernet_clock_w_0/_gt0_pll0outclk_in"
        ]
      },
      "axi_ethernet_0_suppo_0_gt0_pll0outrefclk": {
        "ports": [
          "axi_ethernet_support/gt0_pll0outrefclk",
          "axi_ethernet_clock_w_0/_gt0_pll0outrefclk_in"
        ]
      },
      "axi_ethernet_0_suppo_0_gt0_pll1outclk": {
        "ports": [
          "axi_ethernet_support/gt0_pll1outclk",
          "axi_ethernet_clock_w_0/_gt0_pll1outclk_in"
        ]
      },
      "axi_ethernet_0_suppo_0_gt0_pll1outrefclk": {
        "ports": [
          "axi_ethernet_support/gt0_pll1outrefclk",
          "axi_ethernet_clock_w_0/_gt0_pll1outrefclk_in"
        ]
      },
      "axi_ethernet_0_suppo_0_gt0_pll0lock_out": {
        "ports": [
          "axi_ethernet_support/gt0_pll0lock_out",
          "axi_ethernet_clock_w_0/_gt0_pll0lock_in"
        ]
      },
      "axi_ethernet_0_suppo_0_gt0_pll0refclklost_out": {
        "ports": [
          "axi_ethernet_support/gt0_pll0refclklost_out",
          "axi_ethernet_clock_w_0/_gt0_pll0refclklost_in"
        ]
      },
      "axi_ethernet_0_suppo_0_userclk": {
        "ports": [
          "axi_ethernet_support/userclk",
          "axi_ethernet_clock_w_0/_userclk"
        ]
      },
      "axi_ethernet_0_suppo_0_userclk2": {
        "ports": [
          "axi_ethernet_support/userclk2",
          "axi_ethernet_clock_w_0/_userclk2",
          "reset_sync_eth/clk",
          "control_signal_ix/ACLK",
          "control_signal_ix/M00_ACLK",
          "test_controller/clk"
        ]
      },
      "axi_ethernet_0_suppo_0_rxuserclk": {
        "ports": [
          "axi_ethernet_support/rxuserclk",
          "axi_ethernet_clock_w_0/_rxuserclk"
        ]
      },
      "axi_ethernet_0_suppo_0_rxuserclk2": {
        "ports": [
          "axi_ethernet_support/rxuserclk2",
          "axi_ethernet_clock_w_0/_rxuserclk2"
        ]
      },
      "axi_ethernet_0_suppo_0_gtref_clk": {
        "ports": [
          "axi_ethernet_support/gt0_gtrefclk0_in",
          "axi_ethernet_clock_w_0/_gtref_clk"
        ]
      },
      "axi_ethernet_0_suppo_0_gtref_clk_bufg": {
        "ports": [
          "axi_ethernet_support/gtref_clk_bufg",
          "axi_ethernet_clock_w_0/_gtref_clk_buf"
        ]
      },
      "axi_ethernet_0_suppo_0_locked": {
        "ports": [
          "axi_ethernet_support/locked",
          "axi_ethernet_clock_w_0/_mmcm_locked"
        ]
      },
      "axi_ethernet_0_suppo_0_pma_reset": {
        "ports": [
          "axi_ethernet_support/pma_reset_in",
          "axi_ethernet_clock_w_0/_pma_reset"
        ]
      },
      "Net4": {
        "ports": [
          "axi_ethernet_clocking/ref_clk_bufg",
          "axi_ethernet_clock_w_0/_ref_clk",
          "axi_ethernet_support/gt0_lockdetclk_in"
        ]
      },
      "gtrefclk_p_1": {
        "ports": [
          "gtrefclk_p",
          "axi_ethernet_support/gtrefclk_p"
        ]
      },
      "gtrefclk_n_1": {
        "ports": [
          "gtrefclk_n",
          "axi_ethernet_support/gtrefclk_n"
        ]
      },
      "Net5": {
        "ports": [
          "axi_ethernet_clocking/axi_lite_resetn",
          "axi_ethernet_clock_w_0/_s_axi_lite_resetn",
          "axi_ethernet_support/resetn"
        ]
      },
      "test_logic_single_po_0_gt0_pll0reset_out": {
        "ports": [
          "test_logic_port_0/gt0_pll0reset_out",
          "axi_ethernet_support/gt0_pll0reset_in"
        ]
      },
      "test_logic_single_po_0_txoutclk": {
        "ports": [
          "test_logic_port_0/txoutclk",
          "axi_ethernet_support/txoutclk"
        ]
      },
      "clk_ponylink_clk_40M": {
        "ports": [
          "mmcm_ponylink/clk_40M",
          "ponylink_ctrl/clk",
          "control_signal_mapper/aclk",
          "test_logic_port_1/clk_40M",
          "test_logic_port_2/clk_40M",
          "test_logic_port_3/clk_40M",
          "test_logic_port_0/clk_40M",
          "control_signal_ix/S00_ACLK"
        ]
      },
      "clk_ponylink_clk_160M": {
        "ports": [
          "mmcm_ponylink/clk_160M",
          "ponylink_ctrl/clk4",
          "test_logic_port_1/clk_160M",
          "test_logic_port_2/clk_160M",
          "test_logic_port_3/clk_160M",
          "test_logic_port_0/clk_160M"
        ]
      },
      "clk_50M_1": {
        "ports": [
          "clk_50M",
          "axi_ethernet_clocking/clk_in"
        ]
      },
      "axi_ethernet_0_clock_0_sys_out_rst": {
        "ports": [
          "axi_ethernet_clocking/sys_out_rst",
          "axi_ethernet_clock_w_0/_glbl_rst",
          "reset_sync_eth/reset_in"
        ]
      },
      "axi_ethernet_0_clock_0_axi_lite_clk_bufg": {
        "ports": [
          "axi_ethernet_clocking/axi_lite_clk_bufg",
          "axi_ethernet_clock_w_0/_s_axi_lite_clk"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "mmcm_ponylink/reset",
          "axi_ethernet_clocking/sys_rst"
        ]
      },
      "board_led_concat_dout": {
        "ports": [
          "board_led_concat/dout",
          "leds"
        ]
      },
      "axi_ethernet_clocking_ref_clk_50_bufg": {
        "ports": [
          "axi_ethernet_clocking/ref_clk_50_bufg",
          "mmcm_ponylink/clk_in1"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "axi_ethernet_clocking/soft_rst"
        ]
      },
      "Net6": {
        "ports": [
          "ponylink_ctrl",
          "ponylink_ctrl/data_pin"
        ]
      },
      "ponylink_to_zynq_resetn_out": {
        "ports": [
          "ponylink_ctrl/resetn_out",
          "control_signal_mapper/aresetn",
          "control_signal_ix/S00_ARESETN"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "ponylink_ctrl/gpio_i"
        ]
      },
      "axi_ethernet_0_reset_0_reset_out": {
        "ports": [
          "reset_sync_eth/reset_out",
          "eth_reset_n/Op1",
          "test_controller/rst"
        ]
      },
      "test_controller_start": {
        "ports": [
          "test_controller/start",
          "control_start_splitter/din"
        ]
      },
      "test_controller_stop": {
        "ports": [
          "test_controller/stop",
          "control_stop_splitter/din"
        ]
      },
      "gen_ready_concat_dout": {
        "ports": [
          "gen_ready_concat/dout",
          "test_controller/gen_ready"
        ]
      },
      "check_ready_concat_dout": {
        "ports": [
          "check_ready_concat/dout",
          "test_controller/check_ready"
        ]
      },
      "result_concat_dout": {
        "ports": [
          "result_concat/dout",
          "test_controller/check_results"
        ]
      },
      "test_controller_port_config": {
        "ports": [
          "test_controller/port_config",
          "port_config_splitter/din"
        ]
      },
      "Net1": {
        "ports": [
          "ponylink_port_3",
          "test_logic_port_3/ponylink_data"
        ]
      },
      "Net2": {
        "ports": [
          "ponylink_port_2",
          "test_logic_port_2/ponylink_data"
        ]
      },
      "Net3": {
        "ports": [
          "ponylink_port_1",
          "test_logic_port_1/ponylink_data"
        ]
      },
      "control_start_splitter_dout_4": {
        "ports": [
          "control_start_splitter/dout_4",
          "test_logic_port_3/start"
        ]
      },
      "control_start_splitter_dout_3": {
        "ports": [
          "control_start_splitter/dout_3",
          "test_logic_port_2/start"
        ]
      },
      "control_start_splitter_dout_2": {
        "ports": [
          "control_start_splitter/dout_2",
          "test_logic_port_1/start"
        ]
      },
      "control_start_splitter_dout_1": {
        "ports": [
          "control_start_splitter/dout_1",
          "test_logic_port_0/start"
        ]
      },
      "control_stop_splitter_dout_4": {
        "ports": [
          "control_stop_splitter/dout_4",
          "test_logic_port_3/stop"
        ]
      },
      "control_stop_splitter_dout_3": {
        "ports": [
          "control_stop_splitter/dout_3",
          "test_logic_port_2/stop"
        ]
      },
      "control_stop_splitter_dout_2": {
        "ports": [
          "control_stop_splitter/dout_2",
          "test_logic_port_1/stop"
        ]
      },
      "control_stop_splitter_dout_1": {
        "ports": [
          "control_stop_splitter/dout_1",
          "test_logic_port_0/stop"
        ]
      },
      "spf_rx_los_splitter_dout_2": {
        "ports": [
          "spf_rx_los_splitter/dout_2",
          "test_logic_port_1/sfp_rx_los"
        ]
      },
      "spf_rx_los_splitter_dout_3": {
        "ports": [
          "spf_rx_los_splitter/dout_3",
          "test_logic_port_2/sfp_rx_los"
        ]
      },
      "spf_rx_los_splitter_dout_4": {
        "ports": [
          "spf_rx_los_splitter/dout_4",
          "test_logic_port_3/sfp_rx_los"
        ]
      },
      "test_logic_port_0_result": {
        "ports": [
          "test_logic_port_0/result",
          "result_concat/In0"
        ]
      },
      "test_logic_port_1_result": {
        "ports": [
          "test_logic_port_1/result",
          "result_concat/In1"
        ]
      },
      "test_logic_port_2_result": {
        "ports": [
          "test_logic_port_2/result",
          "result_concat/In2"
        ]
      },
      "test_logic_port_3_result": {
        "ports": [
          "test_logic_port_3/result",
          "result_concat/In3"
        ]
      },
      "test_logic_port_0_gen_ready": {
        "ports": [
          "test_logic_port_0/gen_ready",
          "gen_ready_concat/In0"
        ]
      },
      "test_logic_port_1_gen_ready": {
        "ports": [
          "test_logic_port_1/gen_ready",
          "gen_ready_concat/In1"
        ]
      },
      "test_logic_port_2_gen_ready": {
        "ports": [
          "test_logic_port_2/gen_ready",
          "gen_ready_concat/In2"
        ]
      },
      "test_logic_port_3_gen_ready": {
        "ports": [
          "test_logic_port_3/gen_ready",
          "gen_ready_concat/In3"
        ]
      },
      "port_config_splitter_dout_1": {
        "ports": [
          "port_config_splitter/dout_1",
          "test_logic_port_0/port_config"
        ]
      },
      "port_config_splitter_dout_2": {
        "ports": [
          "port_config_splitter/dout_2",
          "test_logic_port_1/port_config"
        ]
      },
      "port_config_splitter_dout_3": {
        "ports": [
          "port_config_splitter/dout_3",
          "test_logic_port_2/port_config"
        ]
      },
      "port_config_splitter_dout_4": {
        "ports": [
          "port_config_splitter/dout_4",
          "test_logic_port_3/port_config"
        ]
      },
      "test_logic_port_0_check_ready": {
        "ports": [
          "test_logic_port_0/check_ready",
          "check_ready_concat/In0"
        ]
      },
      "test_logic_port_1_check_ready": {
        "ports": [
          "test_logic_port_1/check_ready",
          "check_ready_concat/In1"
        ]
      },
      "test_logic_port_2_check_ready": {
        "ports": [
          "test_logic_port_2/check_ready",
          "check_ready_concat/In2"
        ]
      },
      "test_logic_port_3_check_ready": {
        "ports": [
          "test_logic_port_3/check_ready",
          "check_ready_concat/In3"
        ]
      },
      "test_logic_port_0_board_led": {
        "ports": [
          "test_logic_port_0/board_led",
          "board_led_concat/In0"
        ]
      },
      "test_logic_port_1_board_led": {
        "ports": [
          "test_logic_port_1/board_led",
          "board_led_concat/In1"
        ]
      },
      "test_logic_port_2_board_led": {
        "ports": [
          "test_logic_port_2/board_led",
          "board_led_concat/In2"
        ]
      },
      "test_logic_port_3_board_led": {
        "ports": [
          "test_logic_port_3/board_led",
          "board_led_concat/In3"
        ]
      },
      "test_logic_port_0_rxoutclk": {
        "ports": [
          "test_logic_port_0/rxoutclk",
          "axi_ethernet_support/rxoutclk"
        ]
      },
      "test_logic_port_3_sfp_led": {
        "ports": [
          "test_logic_port_3/sfp_led",
          "sfp_led_concat/In3"
        ]
      },
      "test_logic_port_2_sfp_led": {
        "ports": [
          "test_logic_port_2/sfp_led",
          "sfp_led_concat/In2"
        ]
      },
      "test_logic_port_1_sfp_led": {
        "ports": [
          "test_logic_port_1/sfp_led",
          "sfp_led_concat/In1"
        ]
      },
      "test_logic_port_0_sfp_led": {
        "ports": [
          "test_logic_port_0/sfp_led",
          "sfp_led_concat/In0"
        ]
      },
      "eth_reset_n_Res": {
        "ports": [
          "eth_reset_n/Res",
          "control_signal_ix/M00_ARESETN",
          "control_signal_ix/ARESETN"
        ]
      }
    },
    "addressing": {
      "/control_signal_mapper": {
        "address_spaces": {
          "Bridge": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_test_controller_reg0": {
                "address_block": "/test_controller/S_AXI/reg0",
                "offset": "0x00000000",
                "range": "512"
              }
            }
          }
        }
      }
    }
  }
}