<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-failed">
description: logical implication operator test in simulation
rc: 1 (means success: 0)
tags: 11.4.7
incdirs: /tmpfs/src/github/sv-tests/tests/generated/logical_implication_operator_sim
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../../tests/generated/logical_implication_operator_sim/11.4.7--logical_impl_operator_2.sv.html" target="file-frame">tests/generated/logical_implication_operator_sim/11.4.7--logical_impl_operator_2.sv</a>
defines: 
time_elapsed: 0.009s
ram usage: 9200 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdi8tejz1/run.sh
+ cat /tmpfs/tmp/tmpdi8tejz1/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/logical_implication_operator_sim  <a href="../../../../tests/generated/logical_implication_operator_sim/11.4.7--logical_impl_operator_2.sv.html" target="file-frame">tests/generated/logical_implication_operator_sim/11.4.7--logical_impl_operator_2.sv</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpdi8tejz1/scr.ys

-- Executing script file `/tmpfs/tmp/tmpdi8tejz1/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../tests/generated/logical_implication_operator_sim/11.4.7--logical_impl_operator_2.sv.html" target="file-frame">tests/generated/logical_implication_operator_sim/11.4.7--logical_impl_operator_2.sv</a>
<a href="../../../../tests/generated/logical_implication_operator_sim/11.4.7--logical_impl_operator_2.sv.html#l-13" target="file-frame">tests/generated/logical_implication_operator_sim/11.4.7--logical_impl_operator_2.sv:13</a>: ERROR: syntax error, unexpected &#39;&gt;&#39;

</pre>
</body>