// Seed: 1710590325
module module_0 (
    output tri id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  supply0 id_6;
  tri1 id_7;
  wor id_8, \id_9 ;
  logic [7:0][!  -1 'b0 /  1 'b0 +:  -1 'h0 ==  1] id_10 = -1;
  wire id_11;
  wire id_12;
  wire id_13;
  assign \id_9 = id_7 + -1;
  wand id_14, id_15, id_16, id_17;
  assign id_14 = \id_9 + id_6;
  wire id_18, id_19, id_20, id_21, id_22;
  always \id_9 = -1'h0;
  wire id_23;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output wor id_2,
    output uwire id_3,
    output wire id_4,
    input wire id_5,
    id_27,
    input wire id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri id_9,
    input tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    output tri1 id_14,
    output uwire id_15,
    input tri1 id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri id_19,
    input tri0 id_20,
    input supply0 id_21,
    inout wand id_22,
    input uwire id_23,
    output tri1 id_24,
    output wire id_25
);
  parameter id_28 = -1;
  module_0 modCall_1 (
      id_8,
      id_22,
      id_16,
      id_1,
      id_11
  );
  assign modCall_1.id_6 = 0;
  assign id_4 = id_7;
  assign id_22 = 1 / id_27;
  nand primCall (
      id_11,
      id_9,
      id_5,
      id_0,
      id_10,
      id_12,
      id_19,
      id_18,
      id_20,
      id_23,
      id_7,
      id_1,
      id_17,
      id_16,
      id_22,
      id_13,
      id_27,
      id_21,
      id_28
  );
  wire id_29;
endmodule
