Analysis & Synthesis report for part1
Sun May 04 12:47:33 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 11. State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated
 17. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 18. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 19. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 20. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 21. Source assignments for part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated
 22. Source assignments for part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated
 23. Parameter Settings for User Entity Instance: part2:task2_inst
 24. Parameter Settings for User Entity Instance: part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: part3:fir_inst
 26. Parameter Settings for User Entity Instance: part3:fir_inst|fifo:sample_fifo
 27. Parameter Settings for User Entity Instance: part3:fir_inst|fifo:sample_fifo|fifo_ctrl:c_unit
 28. Parameter Settings for User Entity Instance: part3:fir_inst|fifo:sample_fifo|reg_file:r_unit
 29. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 30. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 31. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 32. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 33. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 34. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 35. Parameter Settings for User Entity Instance: audio_codec:codec
 36. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 37. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 38. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 39. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 40. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 41. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 42. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 43. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 44. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 45. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 46. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 47. Parameter Settings for Inferred Entity Instance: part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0
 48. Parameter Settings for Inferred Entity Instance: part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1
 49. altsyncram Parameter Settings by Entity Instance
 50. altpll Parameter Settings by Entity Instance
 51. scfifo Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "audio_codec:codec"
 53. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 54. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 55. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 56. Port Connectivity Checks: "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit"
 57. Port Connectivity Checks: "part3:fir_inst|fifo:sample_fifo"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 04 12:47:33 2025       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; part1                                       ;
; Top-level Entity Name           ; part1                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 368                                         ;
; Total pins                      ; 24                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,582,464                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part1              ; part1              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; part1.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Egghead/EE371/lab3/part1.v                                          ;         ;
; ROM1PORT.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/Egghead/EE371/lab3/ROM1PORT.v                                       ;         ;
; part2.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/Egghead/EE371/lab3/part2.sv                                         ;         ;
; part3.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/Egghead/EE371/lab3/part3.sv                                         ;         ;
; fifo.sv                            ; yes             ; User SystemVerilog HDL File            ; C:/Users/Egghead/EE371/lab3/fifo.sv                                          ;         ;
; fifo_ctrl.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/Egghead/EE371/lab3/fifo_ctrl.sv                                     ;         ;
; reg_file.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/Egghead/EE371/lab3/reg_file.sv                                      ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_drh1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/altsyncram_drh1.tdf                           ;         ;
; note_data.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Egghead/EE371/lab3/note_data.mif                                    ;         ;
; db/decode_61a.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/decode_61a.tdf                                ;         ;
; db/mux_bhb.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/mux_bhb.tdf                                   ;         ;
; clock_generator.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/clock_generator.v                                ;         ;
; altpll.tdf                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_1uu1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/altpll_1uu1.tdf                               ;         ;
; audio_and_video_config.v           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/audio_and_video_config.v                         ;         ;
; altera_up_slow_clock_generator.v   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/altera_up_slow_clock_generator.v                 ;         ;
; altera_up_i2c_av_auto_initialize.v ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/altera_up_i2c_av_auto_initialize.v               ;         ;
; altera_up_i2c.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/altera_up_i2c.v                                  ;         ;
; audio_codec.v                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/audio_codec.v                                    ;         ;
; altera_up_clock_edge.v             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/altera_up_clock_edge.v                           ;         ;
; altera_up_audio_in_deserializer.v  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/altera_up_audio_in_deserializer.v                ;         ;
; altera_up_audio_bit_counter.v      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/altera_up_audio_bit_counter.v                    ;         ;
; altera_up_sync_fifo.v              ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/altera_up_sync_fifo.v                            ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_8ba1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/scfifo_8ba1.tdf                               ;         ;
; db/a_dpfifo_r2a1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/a_dpfifo_r2a1.tdf                             ;         ;
; db/altsyncram_p3i1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf                           ;         ;
; db/cmpr_6l8.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/cmpr_6l8.tdf                                  ;         ;
; db/cntr_h2b.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/cntr_h2b.tdf                                  ;         ;
; db/cntr_u27.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/cntr_u27.tdf                                  ;         ;
; db/cntr_i2b.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/cntr_i2b.tdf                                  ;         ;
; altera_up_audio_out_serializer.v   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Egghead/EE371/lab3/altera_up_audio_out_serializer.v                 ;         ;
; db/altsyncram_mgi1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf                           ;         ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 368            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 575            ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 148            ;
;     -- 5 input functions                    ; 131            ;
;     -- 4 input functions                    ; 41             ;
;     -- <=3 input functions                  ; 252            ;
;                                             ;                ;
; Dedicated logic registers                   ; 368            ;
;                                             ;                ;
; I/O pins                                    ; 24             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1582464        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 680            ;
; Total fan-out                               ; 8087           ;
; Average fan-out                             ; 6.20           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                    ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |part1                                                        ; 575 (99)            ; 368 (0)                   ; 1582464           ; 0          ; 24   ; 0            ; |part1                                                                                                                                                                                                                 ; part1                            ; work         ;
;    |audio_and_video_config:cfg|                               ; 98 (2)              ; 65 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_and_video_config:cfg                                                                                                                                                                                      ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                         ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 63 (63)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                     ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:codec|                                        ; 236 (9)             ; 207 (2)                   ; 9216              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec                                                                                                                                                                                               ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 80 (6)              ; 91 (40)                   ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; Altera_UP_Audio_In_Deserializer  ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                       ; Altera_UP_Audio_Bit_Counter      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                             ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 17 (9)              ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                        ; a_dpfifo_r2a1                    ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter ; cntr_u27                         ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 146 (50)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                         ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge             ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|clock_generator:my_clock_gen                                                                                                                                                                                    ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                    ; altpll                           ; work         ;
;          |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                         ; altpll_1uu1                      ; work         ;
;    |part2:task2_inst|                                         ; 29 (21)             ; 22 (16)                   ; 1572864           ; 0          ; 0    ; 0            ; |part1|part2:task2_inst                                                                                                                                                                                                ; part2                            ; work         ;
;       |ROM1PORT:rom_inst|                                     ; 8 (0)               ; 6 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |part1|part2:task2_inst|ROM1PORT:rom_inst                                                                                                                                                                              ; ROM1PORT                         ; work         ;
;          |altsyncram:altsyncram_component|                    ; 8 (0)               ; 6 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |part1|part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component                                                                                                                                              ; altsyncram                       ; work         ;
;             |altsyncram_drh1:auto_generated|                  ; 8 (0)               ; 6 (6)                     ; 1572864           ; 0          ; 0    ; 0            ; |part1|part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated                                                                                                               ; altsyncram_drh1                  ; work         ;
;                |decode_61a:rden_decode|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|decode_61a:rden_decode                                                                                        ; decode_61a                       ; work         ;
;    |part3:fir_inst|                                           ; 113 (72)            ; 74 (28)                   ; 384               ; 0          ; 0    ; 0            ; |part1|part3:fir_inst                                                                                                                                                                                                  ; part3                            ; work         ;
;       |fifo:sample_fifo|                                      ; 41 (0)              ; 46 (0)                    ; 384               ; 0          ; 0    ; 0            ; |part1|part3:fir_inst|fifo:sample_fifo                                                                                                                                                                                 ; fifo                             ; work         ;
;          |fifo_ctrl:c_unit|                                   ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|part3:fir_inst|fifo:sample_fifo|fifo_ctrl:c_unit                                                                                                                                                                ; fifo_ctrl                        ; work         ;
;          |reg_file:r_unit|                                    ; 30 (30)             ; 38 (38)                   ; 384               ; 0          ; 0    ; 0            ; |part1|part3:fir_inst|fifo:sample_fifo|reg_file:r_unit                                                                                                                                                                 ; reg_file                         ; work         ;
;             |altsyncram:array_reg_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |part1|part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0                                                                                                                                      ; altsyncram                       ; work         ;
;                |altsyncram_mgi1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |part1|part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated                                                                                                       ; altsyncram_mgi1                  ; work         ;
;             |altsyncram:array_reg_rtl_1|                      ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |part1|part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1                                                                                                                                      ; altsyncram                       ; work         ;
;                |altsyncram_mgi1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |part1|part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated                                                                                                       ; altsyncram_mgi1                  ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------------+
; Name                                                                                                                                                                                                                       ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None          ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None          ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None          ;
; part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ALTSYNCRAM                                                                                                               ; M10K block ; ROM              ; 65536        ; 24           ; --           ; --           ; 1572864 ; note_data.mif ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO       ; Simple Dual Port ; 8            ; 48           ; 8            ; 48           ; 384     ; None          ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO       ; Simple Dual Port ; 8            ; 48           ; 8            ; 48           ; 384     ; None          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |part1|part2:task2_inst|ROM1PORT:rom_inst ; ROM1PORT.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                    ;
; audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                                                                                                                                               ; Merged with audio_and_video_config:cfg|num_bits_to_transfer[0] ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[31..54]                                                                                                                                                     ; Lost fanout                                                    ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[7..30]                                                                                                                                                      ; Lost fanout                                                    ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[31..54]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                         ;
; part3:fir_inst|fifo:sample_fifo|fifo_ctrl:c_unit|full                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                         ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                                                        ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                                                        ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                                                        ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                                                      ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                                                      ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                                                      ; Lost fanout                                                    ;
; Total Number of Removed Registers = 102                                                                                                                                                                                            ;                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 368   ;
; Number of registers using Synchronous Clear  ; 229   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 203   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                   ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------+
; Register Name                                                              ; RAM Name                                                        ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------+
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[0]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[1]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[2]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[3]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[4]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[5]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[6]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[7]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[8]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[9]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[10] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[11] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[12] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[13] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[14] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[15] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[16] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[17] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[18] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[19] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[20] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[21] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[22] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[23] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[24] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[25] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[26] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[27] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[28] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[29] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[30] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[31] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[32] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[33] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[34] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[35] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[36] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[37] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[38] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[39] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[40] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[41] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[42] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[43] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[44] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[45] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[46] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[47] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[48] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[49] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[50] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[51] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[52] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[53] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0_bypass[54] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[0]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[1]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[2]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[3]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[4]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[5]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[6]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[7]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[8]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[9]  ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[10] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[11] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[12] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[13] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[14] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[15] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[16] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[17] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[18] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[19] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[20] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[21] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[22] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[23] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[24] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[25] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[26] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[27] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[28] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[29] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[30] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[31] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[32] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[33] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[34] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[35] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[36] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[37] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[38] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[39] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[40] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[41] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[42] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[43] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[44] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[45] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[46] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[47] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[48] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[49] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[50] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[51] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[52] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[53] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1_bypass[54] ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1 ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |part1|audio_and_video_config:cfg|data_to_transfer[4]                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|part3:fir_inst|fifo:sample_fifo|fifo_ctrl:c_unit|wr_ptr[2]                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3]                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |part1|part2:task2_inst|addr[7]                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                  ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |part1|part3:fir_inst|fifo:sample_fifo|fifo_ctrl:c_unit|rd_ptr                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |part1|writedata_right[23]                                                                                                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |part1|part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|r_data[4]                                                                                ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |part1|unfiltered_signed[4]                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:task2_inst ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; ROM_SIZE       ; 48000 ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 24                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; note_data.mif        ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_drh1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:fir_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 8     ; Signed Integer                     ;
; N_LOG2         ; 3     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:fir_inst|fifo:sample_fifo ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:fir_inst|fifo:sample_fifo|fifo_ctrl:c_unit ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:fir_inst|fifo:sample_fifo|reg_file:r_unit ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                      ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 48                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                         ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 48                   ; Untyped                                                         ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_mgi1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 48                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                         ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 48                   ; Untyped                                                         ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_mgi1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                          ;
; Entity Instance                           ; part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                     ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 48                                                                         ;
;     -- NUMWORDS_A                         ; 8                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 48                                                                         ;
;     -- NUMWORDS_B                         ; 8                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 48                                                                         ;
;     -- NUMWORDS_A                         ; 8                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 48                                                                         ;
;     -- NUMWORDS_B                         ; 8                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                        ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_codec:codec"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata_right ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit"                                                                                                                                     ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; w_data ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (24 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part3:fir_inst|fifo:sample_fifo"                                                                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; w_data ; Input ; Warning  ; Input port expression (24 bits) is smaller than the input port (48 bits) it drives.  Extra input bit(s) "w_data[47..24]" will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 368                         ;
;     CLR               ; 4                           ;
;     ENA               ; 14                          ;
;     ENA CLR           ; 24                          ;
;     ENA SCLR          ; 165                         ;
;     SCLR              ; 64                          ;
;     SLD               ; 1                           ;
;     plain             ; 96                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 575                         ;
;     arith             ; 133                         ;
;         1 data inputs ; 109                         ;
;         2 data inputs ; 24                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 415                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 37                          ;
;         5 data inputs ; 131                         ;
;         6 data inputs ; 148                         ;
;     shared            ; 24                          ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 4                           ;
; boundary_port         ; 24                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 312                         ;
;                       ;                             ;
; Max LUT depth         ; 8.30                        ;
; Average LUT depth     ; 3.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun May 04 12:47:20 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file part1.v
    Info (12023): Found entity 1: part1 File: C:/Users/Egghead/EE371/lab3/part1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom1port.v
    Info (12023): Found entity 1: ROM1PORT File: C:/Users/Egghead/EE371/lab3/ROM1PORT.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file part2.sv
    Info (12023): Found entity 1: part2 File: C:/Users/Egghead/EE371/lab3/part2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file part3.sv
    Info (12023): Found entity 1: part3 File: C:/Users/Egghead/EE371/lab3/part3.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: fifo File: C:/Users/Egghead/EE371/lab3/fifo.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file fifo_ctrl.sv
    Info (12023): Found entity 1: fifo_ctrl File: C:/Users/Egghead/EE371/lab3/fifo_ctrl.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Users/Egghead/EE371/lab3/reg_file.sv Line: 5
Info (12127): Elaborating entity "part1" for the top level hierarchy
Info (12128): Elaborating entity "part2" for hierarchy "part2:task2_inst" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 39
Warning (10230): Verilog HDL assignment warning at part2.sv(20): truncated value with size 32 to match size of target (16) File: C:/Users/Egghead/EE371/lab3/part2.sv Line: 20
Info (12128): Elaborating entity "ROM1PORT" for hierarchy "part2:task2_inst|ROM1PORT:rom_inst" File: C:/Users/Egghead/EE371/lab3/part2.sv Line: 11
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component" File: C:/Users/Egghead/EE371/lab3/ROM1PORT.v Line: 82
Info (12130): Elaborated megafunction instantiation "part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component" File: C:/Users/Egghead/EE371/lab3/ROM1PORT.v Line: 82
Info (12133): Instantiated megafunction "part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Egghead/EE371/lab3/ROM1PORT.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "note_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drh1.tdf
    Info (12023): Found entity 1: altsyncram_drh1 File: C:/Users/Egghead/EE371/lab3/db/altsyncram_drh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_drh1" for hierarchy "part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Egghead/EE371/lab3/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|decode_61a:rden_decode" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_drh1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf
    Info (12023): Found entity 1: mux_bhb File: C:/Users/Egghead/EE371/lab3/db/mux_bhb.tdf Line: 23
Info (12128): Elaborating entity "mux_bhb" for hierarchy "part2:task2_inst|ROM1PORT:rom_inst|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|mux_bhb:mux2" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_drh1.tdf Line: 42
Info (12128): Elaborating entity "part3" for hierarchy "part3:fir_inst" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 58
Warning (10230): Verilog HDL assignment warning at part3.sv(46): truncated value with size 32 to match size of target (4) File: C:/Users/Egghead/EE371/lab3/part3.sv Line: 46
Warning (10230): Verilog HDL assignment warning at part3.sv(56): truncated value with size 32 to match size of target (24) File: C:/Users/Egghead/EE371/lab3/part3.sv Line: 56
Info (12128): Elaborating entity "fifo" for hierarchy "part3:fir_inst|fifo:sample_fifo" File: C:/Users/Egghead/EE371/lab3/part3.sv Line: 34
Info (12128): Elaborating entity "fifo_ctrl" for hierarchy "part3:fir_inst|fifo:sample_fifo|fifo_ctrl:c_unit" File: C:/Users/Egghead/EE371/lab3/fifo.sv Line: 26
Warning (10230): Verilog HDL assignment warning at fifo_ctrl.sv(40): truncated value with size 32 to match size of target (3) File: C:/Users/Egghead/EE371/lab3/fifo_ctrl.sv Line: 40
Warning (10230): Verilog HDL assignment warning at fifo_ctrl.sv(51): truncated value with size 32 to match size of target (3) File: C:/Users/Egghead/EE371/lab3/fifo_ctrl.sv Line: 51
Info (12128): Elaborating entity "reg_file" for hierarchy "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit" File: C:/Users/Egghead/EE371/lab3/fifo.sv Line: 27
Warning (12125): Using design file clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clock_generator File: C:/Users/Egghead/EE371/lab3/clock_generator.v Line: 48
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 96
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/Egghead/EE371/lab3/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/Egghead/EE371/lab3/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/Egghead/EE371/lab3/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/Users/Egghead/EE371/lab3/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file audio_and_video_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/Egghead/EE371/lab3/audio_and_video_config.v Line: 49
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 106
Warning (12125): Using design file altera_up_slow_clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/Egghead/EE371/lab3/altera_up_slow_clock_generator.v Line: 53
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/Egghead/EE371/lab3/audio_and_video_config.v Line: 180
Warning (12125): Using design file altera_up_i2c_av_auto_initialize.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/Egghead/EE371/lab3/altera_up_i2c_av_auto_initialize.v Line: 48
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/Egghead/EE371/lab3/audio_and_video_config.v Line: 205
Warning (12125): Using design file altera_up_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/Egghead/EE371/lab3/altera_up_i2c.v Line: 48
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/Egghead/EE371/lab3/audio_and_video_config.v Line: 252
Warning (12125): Using design file audio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio_codec File: C:/Users/Egghead/EE371/lab3/audio_codec.v Line: 49
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 127
Warning (12125): Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Egghead/EE371/lab3/altera_up_clock_edge.v Line: 48
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/Egghead/EE371/lab3/audio_codec.v Line: 181
Warning (12125): Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Egghead/EE371/lab3/altera_up_audio_in_deserializer.v Line: 47
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/Egghead/EE371/lab3/audio_codec.v Line: 238
Warning (12125): Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Egghead/EE371/lab3/altera_up_audio_bit_counter.v Line: 49
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/Egghead/EE371/lab3/altera_up_audio_in_deserializer.v Line: 197
Warning (12125): Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Egghead/EE371/lab3/altera_up_sync_fifo.v Line: 47
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/Egghead/EE371/lab3/altera_up_audio_in_deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Egghead/EE371/lab3/altera_up_sync_fifo.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Egghead/EE371/lab3/altera_up_sync_fifo.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Egghead/EE371/lab3/altera_up_sync_fifo.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/Egghead/EE371/lab3/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/Egghead/EE371/lab3/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/Egghead/EE371/lab3/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/Egghead/EE371/lab3/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/Egghead/EE371/lab3/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/Egghead/EE371/lab3/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/Egghead/EE371/lab3/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/Egghead/EE371/lab3/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/Egghead/EE371/lab3/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/Egghead/EE371/lab3/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/Egghead/EE371/lab3/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Egghead/EE371/lab3/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/Egghead/EE371/lab3/db/a_dpfifo_r2a1.tdf Line: 59
Warning (12125): Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Egghead/EE371/lab3/altera_up_audio_out_serializer.v Line: 47
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/Egghead/EE371/lab3/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Egghead/EE371/lab3/clock_generator.v Line: 134
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 38
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 68
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 128
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 158
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 188
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 218
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 248
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 278
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 338
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 368
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_p3i1.tdf Line: 728
Warning (276020): Inferred RAM node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Egghead/EE371/lab3/altera_up_i2c_av_auto_initialize.v Line: 305
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|array_reg_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0"
Info (12133): Instantiated megafunction "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mgi1.tdf
    Info (12023): Found entity 1: altsyncram_mgi1 File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1"
Info (12133): Instantiated megafunction "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a0" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 38
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a1" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 66
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a2" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 94
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a3" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 122
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a4" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 150
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a5" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 178
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a6" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 206
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a7" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 234
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a8" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 262
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a9" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 290
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a10" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 318
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a11" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 346
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a12" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 374
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a13" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 402
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a14" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 430
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a15" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 458
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a16" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 486
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a17" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 514
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a18" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 542
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a19" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 570
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a20" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 598
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a21" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 626
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a22" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 654
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_1|altsyncram_mgi1:auto_generated|ram_block1a23" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 682
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a24" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 710
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a25" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 738
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a26" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 766
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a27" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 794
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a28" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 822
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a29" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 850
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a30" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 878
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a31" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 906
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a32" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 934
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a33" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 962
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a34" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 990
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a35" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1018
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a36" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1046
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a37" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1074
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a38" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1102
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a39" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1130
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a40" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1158
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a41" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1186
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a42" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1214
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a43" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1242
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a44" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1270
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a45" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1298
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a46" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1326
        Warning (14320): Synthesized away node "part3:fir_inst|fifo:sample_fifo|reg_file:r_unit|altsyncram:array_reg_rtl_0|altsyncram_mgi1:auto_generated|ram_block1a47" File: C:/Users/Egghead/EE371/lab3/db/altsyncram_mgi1.tdf Line: 1354
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 75 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 6
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Egghead/EE371/lab3/part1.v Line: 5
Info (21057): Implemented 1027 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 690 logic cells
    Info (21064): Implemented 312 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Sun May 04 12:47:33 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


