
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035849                       # Number of seconds simulated
sim_ticks                                 35849408268                       # Number of ticks simulated
final_tick                               562815771453                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 119168                       # Simulator instruction rate (inst/s)
host_op_rate                                   154437                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1330040                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907620                       # Number of bytes of host memory used
host_seconds                                 26953.63                       # Real time elapsed on the host
sim_insts                                  3212015209                       # Number of instructions simulated
sim_ops                                    4162630803                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2125312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1967232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1923712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6021760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1348352                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1348352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16604                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15369                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15029                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 47045                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10534                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10534                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59284437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54874881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        60698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53660914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167973763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        60698                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153531                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37611555                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37611555                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37611555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59284437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54874881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        60698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53660914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205585318                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85969805                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31073683                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25251011                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2116519                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12973384                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12136661                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277053                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89833                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31164234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172314134                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31073683                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15413714                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37901064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11375254                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6267383                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15263000                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909301                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84544274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46643210     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3327021      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2691564      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6542310      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1781466      2.11%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2275268      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1642901      1.94%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925104      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18715430     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84544274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361449                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004356                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32604889                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6075382                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36448172                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246130                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9169699                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310888                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206029432                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81247                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9169699                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34993020                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1355252                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1194104                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34248983                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3583214                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198776944                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32577                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1481930                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1592                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278251788                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928015371                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928015371                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107556168                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40512                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22693                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9830288                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18533568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9446081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148636                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2881477                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187985095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38939                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149386033                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287243                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64883918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198084415                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5871                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84544274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766956                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29222858     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18279296     21.62%     56.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11861832     14.03%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8851361     10.47%     80.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7639399      9.04%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3949477      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3381242      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633915      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724894      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84544274                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874444     70.99%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178925     14.53%     85.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178404     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124462360     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127261      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14820982      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7958896      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149386033                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737657                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1231781                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008246                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384835362                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252908606                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145588742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150617814                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561775                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7299595                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         3000                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          657                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2420305                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9169699                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         541553                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80787                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188024034                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       408475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18533568                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9446081                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22405                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          657                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1263118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2455733                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147014583                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371448                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21659384                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20744339                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7744872                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710072                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145685424                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145588742                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94885741                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267857496                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693487                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354240                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65215181                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2121352                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75374575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.142079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29156105     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20954611     27.80%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8526652     11.31%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4797735      6.37%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3911168      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1583205      2.10%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1882033      2.50%     93.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949106      1.26%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3613960      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75374575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3613960                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259785233                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385224770                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1425531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859698                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859698                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163199                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163199                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661379433                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201187443                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190119410                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85969805                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31233506                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25628622                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2035595                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13253443                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12189064                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3185082                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87991                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32306236                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171706776                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31233506                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15374146                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36901010                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10906492                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6665340                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15803111                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       811845                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84710286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.490658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47809276     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3684903      4.35%     60.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3230452      3.81%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3474015      4.10%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3023791      3.57%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1588772      1.88%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1041479      1.23%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2732171      3.23%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18125427     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84710286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363308                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.997292                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33976260                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6249662                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35108283                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       544880                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8831200                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5111199                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6511                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203620919                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        51375                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8831200                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35662870                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2699984                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       849251                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33935855                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2731125                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196719802                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13696                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1695667                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       757000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273291258                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917381962                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917381962                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169558477                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103732740                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34467                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18318                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7290382                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19393073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10099473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       245084                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3150337                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185418332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34453                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149007212                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285175                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     61530612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    187963824                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2157                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84710286                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759021                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909901                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30062746     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18004413     21.25%     56.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12044879     14.22%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7690005      9.08%     80.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7609771      8.98%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4460256      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3425019      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       753028      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       660169      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84710286                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1092538     69.99%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            42      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        204853     13.12%     83.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       263515     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122565184     82.25%     82.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2034617      1.37%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16148      0.01%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15888149     10.66%     94.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8503114      5.71%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149007212                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733251                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1560948                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010476                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384570827                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246984454                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144824527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150568160                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       265466                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7089875                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          576                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1090                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2300061                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          581                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8831200                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1929787                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       165103                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185452786                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       331864                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19393073                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     10099473                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18305                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        120205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7884                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1090                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1248169                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2383860                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146410280                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14925030                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2596926                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23186788                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20747159                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8261758                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703043                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144973057                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144824527                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94474918                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263874082                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.684598                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358030                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100767782                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123363053                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62092881                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2061557                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75879086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625785                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30211089     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20618334     27.17%     66.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8449468     11.14%     78.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4320286      5.69%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3714006      4.89%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1822929      2.40%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2007293      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1014950      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3720731      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75879086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100767782                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123363053                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20102607                       # Number of memory references committed
system.switch_cpus1.commit.loads             12303195                       # Number of loads committed
system.switch_cpus1.commit.membars              16148                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17709098                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110993330                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2432194                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3720731                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257614289                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379751361                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1259519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100767782                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123363053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100767782                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853148                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853148                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172130                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172130                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       661089838                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198673368                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190990211                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32296                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85969805                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31335829                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27401135                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1983136                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15742679                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        15084504                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2249843                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62653                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36961509                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174409676                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31335829                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17334347                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35907505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9737069                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4197232                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         18218934                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       783705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84808885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.366875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48901380     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1777327      2.10%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3263451      3.85%     63.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3051902      3.60%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5034584      5.94%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5232372      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1239778      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          931501      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15376590     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84808885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364498                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.028732                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        38127600                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4055697                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34749940                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       138698                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7736946                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3404046                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5706                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195086356                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1369                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7736946                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39727211                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1386363                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       460869                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33274620                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2222872                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     189969940                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        759740                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       897507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    252137201                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    864694422                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    864694422                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164280180                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        87856991                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22347                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10944                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5948693                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29267399                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6353876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104339                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1909321                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179830862                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151853416                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       201583                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53832414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    147831192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84808885                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.790537                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841663                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29280156     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15910702     18.76%     53.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13707150     16.16%     69.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8464043      9.98%     79.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8889700     10.48%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5221879      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2301236      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       611478      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       422541      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84808885                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         595442     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        192124     21.36%     87.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112035     12.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119069070     78.41%     78.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1195428      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10930      0.01%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26169596     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5408392      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151853416                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766358                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             899601                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005924                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389616901                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    233685615                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146914841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152753017                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       371388                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8342276                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          919                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          467                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1553705                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7736946                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         740156                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64731                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179852734                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       210217                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29267399                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6353876                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10944                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33912                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          467                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1058009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1165316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2223325                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149028950                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     25157438                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2824466                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30431888                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22528341                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5274450                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733503                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147078939                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146914841                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90255342                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        220168358                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.708912                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409938                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    110387671                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125382381                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     54471107                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21856                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1988399                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77071938                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626823                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.321969                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35367519     45.89%     45.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16368966     21.24%     67.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9168232     11.90%     79.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3103468      4.03%     83.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2968017      3.85%     86.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1228871      1.59%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3310341      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       964114      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4592410      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77071938                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    110387671                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125382381                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25725291                       # Number of memory references committed
system.switch_cpus2.commit.loads             20925120                       # Number of loads committed
system.switch_cpus2.commit.membars              10928                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19635726                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109447638                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1693678                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4592410                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           252333016                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          367450542                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1160920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          110387671                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125382381                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    110387671                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.778799                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.778799                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.284028                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.284028                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689466034                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192497786                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      201190005                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21856                       # number of misc regfile writes
system.l2.replacements                          47048                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1267410                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79816                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.879147                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           527.798648                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.934256                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5122.049659                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.025027                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6209.231702                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.487374                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5926.781831                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4412.547839                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5696.075808                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4847.067856                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.156313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.189491                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000320                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.180871                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.134660                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.173830                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.147921                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        55973                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        81082                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39672                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  176727                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48176                       # number of Writeback hits
system.l2.Writeback_hits::total                 48176                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        55973                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        81082                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39672                       # number of demand (read+write) hits
system.l2.demand_hits::total                   176727                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        55973                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        81082                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39672                       # number of overall hits
system.l2.overall_hits::total                  176727                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16604                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15369                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15029                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 47045                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16604                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15369                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15029                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47045                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16604                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15369                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15029                       # number of overall misses
system.l2.overall_misses::total                 47045                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       716388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    848828610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       487502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    830131442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       766895                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    796782123                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2477712960                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       716388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    848828610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       487502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    830131442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       766895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    796782123                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2477712960                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       716388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    848828610                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       487502                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    830131442                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       766895                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    796782123                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2477712960                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72577                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        96451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        54701                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              223772                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48176                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48176                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        96451                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        54701                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               223772                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        96451                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        54701                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              223772                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.228778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.159345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.274748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.210236                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.228778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.159345                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.274748                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210236                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.228778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.159345                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.274748                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210236                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51170.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51121.935076                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40625.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54013.367298                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45111.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53016.310001                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52666.871293                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51170.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51121.935076                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40625.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54013.367298                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45111.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53016.310001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52666.871293                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51170.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51121.935076                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40625.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54013.367298                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45111.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53016.310001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52666.871293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10534                       # number of writebacks
system.l2.writebacks::total                     10534                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16604                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15369                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15029                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            47045                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47045                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       637651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    752781669                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       418366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    741819224                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       666320                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    709721478                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2206044708                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       637651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    752781669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       418366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    741819224                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       666320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    709721478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2206044708                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       637651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    752781669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       418366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    741819224                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       666320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    709721478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2206044708                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.228778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.159345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.274748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.210236                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.228778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.159345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.274748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210236                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.228778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.159345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.274748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210236                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45546.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45337.368646                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34863.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48267.240809                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39195.294118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47223.466498                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46892.224636                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45546.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45337.368646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 34863.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48267.240809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39195.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47223.466498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46892.224636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45546.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45337.368646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 34863.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48267.240809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39195.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47223.466498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46892.224636                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996113                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015270601                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042797.989940                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996113                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15262984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15262984                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15262984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15262984                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15262984                       # number of overall hits
system.cpu0.icache.overall_hits::total       15262984                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       896194                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       896194                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       896194                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       896194                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       896194                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       896194                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15263000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15263000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15263000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15263000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15263000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15263000                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56012.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56012.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56012.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56012.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56012.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56012.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       731728                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       731728                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       731728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       731728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       731728                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       731728                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52266.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52266.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52266.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52266.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52266.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52266.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72577                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562385                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72833                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.128760                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510562                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.489438                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900432                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099568                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10570654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10570654                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22008                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22008                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17563359                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17563359                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17563359                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17563359                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152967                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152967                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152967                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152967                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152967                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152967                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4801845162                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4801845162                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4801845162                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4801845162                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4801845162                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4801845162                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17716326                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17716326                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17716326                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17716326                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014264                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014264                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008634                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008634                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008634                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008634                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31391.379592                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31391.379592                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31391.379592                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31391.379592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31391.379592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31391.379592                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19740                       # number of writebacks
system.cpu0.dcache.writebacks::total            19740                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80390                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80390                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80390                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80390                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80390                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80390                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72577                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72577                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72577                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72577                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1375401157                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1375401157                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1375401157                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1375401157                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1375401157                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1375401157                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18950.923254                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18950.923254                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18950.923254                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18950.923254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18950.923254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18950.923254                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               551.767495                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010717961                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1831010.798913                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.767495                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.018858                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.884243                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15803097                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15803097                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15803097                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15803097                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15803097                       # number of overall hits
system.cpu1.icache.overall_hits::total       15803097                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       636025                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       636025                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       636025                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       636025                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       636025                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       636025                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15803111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15803111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15803111                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15803111                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15803111                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15803111                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45430.357143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45430.357143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45430.357143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45430.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45430.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45430.357143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       500172                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       500172                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       500172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       500172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       500172                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       500172                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        41681                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        41681                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        41681                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        41681                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        41681                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        41681                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 96451                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191239807                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96707                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1977.517729                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.511579                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.488421                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916061                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083939                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11735486                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11735486                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7766952                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7766952                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17396                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16148                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16148                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19502438                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19502438                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19502438                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19502438                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       359756                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       359756                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           60                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       359816                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        359816                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       359816                       # number of overall misses
system.cpu1.dcache.overall_misses::total       359816                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10364784190                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10364784190                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2421747                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2421747                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10367205937                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10367205937                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10367205937                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10367205937                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12095242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12095242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7767012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7767012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19862254                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19862254                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19862254                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19862254                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029744                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029744                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018116                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018116                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018116                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018116                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28810.594375                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28810.594375                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40362.450000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40362.450000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28812.520669                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28812.520669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28812.520669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28812.520669                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17140                       # number of writebacks
system.cpu1.dcache.writebacks::total            17140                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       263305                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       263305                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       263365                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       263365                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       263365                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       263365                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        96451                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        96451                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        96451                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        96451                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        96451                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        96451                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1607625350                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1607625350                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1607625350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1607625350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1607625350                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1607625350                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004856                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004856                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004856                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004856                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16667.793491                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16667.793491                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16667.793491                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16667.793491                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16667.793491                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16667.793491                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               543.973918                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924203577                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   544                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1698903.634191                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.973918                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027202                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.871753                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18218914                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18218914                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18218914                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18218914                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18218914                       # number of overall hits
system.cpu2.icache.overall_hits::total       18218914                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       981083                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       981083                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       981083                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       981083                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       981083                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       981083                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18218934                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18218934                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18218934                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18218934                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18218934                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18218934                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49054.150000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49054.150000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49054.150000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49054.150000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49054.150000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49054.150000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       862427                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       862427                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       862427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       862427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       862427                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       862427                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        50731                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        50731                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        50731                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        50731                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        50731                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        50731                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54701                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231562527                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54957                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4213.521972                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.236806                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.763194                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.836863                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.163137                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22845387                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22845387                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4778292                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4778292                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10947                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10947                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10928                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10928                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27623679                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27623679                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27623679                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27623679                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       173562                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       173562                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       173562                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        173562                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       173562                       # number of overall misses
system.cpu2.dcache.overall_misses::total       173562                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7007690726                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7007690726                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7007690726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7007690726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7007690726                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7007690726                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     23018949                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23018949                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4778292                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4778292                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27797241                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27797241                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27797241                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27797241                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007540                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007540                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006244                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006244                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006244                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006244                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40375.720065                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40375.720065                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40375.720065                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40375.720065                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40375.720065                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40375.720065                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11296                       # number of writebacks
system.cpu2.dcache.writebacks::total            11296                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       118861                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       118861                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       118861                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       118861                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       118861                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       118861                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54701                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54701                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54701                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54701                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54701                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54701                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1146156367                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1146156367                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1146156367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1146156367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1146156367                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1146156367                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001968                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001968                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20953.115428                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20953.115428                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20953.115428                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20953.115428                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20953.115428                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20953.115428                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
