11:01:54 INFO  : Registering command handlers for SDK TCF services
11:01:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
11:02:01 INFO  : XSCT server has started successfully.
11:02:07 INFO  : Successfully done setting XSCT server connection channel  
11:02:07 INFO  : Successfully done setting SDK workspace  
11:02:07 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
11:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:15 INFO  : 'jtag frequency' command is executed.
11:31:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:31:18 INFO  : Context for 'APU' is selected.
11:31:18 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:18 INFO  : Context for 'APU' is selected.
11:31:18 INFO  : 'stop' command is executed.
11:31:18 INFO  : 'ps7_init' command is executed.
11:31:18 INFO  : 'ps7_post_config' command is executed.
11:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:19 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:19 INFO  : 'con' command is executed.
11:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:31:19 INFO  : Disconnected from the channel tcfchan#1.
12:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:24 INFO  : 'jtag frequency' command is executed.
12:40:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:27 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:27 INFO  : Context for 'APU' is selected.
12:40:27 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:40:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:27 INFO  : Context for 'APU' is selected.
12:40:27 INFO  : 'stop' command is executed.
12:40:27 INFO  : 'ps7_init' command is executed.
12:40:27 INFO  : 'ps7_post_config' command is executed.
12:40:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:29 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:29 INFO  : 'con' command is executed.
12:40:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:29 INFO  : Disconnected from the channel tcfchan#2.
12:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:41:57 INFO  : 'jtag frequency' command is executed.
12:41:57 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:41:59 ERROR : 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
12:41:59 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
12:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:41:59 INFO  : Issued abort command to xsdb.
12:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:12 INFO  : 'jtag frequency' command is executed.
12:42:12 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:14 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:14 INFO  : Context for 'APU' is selected.
12:42:16 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:16 INFO  : Context for 'APU' is selected.
12:42:16 INFO  : 'stop' command is executed.
12:42:16 INFO  : 'ps7_init' command is executed.
12:42:16 INFO  : 'ps7_post_config' command is executed.
12:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:18 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:18 INFO  : 'con' command is executed.
12:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:42:18 INFO  : Disconnected from the channel tcfchan#3.
12:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:43:21 INFO  : 'jtag frequency' command is executed.
12:43:21 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:43:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:43:23 INFO  : Context for 'APU' is selected.
12:43:25 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:25 INFO  : Context for 'APU' is selected.
12:43:25 INFO  : 'stop' command is executed.
12:43:25 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
12:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

12:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:54 INFO  : 'jtag frequency' command is executed.
12:58:54 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:58 ERROR : fpga configuration failed. DONE PIN is not HIGH
12:58:58 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
12:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:21 INFO  : 'jtag frequency' command is executed.
12:59:21 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:24 ERROR : fpga configuration failed. DONE PIN is not HIGH
12:59:24 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
12:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:46 INFO  : 'jtag frequency' command is executed.
12:59:46 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:49 INFO  : Context for 'APU' is selected.
12:59:49 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:49 INFO  : Context for 'APU' is selected.
12:59:49 INFO  : 'stop' command is executed.
12:59:49 INFO  : 'ps7_init' command is executed.
12:59:49 INFO  : 'ps7_post_config' command is executed.
12:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:51 INFO  : 'con' command is executed.
12:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:51 INFO  : Disconnected from the channel tcfchan#4.
