- name: FPCR
  long_name: "Floating-point Control Register"
  purpose: |
       "
       Controls floating-point behavior.
       "
  size: 64
  arch: armv8a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x3
        op2: 0x0
        crm: 0x4
        crn: 0x4
        operand_mnemonic: FPCR

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x3
        op2: 0x0
        crm: 0x4
        crn: 0x4
        operand_mnemonic: FPCR

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: 0
            lsb: 0
            msb: 7
            reserved0: True

          - name: IOE
            lsb: 8
            msb: 8

          - name: DZE
            lsb: 9
            msb: 9

          - name: OFE
            lsb: 10
            msb: 10

          - name: UFE
            lsb: 11
            msb: 11

          - name: IXE
            lsb: 12
            msb: 12

          - name: 0
            lsb: 13
            msb: 14
            reserved0: True

          - name: IDE
            lsb: 15
            msb: 15

          - name: Len
            lsb: 16
            msb: 18

          - name: 0
            lsb: 19
            msb: 19
            reserved0: True

          - name: FZ16
            lsb: 19
            msb: 19

          - name: Stride
            lsb: 20
            msb: 21

          - name: RMode
            lsb: 22
            msb: 23

          - name: FZ
            lsb: 24
            msb: 24

          - name: DN
            lsb: 25
            msb: 25

          - name: AHP
            lsb: 26
            msb: 26

          - name: 0
            lsb: 27
            msb: 63
            reserved0: True
