Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/wbraun/laser_pinball/laser/Beta_hardware/laser_projector/xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Parameter xsthdpdir set to /home/wbraun/laser_pinball/laser/Beta_hardware/laser_projector/xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Reading design: hardware_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hardware_interface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hardware_interface"
Output Format                      : NGC
Target Device                      : xc5vlx50t-3-ff1136

---- Source Options
Top Module Name                    : hardware_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : hardware_interface.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "i2c_master_bit_ctrl.v" in library work
Compiling verilog include file "i2c_master_defines.v"
Compiling verilog file "i2c_master_byte_ctrl.v" in library work
Compiling verilog include file "i2c_master_defines.v"
Module <i2c_master_bit_ctrl> compiled
Compiling verilog file "i2c_master_top.v" in library work
Compiling verilog include file "i2c_master_defines.v"
Module <i2c_master_byte_ctrl> compiled
Compiling verilog file "wb_controller.v" in library work
Module <i2c_master_top> compiled
Compiling verilog file "image_addr_gen.v" in library work
Module <wb_i2c_controller> compiled
Compiling verilog file "i2c_configure_reg.v" in library work
Module <image_addr_gen> compiled
Compiling verilog file "camera_read.v" in library work
Module <i2c_configure_reg> compiled
Compiling verilog file "./camera_memory.v" in library work
Module <camera_read> compiled
Compiling verilog file "vga_setup.v" in library work
Module <camera_memory> compiled
Compiling verilog file "vga_pixel_drive.v" in library work
Module <vga_setup> compiled
Compiling verilog file "vga_drive.v" in library work
Module <vga_pixel_drive> compiled
Compiling verilog file "shared_video_mem.v" in library work
Module <vga_drive> compiled
Compiling verilog file "debounce.v" in library work
Module <shared_video_mem> compiled
Compiling verilog file "clocking.v" in library work
Module <debounce> compiled
Compiling verilog file "camera_configure.v" in library work
Module <clocking> compiled
Compiling verilog file "camera_capture.v" in library work
Module <camera_configure> compiled
Compiling verilog file "hardware_interface.v" in library work
Module <camera_capture> compiled
Module <hardware_interface> compiled
No errors in compilation
Analysis of file <"hardware_interface.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <hardware_interface> in library <work>.

Analyzing hierarchy for module <clocking> in library <work>.

Analyzing hierarchy for module <vga_setup> in library <work> with parameters.
	device_id = "11101100"

Analyzing hierarchy for module <camera_configure> in library <work> with parameters.
	device_id = "01000010"

Analyzing hierarchy for module <vga_drive> in library <work>.

Analyzing hierarchy for module <vga_pixel_drive> in library <work>.

Analyzing hierarchy for module <camera_capture> in library <work>.

Analyzing hierarchy for module <shared_video_mem> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <i2c_configure_reg> in library <work>.

Analyzing hierarchy for module <camera_read> in library <work>.

Analyzing hierarchy for module <image_addr_gen> in library <work> with parameters.
	div_by = "00000000000000000000000000000001"

Analyzing hierarchy for module <wb_i2c_controller> in library <work>.

Analyzing hierarchy for module <i2c_master_top> in library <work> with parameters.
	ARST_LVL = "0"

Analyzing hierarchy for module <i2c_master_byte_ctrl> in library <work> with parameters.
	ST_ACK = "01000"
	ST_IDLE = "00000"
	ST_READ = "00010"
	ST_START = "00001"
	ST_STOP = "10000"
	ST_WRITE = "00100"

Analyzing hierarchy for module <i2c_master_bit_ctrl> in library <work> with parameters.
	idle = "000000000000000000"
	rd_a = "000000001000000000"
	rd_b = "000000010000000000"
	rd_c = "000000100000000000"
	rd_d = "000001000000000000"
	start_a = "000000000000000001"
	start_b = "000000000000000010"
	start_c = "000000000000000100"
	start_d = "000000000000001000"
	start_e = "000000000000010000"
	stop_a = "000000000000100000"
	stop_b = "000000000001000000"
	stop_c = "000000000010000000"
	stop_d = "000000000100000000"
	wr_a = "000010000000000000"
	wr_b = "000100000000000000"
	wr_c = "001000000000000000"
	wr_d = "010000000000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <hardware_interface>.
Module <hardware_interface> is correct for synthesis.
 
Analyzing module <clocking> in library <work>.
Module <clocking> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clocking>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clocking>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clocking>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <clocking>.
Analyzing module <vga_setup> in library <work>.
	device_id = 8'b11101100
Module <vga_setup> is correct for synthesis.
 
Analyzing module <i2c_configure_reg> in library <work>.
Module <i2c_configure_reg> is correct for synthesis.
 
Analyzing module <wb_i2c_controller> in library <work>.
Module <wb_i2c_controller> is correct for synthesis.
 
Analyzing module <i2c_master_top> in library <work>.
	ARST_LVL = 1'b0
WARNING:Xst:916 - "i2c_master_top.v" line 159: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 165: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 166: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 167: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 168: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"i2c_master_top.v" line 164: Found Parallel Case directive in module <i2c_master_top>.
"i2c_master_top.v" line 192: Found Parallel Case directive in module <i2c_master_top>.
Module <i2c_master_top> is correct for synthesis.
 
Analyzing module <i2c_master_byte_ctrl> in library <work>.
	ST_ACK = 5'b01000
	ST_IDLE = 5'b00000
	ST_READ = 5'b00010
	ST_START = 5'b00001
	ST_STOP = 5'b10000
	ST_WRITE = 5'b00100
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 175: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 177: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 179: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 181: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 186: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"i2c_master_byte_ctrl.v" line 230: Found FullParallel Case directive in module <i2c_master_byte_ctrl>.
Module <i2c_master_byte_ctrl> is correct for synthesis.
 
Analyzing module <i2c_master_bit_ctrl> in library <work>.
	idle = 18'b000000000000000000
	rd_a = 18'b000000001000000000
	rd_b = 18'b000000010000000000
	rd_c = 18'b000000100000000000
	rd_d = 18'b000001000000000000
	start_a = 18'b000000000000000001
	start_b = 18'b000000000000000010
	start_c = 18'b000000000000000100
	start_d = 18'b000000000000001000
	start_e = 18'b000000000000010000
	stop_a = 18'b000000000000100000
	stop_b = 18'b000000000001000000
	stop_c = 18'b000000000010000000
	stop_d = 18'b000000000100000000
	wr_a = 18'b000010000000000000
	wr_b = 18'b000100000000000000
	wr_c = 18'b001000000000000000
	wr_d = 18'b010000000000000000
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 194: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 211: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 212: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 216: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 217: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"i2c_master_bit_ctrl.v" line 410: Found FullParallel Case directive in module <i2c_master_bit_ctrl>.
"i2c_master_bit_ctrl.v" line 406: Found FullParallel Case directive in module <i2c_master_bit_ctrl>.
Module <i2c_master_bit_ctrl> is correct for synthesis.
 
Analyzing module <camera_configure> in library <work>.
	device_id = 8'b01000010
Module <camera_configure> is correct for synthesis.
 
Analyzing module <vga_drive> in library <work>.
Module <vga_drive> is correct for synthesis.
 
Analyzing module <vga_pixel_drive> in library <work>.
Module <vga_pixel_drive> is correct for synthesis.
 
Analyzing module <camera_capture> in library <work>.
Module <camera_capture> is correct for synthesis.
 
Analyzing module <camera_read> in library <work>.
Module <camera_read> is correct for synthesis.
 
Analyzing module <shared_video_mem> in library <work>.
Module <shared_video_mem> is correct for synthesis.
 
Analyzing module <image_addr_gen> in library <work>.
	div_by = 32'sb00000000000000000000000000000001
Module <image_addr_gen> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <write_id> in unit <vga_setup> has a constant value of 11101100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <write_id> in unit <camera_configure> has a constant value of 01000010 during circuit operation. The register is replaced by logic.

Synthesizing Unit <vga_drive>.
    Related source file is "vga_drive.v".
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 11-bit up counter for signal <hcount_d>.
    Found 1-bit register for signal <vblank>.
    Found 11-bit up accumulator for signal <vcount_d>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred   5 D-type flip-flop(s).
Unit <vga_drive> synthesized.


Synthesizing Unit <vga_pixel_drive>.
    Related source file is "vga_pixel_drive.v".
WARNING:Xst:1780 - Signal <stored_pixel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit register for signal <vga_out>.
    Found 1-bit register for signal <hsync_last>.
    Found 1-bit register for signal <pixel_ab>.
    Found 12-bit register for signal <pixel_b>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <vga_pixel_drive> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 30.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "i2c_master_bit_ctrl.v".
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 22                                             |
    | Inputs             | 4                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | clk_en (positive)                              |
    | Reset              | c_state$or0000 (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000000000000                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <cmd_stop>.
    Found 16-bit down counter for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <dSDA>.
    Found 14-bit down counter for signal <filter_cnt>.
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <slave_wait>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  27 D-type flip-flop(s).
Unit <i2c_master_bit_ctrl> synthesized.


Synthesizing Unit <camera_read>.
    Related source file is "camera_read.v".
    Found finite state machine <FSM_1> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | p_clock (rising_edge)                          |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit register for signal <vcount>.
    Found 10-bit register for signal <hcount>.
    Found 1-bit register for signal <pixel_done>.
    Found 1-bit register for signal <done>.
    Found 16-bit register for signal <pixel_data>.
    Found 10-bit adder for signal <hcount$addsub0000> created at line 81.
    Found 1-bit register for signal <href_last>.
    Found 10-bit adder for signal <vcount$addsub0000> created at line 76.
    Found 1-bit register for signal <vsync_last>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <camera_read> synthesized.


Synthesizing Unit <image_addr_gen>.
    Related source file is "image_addr_gen.v".
WARNING:Xst:646 - Signal <vcount_trun<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <hnumb<9:1>> is used but never assigned. This sourceless signal will be automatically connected to value 101000000.
WARNING:Xst:1780 - Signal <hnumb<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcount_trun<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit adder carry out for signal <addr$addsub0000>.
    Found 9x9-bit multiplier for signal <addr$mult0000> created at line 36.
    Found 10-bit comparator greatequal for signal <hcount_trun$cmp_ge0000> created at line 33.
    Found 10-bit comparator greatequal for signal <vcount_trun$cmp_ge0000> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <image_addr_gen> synthesized.


Synthesizing Unit <clocking>.
    Related source file is "clocking.v".
Unit <clocking> synthesized.


Synthesizing Unit <camera_capture>.
    Related source file is "camera_capture.v".
    Found finite state machine <FSM_2> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | camera_clk (rising_edge)                       |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <mem_din>.
    Found 10-bit register for signal <vcount>.
    Found 10-bit register for signal <hcount>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <mem_request>.
    Found 1-bit register for signal <mem_we>.
    Found 1-bit register for signal <camera_start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  40 D-type flip-flop(s).
Unit <camera_capture> synthesized.


Synthesizing Unit <shared_video_mem>.
    Related source file is "shared_video_mem.v".
WARNING:Xst:647 - Input <camera_request> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <addr_vga<17:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_camera<17:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shared_video_mem> synthesized.


Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "i2c_master_byte_ctrl.v".
    Found finite state machine <FSM_3> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | c_state$or0000 (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <ack_out>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 3-bit down counter for signal <dcnt>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <shift>.
    Found 8-bit register for signal <sr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <i2c_master_byte_ctrl> synthesized.


Synthesizing Unit <i2c_master_top>.
    Related source file is "i2c_master_top.v".
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 1-bit register for signal <al>.
    Found 8-bit register for signal <cr>.
    Found 8-bit register for signal <ctr>.
    Found 1-bit register for signal <irq_flag>.
    Found 16-bit register for signal <prer>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 8-bit register for signal <txr>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_dat_o$mux0000> created at line 164.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <i2c_master_top> synthesized.


Synthesizing Unit <wb_i2c_controller>.
    Related source file is "wb_controller.v".
WARNING:Xst:646 - Signal <i2c_addr<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <din_l<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_l<31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ack_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <done>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 1-bit tristate buffer for signal <scl>.
    Found 32-bit register for signal <dout>.
    Found 32-bit register for signal <addr_l>.
    Found 1-bit register for signal <bus_select>.
    Found 32-bit register for signal <din_l>.
    Found 4-bit register for signal <i2c_addr>.
    Found 8-bit register for signal <i2c_din>.
    Found 1-bit register for signal <i2c_we>.
    Found 1-bit register for signal <wren_l>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 112 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <wb_i2c_controller> synthesized.


Synthesizing Unit <i2c_configure_reg>.
    Related source file is "i2c_configure_reg.v".
WARNING:Xst:646 - Signal <i2c_dout<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_dout<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <i2c_clock_div> is used but never assigned. This sourceless signal will be automatically connected to value 01010101.
    Found finite state machine <FSM_5> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 29                                             |
    | Transitions        | 45                                             |
    | Inputs             | 3                                              |
    | Outputs            | 26                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <device_data>.
    Found 8-bit register for signal <device_id>.
    Found 8-bit register for signal <device_reg>.
    Found 3-bit register for signal <i2c_addr>.
    Found 8-bit register for signal <i2c_din>.
    Found 1-bit register for signal <i2c_start>.
    Found 1-bit register for signal <i2c_we>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
Unit <i2c_configure_reg> synthesized.


Synthesizing Unit <vga_setup>.
    Related source file is "vga_setup.v".
    Found finite state machine <FSM_6> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <start_write>.
    Found 8-bit register for signal <write_data>.
    Found 8-bit register for signal <write_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
Unit <vga_setup> synthesized.


Synthesizing Unit <camera_configure>.
    Related source file is "camera_configure.v".
INFO:Xst:1799 - State 01000 is never reached in FSM <FSM_state>.
INFO:Xst:1799 - State 00111 is never reached in FSM <FSM_state>.
INFO:Xst:1799 - State 01001 is never reached in FSM <FSM_state>.
INFO:Xst:1799 - State 01010 is never reached in FSM <FSM_state>.
    Found finite state machine <FSM_7> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <start_write>.
    Found 8-bit register for signal <write_data>.
    Found 8-bit register for signal <write_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
Unit <camera_configure> synthesized.


Synthesizing Unit <hardware_interface>.
    Related source file is "hardware_interface.v".
WARNING:Xst:1306 - Output <AUDIO_SDATA_OUT> is never assigned.
WARNING:Xst:1306 - Output <HDR1_20> is never assigned.
WARNING:Xst:1306 - Output <HDR1_16> is never assigned.
WARNING:Xst:1306 - Output <HDR1_22> is never assigned.
WARNING:Xst:1306 - Output <HDR1_18> is never assigned.
WARNING:Xst:1306 - Output <HDR1_24> is never assigned.
WARNING:Xst:1306 - Output <HDR1_30> is never assigned.
WARNING:Xst:1306 - Output <HDR1_26> is never assigned.
WARNING:Xst:1306 - Output <HDR1_32> is never assigned.
WARNING:Xst:1306 - Output <HDR1_28> is never assigned.
WARNING:Xst:1306 - Output <HDR1_34> is never assigned.
WARNING:Xst:1306 - Output <HDR1_36> is never assigned.
WARNING:Xst:1306 - Output <HDR1_38> is never assigned.
WARNING:Xst:1306 - Output <AUDIO_BIT_CLK> is never assigned.
WARNING:Xst:1306 - Output <DVI_GPIO1> is never assigned.
WARNING:Xst:647 - Input <AUDIO_SDATA_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <AUDIO_SYNC> is never assigned.
WARNING:Xst:647 - Input <CLK_27MHZ_FPGA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <laser_rgb> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <dip_sw> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_led> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dac_sclk> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dac_mosi> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dac_latchn> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dac_csn> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <clk_100> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit up counter for signal <clk_div>.
    Found 1-bit register for signal <start2_last>.
    Found 1-bit register for signal <start2p>.
    Found 1-bit register for signal <start_last>.
    Found 1-bit register for signal <startp>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <hardware_interface> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 9x9-bit multiplier                                    : 2
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 18-bit adder carry out                                : 2
# Counters                                             : 11
 11-bit up counter                                     : 1
 14-bit down counter                                   : 2
 16-bit down counter                                   : 2
 20-bit up counter                                     : 3
 3-bit down counter                                    : 2
 3-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit up accumulator                                 : 1
# Registers                                            : 210
 1-bit register                                        : 161
 10-bit register                                       : 4
 12-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 6
 32-bit register                                       : 6
 4-bit register                                        : 4
 8-bit register                                        : 22
# Comparators                                          : 4
 10-bit comparator greatequal                          : 4
# Multiplexers                                         : 2
 8-bit 8-to-1 multiplexer                              : 2
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <vga_test/instance_name/video_bus/i2c_plz/byte_controller/c_state/FSM> on signal <c_state[1:3]> with sequential encoding.
Optimizing FSM <main_camera/camera_i2c/video_bus/i2c_plz/byte_controller/c_state/FSM> on signal <c_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00100 | 011
 01000 | 101
 10000 | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <vga_test/instance_name/video_bus/i2c_plz/byte_controller/bit_controller/c_state/FSM> on signal <c_state[1:5]> with sequential encoding.
Optimizing FSM <main_camera/camera_i2c/video_bus/i2c_plz/byte_controller/bit_controller/c_state/FSM> on signal <c_state[1:5]> with sequential encoding.
--------------------------------
 State              | Encoding
--------------------------------
 000000000000000000 | 00000
 000000000000000001 | 00001
 000000000000100000 | 00010
 000010000000000000 | 00011
 000000001000000000 | 00100
 000000000000000010 | 00101
 000000000000000100 | 00110
 000000000000001000 | 00111
 000000000000010000 | 01000
 000000000001000000 | 01001
 000000000010000000 | 01010
 000000000100000000 | 01011
 000000010000000000 | 01100
 000000100000000000 | 01101
 000001000000000000 | 01110
 000100000000000000 | 01111
 001000000000000000 | 10000
 010000000000000000 | 10001
--------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <get_image/camera_reader/FSM_state> on signal <FSM_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 100
 100   | 101
 101   | 011
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <get_image/FSM_state> on signal <FSM_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <vga_test/instance_name/video_bus/FSM_state> on signal <FSM_state[1:2]> with gray encoding.
Optimizing FSM <main_camera/camera_i2c/video_bus/FSM_state> on signal <FSM_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <vga_test/instance_name/FSM_state> on signal <FSM_state[1:5]> with gray encoding.
Optimizing FSM <main_camera/camera_i2c/FSM_state> on signal <FSM_state[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00011
 00011 | 00010
 00100 | 00110
 00101 | 00111
 00110 | 00101
 00111 | 00100
 01000 | 01100
 01001 | 01101
 01010 | 01111
 01011 | 01110
 01100 | 01010
 01101 | 01011
 01110 | 01001
 01111 | 01000
 10000 | 11000
 10001 | 11001
 10010 | 11011
 10011 | 11010
 10100 | 11110
 10101 | 11111
 10110 | 11101
 10111 | 11100
 11000 | 10100
 11001 | 10101
 11010 | 10111
 11011 | 10110
 11100 | 10010
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <vga_test/FSM_state> on signal <FSM_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0001
 00010 | 0011
 00011 | 0010
 00100 | 0110
 00101 | 0111
 00110 | 0101
 00111 | 0100
 01000 | 1100
 01001 | 1101
-------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <main_camera/FSM_state> on signal <FSM_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 011
 00011 | 010
 00100 | 110
 00101 | 111
 00110 | 101
 00111 | unreached
 01000 | unreached
 01001 | unreached
 01010 | unreached
 01011 | 100
-------------------
Loading device for application Rf_Device from file '5vlx50t.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
Reading core <camera_memory.ngc>.
Loading core <camera_memory> for timing and area information for instance <image_memory>.

Synthesizing (advanced) Unit <image_addr_gen>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_addr_mult0000 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_addr_mult0000 by adding 2 register level(s).
Unit <image_addr_gen> synthesized (advanced).
WARNING:Xst:1293 - FF/Latch <dout_31> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_30> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_29> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_28> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_27> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_26> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_25> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_24> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_23> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_22> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_21> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_20> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_19> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_18> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_17> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_16> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_15> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_14> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_13> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_12> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_11> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_10> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_9> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dout_8> has a constant value of 0 in block <wb_i2c_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <din_l_8> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_9> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_10> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_11> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_12> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_13> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_14> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_15> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_16> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_17> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_18> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_19> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_20> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_21> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_22> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_23> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_24> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_25> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_26> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_27> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_28> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_29> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_30> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <din_l_31> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_3> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_4> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_5> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_6> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_7> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_8> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_9> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_10> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_11> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_12> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_13> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_14> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_15> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_16> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_17> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_18> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_19> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_20> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_21> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_22> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_23> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_24> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_25> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_26> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_27> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_28> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_29> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_30> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <addr_l_31> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:2677 - Node <i2c_addr_3> of sequential type is unconnected in block <wb_i2c_controller>.
WARNING:Xst:1710 - FF/Latch <write_data_1> (without init value) has a constant value of 0 in block <vga_setup>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_2> (without init value) has a constant value of 0 in block <vga_setup>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_4> (without init value) has a constant value of 0 in block <vga_setup>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_5> (without init value) has a constant value of 0 in block <vga_setup>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_6> (without init value) has a constant value of 0 in block <vga_setup>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_reg_0> (without init value) has a constant value of 0 in block <camera_configure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_reg_2> (without init value) has a constant value of 0 in block <camera_configure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_reg_3> (without init value) has a constant value of 0 in block <camera_configure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_0> (without init value) has a constant value of 0 in block <camera_configure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_1> (without init value) has a constant value of 0 in block <camera_configure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_3> (without init value) has a constant value of 0 in block <camera_configure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_5> (without init value) has a constant value of 0 in block <camera_configure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch device_id_1 hinder the constant cleaning in the block camera_i2c.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch device_id_7 hinder the constant cleaning in the block camera_i2c.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch device_id_2 hinder the constant cleaning in the block camera_i2c.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch device_id_3 hinder the constant cleaning in the block camera_i2c.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch device_data_3 hinder the constant cleaning in the block camera_i2c.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch device_id_5 hinder the constant cleaning in the block camera_i2c.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch device_reg_0 hinder the constant cleaning in the block camera_i2c.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch device_data_0 hinder the constant cleaning in the block camera_i2c.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <device_data_5> has a constant value of 0 in block <camera_i2c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_data_1> has a constant value of 0 in block <camera_i2c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_reg_3> has a constant value of 0 in block <camera_i2c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_reg_2> has a constant value of 0 in block <camera_i2c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_6> has a constant value of 1 in block <camera_i2c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_4> has a constant value of 0 in block <camera_i2c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_0> has a constant value of 0 in block <camera_i2c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_data_6> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_data_5> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_data_4> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_data_2> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_data_1> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_7> has a constant value of 1 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_6> has a constant value of 1 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_5> has a constant value of 1 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_4> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_3> has a constant value of 1 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_2> has a constant value of 1 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_1> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <device_id_0> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dout_0> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_2> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_3> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_4> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_5> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_6> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_7> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <wb_inta_o> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_0> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_2> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_3> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_4> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_5> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_6> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_7> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <dout_0> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_2> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_3> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_4> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_5> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_6> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <dout_7> of sequential type is unconnected in block <video_bus>.
WARNING:Xst:2677 - Node <wb_inta_o> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_0> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_2> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_3> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_4> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_5> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_6> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <wb_dat_o_7> of sequential type is unconnected in block <i2c_plz>.
WARNING:Xst:2677 - Node <done> of sequential type is unconnected in block <get_image>.
WARNING:Xst:2677 - Node <mem_request> of sequential type is unconnected in block <get_image>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 9x9-bit multiplier                                    : 2
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 18-bit adder carry out                                : 2
# Counters                                             : 11
 11-bit up counter                                     : 1
 14-bit down counter                                   : 2
 16-bit down counter                                   : 2
 20-bit up counter                                     : 3
 3-bit down counter                                    : 2
 3-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit up accumulator                                 : 1
# Registers                                            : 525
 Flip-Flops                                            : 525
# Comparators                                          : 4
 10-bit comparator greatequal                          : 4
# Multiplexers                                         : 16
 1-bit 8-to-1 multiplexer                              : 16
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <pixel_b_8> in Unit <vga_pixel_drive> is equivalent to the following 2 FFs/Latches, which will be removed : <pixel_b_9> <pixel_b_10> 
INFO:Xst:2261 - The FF/Latch <pixel_b_0> in Unit <vga_pixel_drive> is equivalent to the following 3 FFs/Latches, which will be removed : <pixel_b_1> <pixel_b_2> <pixel_b_3> 
WARNING:Xst:1293 - FF/Latch <vcount_d_0> has a constant value of 0 in block <vga_drive>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk_div_2> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:1426 - The value init of the FF/Latch main_camera/camera_i2c/device_id_7 hinder the constant cleaning in the block hardware_interface.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch main_camera/camera_i2c/device_id_5 hinder the constant cleaning in the block hardware_interface.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch main_camera/camera_i2c/device_id_3 hinder the constant cleaning in the block hardware_interface.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch main_camera/camera_i2c/device_data_3 hinder the constant cleaning in the block hardware_interface.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch main_camera/camera_i2c/device_id_2 hinder the constant cleaning in the block hardware_interface.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch main_camera/camera_i2c/device_id_1 hinder the constant cleaning in the block hardware_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch main_camera/camera_i2c/device_reg_0 hinder the constant cleaning in the block hardware_interface.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch main_camera/camera_i2c/device_data_0 hinder the constant cleaning in the block hardware_interface.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_id_0> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_id_1> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_id_2> has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_id_3> has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_id_4> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_id_5> has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_id_6> has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_id_7> has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_data_1> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_data_2> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_data_4> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_data_5> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_test/instance_name/device_data_6> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_camera/camera_i2c/device_id_0> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_camera/camera_i2c/device_id_4> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_camera/camera_i2c/device_id_6> has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_camera/camera_i2c/device_reg_2> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_camera/camera_i2c/device_reg_3> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_camera/camera_i2c/device_data_1> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_camera/camera_i2c/device_data_5> has a constant value of 0 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/dout_0> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/dout_2> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/dout_3> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/dout_4> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/dout_5> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/dout_6> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/dout_7> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/dout_0> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/dout_2> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/dout_3> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/dout_4> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/dout_5> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/dout_6> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/dout_7> of sequential type is unconnected in block <hardware_interface>.
INFO:Xst:2261 - The FF/Latch <main_camera/camera_i2c/device_data_3> in Unit <hardware_interface> is equivalent to the following 6 FFs/Latches, which will be removed : <main_camera/camera_i2c/device_data_0> <main_camera/camera_i2c/device_reg_0> <main_camera/camera_i2c/device_id_7> <main_camera/camera_i2c/device_id_5> <main_camera/camera_i2c/device_id_3> <main_camera/camera_i2c/device_id_2> 

Optimizing unit <hardware_interface> ...
WARNING:Xst:1710 - FF/Latch <vga_test/write_reg_7> (without init value) has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga_test/instance_name/device_reg_7> has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_test/write_reg_7> (without init value) has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga_test/instance_name/device_reg_7> has a constant value of 1 in block <hardware_interface>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vga_drive> ...

Optimizing unit <vga_pixel_drive> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <camera_read> ...

Optimizing unit <image_addr_gen> ...

Optimizing unit <camera_capture> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_top> ...
WARNING:Xst:2677 - Node <get_image/vcount_0> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <get_image/hcount_0> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <get_image/mem_request> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <get_image/done> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/byte_controller/ack_out> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/byte_controller/bit_controller/busy> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/byte_controller/bit_controller/sta_condition> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/wb_dat_o_7> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/wb_dat_o_6> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/wb_dat_o_5> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/wb_dat_o_4> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/wb_dat_o_3> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/wb_dat_o_2> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/wb_dat_o_0> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/rxack> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/wb_inta_o> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/irq_flag> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/al> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/cr_0> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/cr_2> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/ctr_6> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/ctr_5> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/ctr_4> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/ctr_3> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/ctr_2> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <vga_test/instance_name/video_bus/i2c_plz/ctr_0> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/byte_controller/ack_out> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/byte_controller/bit_controller/busy> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/byte_controller/bit_controller/sta_condition> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/wb_dat_o_7> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/wb_dat_o_6> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/wb_dat_o_5> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/wb_dat_o_4> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/wb_dat_o_3> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/wb_dat_o_2> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/wb_dat_o_0> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/rxack> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/wb_inta_o> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/irq_flag> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/al> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/cr_0> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/cr_2> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/ctr_6> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/ctr_5> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/ctr_4> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/ctr_3> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/ctr_2> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <main_camera/camera_i2c/video_bus/i2c_plz/ctr_0> of sequential type is unconnected in block <hardware_interface>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hardware_interface, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 579
 Flip-Flops                                            : 579

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hardware_interface.ngr
Top Level Output File Name         : hardware_interface
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 80

Cell Usage :
# BELS                             : 1152
#      GND                         : 2
#      INV                         : 70
#      LUT1                        : 83
#      LUT2                        : 45
#      LUT3                        : 115
#      LUT4                        : 125
#      LUT5                        : 90
#      LUT6                        : 239
#      MUXCY                       : 155
#      MUXF7                       : 59
#      VCC                         : 2
#      XORCY                       : 167
# FlipFlops/Latches                : 583
#      FD                          : 156
#      FDE                         : 140
#      FDR                         : 72
#      FDRE                        : 134
#      FDRS                        : 17
#      FDRSE                       : 6
#      FDS                         : 10
#      FDSE                        : 48
# RAMS                             : 30
#      RAMB36_EXP                  : 30
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 53
#      IBUF                        : 13
#      IBUFG                       : 1
#      IOBUF                       : 4
#      OBUF                        : 35
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-3 


Slice Logic Utilization: 
 Number of Slice Registers:             583  out of  28800     2%  
 Number of Slice LUTs:                  767  out of  28800     2%  
    Number used as Logic:               767  out of  28800     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    945
   Number with an unused Flip Flop:     362  out of    945    38%  
   Number with an unused LUT:           178  out of    945    18%  
   Number of fully used LUT-FF pairs:   405  out of    945    42%  
   Number of unique control sets:        88

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  54  out of    480    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               30  out of     60    50%  
    Number using Block RAM only:         30
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DCM_ADVs:                      1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
HDR1_48                            | BUFGP                        | 113   |
USER_CLK                           | clk_50_gen/DCM_ADV_INST:CLKDV| 530   |
-----------------------------------+------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                            | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
stored_image/image_memory/BU2/dbiterr(stored_image/image_memory/BU2/XST_GND:G)                                                                                                                                                                   | NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP)    | 184   |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascadelata_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascadelatb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascaderega_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascaderegb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascadelata_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascadelatb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascaderega_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascaderegb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascadelata_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascadelatb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascaderega_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascaderegb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascadelata_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascadelatb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascaderega_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascaderegb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascadelata_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascadelatb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascaderega_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascaderegb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascadelata_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascadelatb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascaderega_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascaderegb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascadelata_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascadelatb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascaderega_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascaderegb_tmp(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.CASCADED_PRIM36.TDP_T)| 2     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.865ns (Maximum Frequency: 205.550MHz)
   Minimum input arrival time before clock: 2.548ns
   Maximum output required time after clock: 3.329ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'HDR1_48'
  Clock period: 4.865ns (frequency: 205.550MHz)
  Total number of paths / destination ports: 54031 / 953
-------------------------------------------------------------------------
Delay:               4.865ns (Levels of Logic = 14)
  Source:            get_image/vcount_9 (FF)
  Destination:       stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Source Clock:      HDR1_48 rising
  Destination Clock: HDR1_48 rising

  Data Path: get_image/vcount_9 to stored_image/image_memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.396   0.818  get_image/vcount_9 (get_image/vcount_9)
     LUT5:I0->O            4   0.086   0.372  stored_image/camera_addr_gen/vcount_trun_cmp_ge00001 (stored_image/camera_addr_gen/vcount_trun_cmp_ge0000)
     LUT3:I2->O            1   0.086   0.000  stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_lut<4> (stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_lut<4>)
     MUXCY:S->O            1   0.305   0.000  stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<4> (stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<5> (stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<6> (stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<7> (stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<8> (stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<9> (stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_cy<9>)
     XORCY:CI->O           1   0.300   0.361  stored_image/camera_addr_gen/Mmult_addr_mult0000_Madd_xor<10> (stored_image/camera_addr_gen/addr_mult0000<14>)
     LUT1:I0->O            1   0.086   0.000  stored_image/camera_addr_gen/Madd_addr_addsub0000_cy<14>_rt (stored_image/camera_addr_gen/Madd_addr_addsub0000_cy<14>_rt)
     MUXCY:S->O            0   0.305   0.000  stored_image/camera_addr_gen/Madd_addr_addsub0000_cy<14> (stored_image/camera_addr_gen/Madd_addr_addsub0000_cy<14>)
     XORCY:CI->O          30   0.300   0.700  stored_image/camera_addr_gen/Madd_addr_addsub0000_xor<15> (stored_image/addr_camera<15>)
     begin scope: 'stored_image/image_memory'
     begin scope: 'BU2'
     LUT4:I0->O            2   0.086   0.239  U0/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a/enout_9_cmp_eq00001 (U0/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a/enout_9_cmp_eq0000)
     RAMB36_EXP:ENAU           0.311          U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------
    Total                      4.865ns (2.375ns logic, 2.490ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 2.506ns (frequency: 399.003MHz)
  Total number of paths / destination ports: 61675 / 1551
-------------------------------------------------------------------------
Delay:               5.012ns (Levels of Logic = 5)
  Source:            vga_gen/hcount_d_4 (FF)
  Destination:       vga_gen/vsync (FF)
  Source Clock:      USER_CLK rising 0.5X
  Destination Clock: USER_CLK rising 0.5X

  Data Path: vga_gen/hcount_d_4 to vga_gen/vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.858  vga_gen/hcount_d_4 (vga_gen/hcount_d_4)
     LUT6:I0->O            4   0.086   0.560  vga_gen/blank_or0000211 (vga_gen/N5)
     LUT6:I3->O           24   0.086   0.854  vga_gen/hreset1 (vga_gen/hreset)
     LUT5:I0->O            2   0.086   0.772  vga_gen/vsyncoff111 (vga_gen/N51)
     LUT6:I1->O            2   0.086   0.440  vga_gen/vsyncoff11 (vga_gen/N6)
     LUT2:I0->O            1   0.086   0.235  vga_gen/vsyncon1 (vga_gen/vsyncon)
     FDRE:R                    0.468          vga_gen/vsync
    ----------------------------------------
    Total                      5.012ns (1.294ns logic, 3.719ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 75 / 75
-------------------------------------------------------------------------
Offset:              2.006ns (Levels of Logic = 2)
  Source:            GPIO_SW_W (PAD)
  Destination:       db_3/count_0 (FF)
  Destination Clock: USER_CLK rising 0.5X

  Data Path: GPIO_SW_W to db_3/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.447  GPIO_SW_W_IBUF (GPIO_SW_W_IBUF)
     LUT3:I1->O           21   0.086   0.311  db_3/count_or00001 (db_3/count_or0000)
     FDRE:R                    0.468          db_3/count_0
    ----------------------------------------
    Total                      2.006ns (1.248ns logic, 0.758ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'HDR1_48'
  Total number of paths / destination ports: 42 / 32
-------------------------------------------------------------------------
Offset:              2.548ns (Levels of Logic = 5)
  Source:            HDR1_44 (PAD)
  Destination:       get_image/camera_reader/vcount_9 (FF)
  Destination Clock: HDR1_48 rising

  Data Path: HDR1_44 to get_image/camera_reader/vcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.694   0.403  HDR1_44_IBUF (HDR1_44_IBUF)
     LUT6:I5->O            5   0.086   0.377  get_image/camera_reader/vcount_mux0000<0>21 (get_image/camera_reader/N15)
     LUT4:I3->O            3   0.086   0.369  get_image/camera_reader/vcount_mux0000<0>31 (get_image/camera_reader/N211)
     LUT6:I5->O            1   0.086   0.361  get_image/camera_reader/vcount_mux0000<0>_SW1 (N213)
     LUT5:I4->O            1   0.086   0.000  get_image/camera_reader/vcount_mux0000<0> (get_image/camera_reader/vcount_mux0000<0>)
     FD:D                     -0.022          get_image/camera_reader/vcount_9
    ----------------------------------------
    Total                      2.548ns (1.038ns logic, 1.510ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.329ns (Levels of Logic = 2)
  Source:            db_1/clean (FF)
  Destination:       HDR1_42 (PAD)
  Source Clock:      USER_CLK rising 0.5X

  Data Path: db_1/clean to HDR1_42
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            137   0.396   0.338  db_1/clean (db_1/clean)
     INV:I->O              2   0.212   0.239  HDR1_421_INV_0 (HDR1_42_OBUF)
     OBUF:I->O                 2.144          HDR1_42_OBUF (HDR1_42)
    ----------------------------------------
    Total                      3.329ns (2.752ns logic, 0.577ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 31.16 secs
 
--> 


Total memory usage is 606400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  315 (   0 filtered)
Number of infos    :   11 (   0 filtered)

