2018-11-29 14:27:47 INFO : svn revison r238456906
2018-11-29 14:27:47 INFO : distributing menu...
2018-11-29 14:27:47 INFO : loading resource information from JSON: /home/bergauer/gitlab/cms-cactus/menu-tools/tm-vhdlproducer/config/resource_default.json
2018-11-29 14:27:47 INFO : :: listing resources...
2018-11-29 14:27:47 INFO : thresholds:
2018-11-29 14:27:47 INFO :  * floor: sliceLUTs=17.00%, processors=0.00%
2018-11-29 14:27:47 INFO :  * ceiling: sliceLUTs=90.00%, processors=100.00%
2018-11-29 14:27:47 INFO : instances:
2018-11-29 14:27:47 INFO :  * MuonCondition[ muon ]: sliceLUTs=0.01%, processors=0.00%
2018-11-29 14:27:47 INFO :  * MuonCondition[ muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.08%, processors=0.33%: 
2018-11-29 14:27:47 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :  * MuonCondition[ muon, muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2018-11-29 14:27:47 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :  * MuonCondition[ muon, muon, muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2018-11-29 14:27:47 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :  * CaloCondition[ calo ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO :  * CaloCondition[ calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.05%, processors=0.33%: 
2018-11-29 14:27:47 INFO :  * CaloCondition[ calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO :  * CaloCondition[ calo, calo, calo, calo ]: sliceLUTs=0.07%, processors=0.00%
2018-11-29 14:27:47 INFO :  * CaloConditionOvRm[ calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2018-11-29 14:27:47 INFO :  * CaloConditionOvRm[ calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.05%, processors=0.33%: 
2018-11-29 14:27:47 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2018-11-29 14:27:47 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo, calo ]: sliceLUTs=0.07%, processors=0.00%
2018-11-29 14:27:47 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2018-11-29 14:27:47 INFO :  * CorrelationCondition[ calo, calo ]: sliceLUTs=0.03%, processors=0.00%
2018-11-29 14:27:47 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%: 
2018-11-29 14:27:47 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%: 
2018-11-29 14:27:47 INFO :  * CorrelationCondition[ calo, muon ]: sliceLUTs=0.05%, processors=0.00%
2018-11-29 14:27:47 INFO :    * deta: sliceLUTs=0.01%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dr: sliceLUTs=0.05%, processors=0.06%: 
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.00%, processors=0.39%: 
2018-11-29 14:27:47 INFO :    * mass: sliceLUTs=0.12%, processors=0.14%: 
2018-11-29 14:27:47 INFO :  * CorrelationCondition[ calo, esum ]: sliceLUTs=0.02%, processors=0.00%
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.04%, processors=0.41%: 
2018-11-29 14:27:47 INFO :    * mass: sliceLUTs=0.01%, processors=0.08%: 
2018-11-29 14:27:47 INFO :  * CorrelationCondition[ muon, esum ]: sliceLUTs=0.08%, processors=0.00%
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.61%: 
2018-11-29 14:27:47 INFO :    * mass: sliceLUTs=0.02%, processors=0.14%: 
2018-11-29 14:27:47 INFO :  * CorrelationCondition[ muon, muon ]: sliceLUTs=0.04%, processors=0.00%
2018-11-29 14:27:47 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.01%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dr: sliceLUTs=0.04%, processors=0.06%: 
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.03%, processors=0.33%: 
2018-11-29 14:27:47 INFO :    * mass: sliceLUTs=0.07%, processors=0.08%: 
2018-11-29 14:27:47 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :  * CorrelationConditionOvRm[ calo, calo ]: sliceLUTs=0.03%, processors=0.00%
2018-11-29 14:27:47 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dr: sliceLUTs=0.03%, processors=0.06%: 
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%: 
2018-11-29 14:27:47 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%: 
2018-11-29 14:27:47 INFO :  * CorrelationConditionOvRm[ calo, calo, calo ]: sliceLUTs=0.10%, processors=0.00%
2018-11-29 14:27:47 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2018-11-29 14:27:47 INFO :    * dr: sliceLUTs=0.03%, processors=0.06%: 
2018-11-29 14:27:47 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%: 
2018-11-29 14:27:47 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%: 
2018-11-29 14:27:47 INFO :  * EsumsCondition[ esum ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO :  * MinBiasCondition[ bias ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO :  * ExternalCondition[ ext ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO :  * TowerCountCondition[ count ]: sliceLUTs=0.00%, processors=0.00%
2018-11-29 14:27:47 INFO : |-----------------------------------------------------------------------------|
2018-11-29 14:27:47 INFO : |                                                                             |
2018-11-29 14:27:47 INFO : | Algorithms sorted by payload (descending)                                   |
2018-11-29 14:27:47 INFO : |                                                                             |
2018-11-29 14:27:47 INFO : |-----------------------------------------------------------------------------|
2018-11-29 14:27:47 INFO : |-------|-----------|---------|-----------------------------------------------|
2018-11-29 14:27:47 INFO : | Index | SliceLUTs | DSPs    | Name                                          |
2018-11-29 14:27:47 INFO : |-------|-----------|---------|-----------------------------------------------|
2018-11-29 14:27:47 INFO : |     4 |    0.048% |  0.000% | L1_DoubleEG5                                  |
2018-11-29 14:27:47 INFO : |     6 |    0.048% |  0.000% | L1_SingleJet120_FWD3p0                        |
2018-11-29 14:27:47 INFO : |     5 |    0.048% |  0.000% | L1_SingleJet60_FWD3p0                         |
2018-11-29 14:27:47 INFO : |     1 |    0.160% |  0.000% | L1_DoubleMu0                                  |
2018-11-29 14:27:47 INFO : |     0 |    0.320% |  0.000% | L1_QuadMuOpen_OS                              |
2018-11-29 14:27:47 INFO : |     2 |    4.608% |  8.064% | L1_SingleEG12_SingleJet28_MidEta2p7_Mi...     |
2018-11-29 14:27:47 INFO : |     3 |    4.608% |  8.064% | L1_SingleEG15_SingleJet28_MidEta2p7_Mi...     |
2018-11-29 14:27:47 INFO : |-------|-----------|---------|-----------------------------------------------|
2018-11-29 14:27:47 INFO : |-----------------------------------------------------------------------------|
2018-11-29 14:27:47 INFO : distributing algorithms, shadow ratio: 0.0
2018-11-29 14:27:47 INFO : starting algorithm distribution for 7 algorithms on 1 modules using shadow ratio of 0.0
2018-11-29 14:27:47 INFO :  . adding L1_SingleEG12_SingleJet28_MidEta2p7_MinDr0p4 (2) to module 0
2018-11-29 14:27:47 INFO :  . adding L1_SingleEG15_SingleJet28_MidEta2p7_MinDr0p4 (3) to module 0
2018-11-29 14:27:47 INFO :  . adding L1_QuadMuOpen_OS (0) to module 0
2018-11-29 14:27:47 INFO :  . adding L1_DoubleMu0 (1) to module 0
2018-11-29 14:27:47 INFO :  . adding L1_DoubleEG5 (4) to module 0
2018-11-29 14:27:47 INFO :  . adding L1_SingleJet120_FWD3p0 (6) to module 0
2018-11-29 14:27:47 INFO :  . adding L1_SingleJet60_FWD3p0 (5) to module 0
2018-11-29 14:27:47 INFO : |-----------------------------------------------------------------------------|
2018-11-29 14:27:47 INFO : |                                                                             |
2018-11-29 14:27:47 INFO : | Detailed distribition on 1 modules, shadow ratio: 0.0                       |
2018-11-29 14:27:47 INFO : |                                                                             |
2018-11-29 14:27:47 INFO : |------------|----------------------------------------------------------------|
2018-11-29 14:27:47 INFO : | Module     | Algorithm                                                      |
2018-11-29 14:27:47 INFO : | ID | Index | Index | Name                                                   |
2018-11-29 14:27:47 INFO : |----|-------|-------|--------------------------------------------------------|
2018-11-29 14:27:47 INFO : |  0 |     0 |     2 | L1_SingleEG12_SingleJet28_MidEta2p7_MinDr0p4           |
2018-11-29 14:27:47 INFO : |  0 |     1 |     3 | L1_SingleEG15_SingleJet28_MidEta2p7_MinDr0p4           |
2018-11-29 14:27:47 INFO : |  0 |     2 |     0 | L1_QuadMuOpen_OS                                       |
2018-11-29 14:27:47 INFO : |  0 |     3 |     1 | L1_DoubleMu0                                           |
2018-11-29 14:27:47 INFO : |  0 |     4 |     4 | L1_DoubleEG5                                           |
2018-11-29 14:27:47 INFO : |  0 |     5 |     6 | L1_SingleJet120_FWD3p0                                 |
2018-11-29 14:27:47 INFO : |  0 |     6 |     5 | L1_SingleJet60_FWD3p0                                  |
2018-11-29 14:27:47 INFO : |----|-------|-------|--------------------------------------------------------|
2018-11-29 14:27:47 INFO : |-----------------------------------------------------------------------------|
2018-11-29 14:27:47 INFO : |                                                                             |
2018-11-29 14:27:47 INFO : | Condition distribution, sorted by weight (descending)                       |
2018-11-29 14:27:47 INFO : |                                                                             |
2018-11-29 14:27:47 INFO : |-----------------------------------------------------------------------------|
2018-11-29 14:27:47 INFO : | Name                                             | Modules                  |
2018-11-29 14:27:47 INFO : |--------------------------------------------------|--------------------------|
2018-11-29 14:27:47 INFO : | CaloCaloCorrelation_i8                           | 0                        |
2018-11-29 14:27:47 INFO : | CaloCaloCorrelation_i7                           | 0                        |
2018-11-29 14:27:47 INFO : | QuadMU_i1                                        | 0                        |
2018-11-29 14:27:47 INFO : | DoubleMU_i0                                      | 0                        |
2018-11-29 14:27:47 INFO : | DoubleEG_i2                                      | 0                        |
2018-11-29 14:27:47 INFO : | SingleJET_i3                                     | 0                        |
2018-11-29 14:27:47 INFO : | SingleJET_i6                                     | 0                        |
2018-11-29 14:27:47 INFO : | SingleJET_i5                                     | 0                        |
2018-11-29 14:27:47 INFO : | SingleJET_i4                                     | 0                        |
2018-11-29 14:27:47 INFO : |--------------------------------------------------|--------------------------|
2018-11-29 14:27:47 INFO : |-----------------------------------------------------------------------------|
2018-11-29 14:27:47 INFO : |                                                                             |
2018-11-29 14:27:47 INFO : | Summary for distribution on 1 modules, shadow ratio: 0.0                    |
2018-11-29 14:27:47 INFO : |                                                                             |
2018-11-29 14:27:47 INFO : |-------------------------------------|---------------------------------------|
2018-11-29 14:27:47 INFO : | Module                              | Payload                               |
2018-11-29 14:27:47 INFO : | ID | Algorithms | Conditions | Rel. | SliceLUTs | DSPs    |                 |
2018-11-29 14:27:47 INFO : |----|------------|------------|------|-----------|---------|-----------------|
2018-11-29 14:27:47 INFO : |  0 |          7 |          9 | 1.29 |    26.84% |  16.13% |                 |
2018-11-29 14:27:47 INFO : |----|------------|------------|------|-----------|---------|-----------------|
2018-11-29 14:27:47 INFO : writing VHDL modules...
2018-11-29 14:27:47 INFO : writing 7 algorithms to 1 module(s)
2018-11-29 14:27:47 INFO : writing output for module: 0
2018-11-29 14:27:47 INFO : algo_index.vhd          : /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/vhdl/module_0/src/algo_index.vhd
2018-11-29 14:27:48 INFO : gtl_module_signals.vhd  : /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/vhdl/module_0/src/gtl_module_signals.vhd
2018-11-29 14:27:48 INFO : gtl_module_instances.vhd: /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/vhdl/module_0/src/gtl_module_instances.vhd
2018-11-29 14:27:48 INFO : ugt_constants.vhd       : /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/vhdl/module_0/src/ugt_constants.vhd
2018-11-29 14:27:48 INFO : writing updated XML file /home/bergauer/L1Menu_GTL_v2_x_y_test.xml
2018-11-29 14:27:48 INFO : reading source XML menu file /home/bergauer/L1Menu_GTL_v2_x_y_test.xml
2018-11-29 14:27:48 INFO : processing menu "L1Menu_GTL_v2_x_y_test" ... 
2018-11-29 14:27:48 INFO : updating menu information...
2018-11-29 14:27:48 INFO : uuid_menu     : 37d17afa-95d7-4e21-aaf2-5f8ccb7704c1
2018-11-29 14:27:48 INFO : uuid_firmware : 09c6b402-4680-4a54-8ebb-880d6e4872bd
2018-11-29 14:27:48 INFO : n_modules     : 1
2018-11-29 14:27:48 INFO : writing target XML menu file /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/xml/L1Menu_GTL_v2_x_y_test-d1.xml
2018-11-29 14:27:48 INFO : generating menu documentation...
2018-11-29 14:27:48 INFO : writing HTML documentation /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/xml/L1Menu_GTL_v2_x_y_test-d1.xml
2018-11-29 14:27:49 INFO : writing TWIKI page template /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/xml/L1Menu_GTL_v2_x_y_test-d1.xml
2018-11-29 14:27:49 INFO : patching filenames...
2018-11-29 14:27:49 INFO : /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/doc/L1Menu_GTL_v2_x_y_test.twiki --> /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/doc/L1Menu_GTL_v2_x_y_test-d1.twiki
2018-11-29 14:27:49 INFO : /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/doc/L1Menu_GTL_v2_x_y_test.html --> /home/bergauer/menu_L1Menu_GTL_v2_x_y_test/L1Menu_GTL_v2_x_y_test-d1/doc/L1Menu_GTL_v2_x_y_test-d1.html
2018-11-29 14:27:49 INFO : done.
