{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411319129958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.1 Build 205 08/13/2014 SJ Full Version " "Version 14.0.1 Build 205 08/13/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411319129958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 21 13:05:29 2014 " "Processing started: Sun Sep 21 13:05:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411319129958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411319129958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off chip -c chip --merge=on --recompile=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off chip -c chip --merge=on --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411319129958 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "Top " "Using Hybrid (Rapid Recompile) netlist for partition \"Top\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319140673 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "sld_hub:auto_hub " "Using Hybrid (Rapid Recompile) netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319141705 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "sld_signaltap:auto_signaltap_0 " "Using Hybrid (Rapid Recompile) netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319142018 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 251 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 251 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1411319142764 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1411319142771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "38 0 2 0 0 " "Adding 38 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1411319143162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319143162 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PBTN\[1\] " "No output dependent on input pin \"PBTN\[1\]\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319150535 "|CHIP|PBTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PBTN\[2\] " "No output dependent on input pin \"PBTN\[2\]\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319150535 "|CHIP|PBTN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_btn_export\[0\] " "No output dependent on input pin \"fpga_btn_export\[0\]\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319150535 "|CHIP|fpga_btn_export[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_btn_export\[1\] " "No output dependent on input pin \"fpga_btn_export\[1\]\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319150535 "|CHIP|fpga_btn_export[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_btn_export\[2\] " "No output dependent on input pin \"fpga_btn_export\[2\]\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319150535 "|CHIP|fpga_btn_export[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_btn_export\[3\] " "No output dependent on input pin \"fpga_btn_export\[3\]\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411319150535 "|CHIP|fpga_btn_export[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1411319150535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11226 " "Implemented 11226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1411319150607 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1411319150607 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1411319150607 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11037 " "Implemented 11037 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1411319150607 ""} { "Info" "ICUT_CUT_TM_RAMS" "118 " "Implemented 118 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1411319150607 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1411319150607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411319153122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 21 13:05:53 2014 " "Processing ended: Sun Sep 21 13:05:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411319153122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411319153122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411319153122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411319153122 ""}
