 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 30 03:04:14 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_Register_File/Memory_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][6]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][6]/Q (DFFRQX2M)          0.47       0.47 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.47 f
  U0_ALU_16B/B[6] (ALU_16B)                               0.00       0.47 f
  U0_ALU_16B/U90/Y (BUFX2M)                               0.21       0.69 f
  U0_ALU_16B/div_60/b[6] (ALU_16B_DW_div_uns_0)           0.00       0.69 f
  U0_ALU_16B/div_60/U70/Y (NOR2X1M)                       0.16       0.84 r
  U0_ALU_16B/div_60/U67/Y (AND3X1M)                       0.20       1.05 r
  U0_ALU_16B/div_60/U65/Y (AND2X1M)                       0.16       1.21 r
  U0_ALU_16B/div_60/U62/Y (AND4X1M)                       0.25       1.46 r
  U0_ALU_16B/div_60/U40/Y (CLKMX2X2M)                     0.24       1.70 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  U0_ALU_16B/div_60/U63/Y (AND3X1M)                       0.32       2.46 f
  U0_ALU_16B/div_60/U46/Y (CLKMX2X2M)                     0.24       2.70 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  U0_ALU_16B/div_60/U64/Y (AND2X1M)                       0.24       3.67 r
  U0_ALU_16B/div_60/U51/Y (CLKMX2X2M)                     0.27       3.93 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  U0_ALU_16B/div_60/U66/Y (AND2X1M)                       0.28       5.30 f
  U0_ALU_16B/div_60/U55/Y (CLKMX2X2M)                     0.24       5.54 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  U0_ALU_16B/div_60/U68/Y (AND3X1M)                       0.39       7.35 f
  U0_ALU_16B/div_60/U58/Y (CLKMX2X2M)                     0.25       7.60 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.05 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.38 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.71 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.04 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.34 f
  U0_ALU_16B/div_60/U69/Y (AND2X1M)                       0.32       9.67 f
  U0_ALU_16B/div_60/U60/Y (CLKMX2X2M)                     0.25       9.92 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.37 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.70 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.03 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.36 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.69 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      11.99 f
  U0_ALU_16B/div_60/U71/Y (AND2X1M)                       0.34      12.34 f
  U0_ALU_16B/div_60/U61/Y (CLKMX2X2M)                     0.24      12.58 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)
                                                          0.45      13.03 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)
                                                          0.33      13.36 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)
                                                          0.33      13.68 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)
                                                          0.33      14.01 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)
                                                          0.33      14.34 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)
                                                          0.33      14.67 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)
                                                          0.32      14.98 f
  U0_ALU_16B/div_60/quotient[0] (ALU_16B_DW_div_uns_0)
                                                          0.00      14.98 f
  U0_ALU_16B/U43/Y (AOI222X1M)                            0.41      15.39 r
  U0_ALU_16B/U40/Y (AOI31X2M)                             0.14      15.53 f
  U0_ALU_16B/ALU_OUT_reg[0]/D (DFFRQX2M)                  0.00      15.53 f
  data arrival time                                                 15.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.10


  Startpoint: U0_Register_File/Memory_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][6]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][6]/Q (DFFRQX2M)          0.47       0.47 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.47 f
  U0_ALU_16B/B[6] (ALU_16B)                               0.00       0.47 f
  U0_ALU_16B/U90/Y (BUFX2M)                               0.21       0.69 f
  U0_ALU_16B/div_60/b[6] (ALU_16B_DW_div_uns_0)           0.00       0.69 f
  U0_ALU_16B/div_60/U70/Y (NOR2X1M)                       0.16       0.84 r
  U0_ALU_16B/div_60/U67/Y (AND3X1M)                       0.20       1.05 r
  U0_ALU_16B/div_60/U65/Y (AND2X1M)                       0.16       1.21 r
  U0_ALU_16B/div_60/U62/Y (AND4X1M)                       0.25       1.46 r
  U0_ALU_16B/div_60/U40/Y (CLKMX2X2M)                     0.24       1.70 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  U0_ALU_16B/div_60/U63/Y (AND3X1M)                       0.32       2.46 f
  U0_ALU_16B/div_60/U46/Y (CLKMX2X2M)                     0.24       2.70 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  U0_ALU_16B/div_60/U64/Y (AND2X1M)                       0.24       3.67 r
  U0_ALU_16B/div_60/U51/Y (CLKMX2X2M)                     0.27       3.93 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  U0_ALU_16B/div_60/U66/Y (AND2X1M)                       0.28       5.30 f
  U0_ALU_16B/div_60/U55/Y (CLKMX2X2M)                     0.24       5.54 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  U0_ALU_16B/div_60/U68/Y (AND3X1M)                       0.39       7.35 f
  U0_ALU_16B/div_60/U58/Y (CLKMX2X2M)                     0.25       7.60 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.05 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.38 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.71 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.04 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.34 f
  U0_ALU_16B/div_60/U69/Y (AND2X1M)                       0.32       9.67 f
  U0_ALU_16B/div_60/U60/Y (CLKMX2X2M)                     0.25       9.92 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.37 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.70 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.03 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.36 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.69 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      11.99 f
  U0_ALU_16B/div_60/U71/Y (AND2X1M)                       0.34      12.34 f
  U0_ALU_16B/div_60/quotient[1] (ALU_16B_DW_div_uns_0)
                                                          0.00      12.34 f
  U0_ALU_16B/U47/Y (AOI222X1M)                            0.31      12.64 r
  U0_ALU_16B/U44/Y (AOI31X2M)                             0.14      12.78 f
  U0_ALU_16B/ALU_OUT_reg[1]/D (DFFRQX2M)                  0.00      12.78 f
  data arrival time                                                 12.78

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[1]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -12.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: U0_Register_File/Memory_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][6]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][6]/Q (DFFRQX2M)          0.47       0.47 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.47 f
  U0_ALU_16B/B[6] (ALU_16B)                               0.00       0.47 f
  U0_ALU_16B/U90/Y (BUFX2M)                               0.21       0.69 f
  U0_ALU_16B/div_60/b[6] (ALU_16B_DW_div_uns_0)           0.00       0.69 f
  U0_ALU_16B/div_60/U70/Y (NOR2X1M)                       0.16       0.84 r
  U0_ALU_16B/div_60/U67/Y (AND3X1M)                       0.20       1.05 r
  U0_ALU_16B/div_60/U65/Y (AND2X1M)                       0.16       1.21 r
  U0_ALU_16B/div_60/U62/Y (AND4X1M)                       0.25       1.46 r
  U0_ALU_16B/div_60/U40/Y (CLKMX2X2M)                     0.24       1.70 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  U0_ALU_16B/div_60/U63/Y (AND3X1M)                       0.32       2.46 f
  U0_ALU_16B/div_60/U46/Y (CLKMX2X2M)                     0.24       2.70 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  U0_ALU_16B/div_60/U64/Y (AND2X1M)                       0.24       3.67 r
  U0_ALU_16B/div_60/U51/Y (CLKMX2X2M)                     0.27       3.93 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  U0_ALU_16B/div_60/U66/Y (AND2X1M)                       0.28       5.30 f
  U0_ALU_16B/div_60/U55/Y (CLKMX2X2M)                     0.24       5.54 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  U0_ALU_16B/div_60/U68/Y (AND3X1M)                       0.39       7.35 f
  U0_ALU_16B/div_60/U58/Y (CLKMX2X2M)                     0.25       7.60 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.05 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.38 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.71 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.04 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.34 f
  U0_ALU_16B/div_60/U69/Y (AND2X1M)                       0.32       9.67 f
  U0_ALU_16B/div_60/quotient[2] (ALU_16B_DW_div_uns_0)
                                                          0.00       9.67 f
  U0_ALU_16B/U51/Y (AOI222X1M)                            0.44      10.11 r
  U0_ALU_16B/U48/Y (AOI31X2M)                             0.14      10.25 f
  U0_ALU_16B/ALU_OUT_reg[2]/D (DFFRQX2M)                  0.00      10.25 f
  data arrival time                                                 10.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[2]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0_Register_File/Memory_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][6]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][6]/Q (DFFRQX2M)          0.47       0.47 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.47 f
  U0_ALU_16B/B[6] (ALU_16B)                               0.00       0.47 f
  U0_ALU_16B/U90/Y (BUFX2M)                               0.21       0.69 f
  U0_ALU_16B/div_60/b[6] (ALU_16B_DW_div_uns_0)           0.00       0.69 f
  U0_ALU_16B/div_60/U70/Y (NOR2X1M)                       0.16       0.84 r
  U0_ALU_16B/div_60/U67/Y (AND3X1M)                       0.20       1.05 r
  U0_ALU_16B/div_60/U65/Y (AND2X1M)                       0.16       1.21 r
  U0_ALU_16B/div_60/U62/Y (AND4X1M)                       0.25       1.46 r
  U0_ALU_16B/div_60/U40/Y (CLKMX2X2M)                     0.24       1.70 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  U0_ALU_16B/div_60/U63/Y (AND3X1M)                       0.32       2.46 f
  U0_ALU_16B/div_60/U46/Y (CLKMX2X2M)                     0.24       2.70 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  U0_ALU_16B/div_60/U64/Y (AND2X1M)                       0.24       3.67 r
  U0_ALU_16B/div_60/U51/Y (CLKMX2X2M)                     0.27       3.93 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  U0_ALU_16B/div_60/U66/Y (AND2X1M)                       0.28       5.30 f
  U0_ALU_16B/div_60/U55/Y (CLKMX2X2M)                     0.24       5.54 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  U0_ALU_16B/div_60/U68/Y (AND3X1M)                       0.39       7.35 f
  U0_ALU_16B/div_60/quotient[3] (ALU_16B_DW_div_uns_0)
                                                          0.00       7.35 f
  U0_ALU_16B/U55/Y (AOI222X1M)                            0.44       7.79 r
  U0_ALU_16B/U52/Y (AOI31X2M)                             0.14       7.93 f
  U0_ALU_16B/ALU_OUT_reg[3]/D (DFFRQX2M)                  0.00       7.93 f
  data arrival time                                                  7.93

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[3]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -7.93
  --------------------------------------------------------------------------
  slack (MET)                                                       11.70


  Startpoint: U0_Register_File/Memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][0]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[0] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[0] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U97/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[0] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U37/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U114/Y (NOR2X1M)                     0.18       0.96 r
  U0_ALU_16B/mult_56/U3/Y (AND2X2M)                       0.16       1.12 r
  U0_ALU_16B/mult_56/S2_2_2/CO (ADDFX2M)                  0.54       1.66 r
  U0_ALU_16B/mult_56/S2_3_2/CO (ADDFX2M)                  0.55       2.21 r
  U0_ALU_16B/mult_56/S2_4_2/CO (ADDFX2M)                  0.55       2.76 r
  U0_ALU_16B/mult_56/S2_5_2/CO (ADDFX2M)                  0.55       3.31 r
  U0_ALU_16B/mult_56/S2_6_2/CO (ADDFX2M)                  0.55       3.86 r
  U0_ALU_16B/mult_56/S4_2/S (ADDFX2M)                     0.58       4.44 f
  U0_ALU_16B/mult_56/U11/Y (CLKXOR2X2M)                   0.31       4.75 r
  U0_ALU_16B/mult_56/FS_1/A[7] (ALU_16B_DW01_add_1)       0.00       4.75 r
  U0_ALU_16B/mult_56/FS_1/U3/Y (NAND2X2M)                 0.07       4.82 f
  U0_ALU_16B/mult_56/FS_1/U31/Y (OA21X1M)                 0.37       5.19 f
  U0_ALU_16B/mult_56/FS_1/U28/Y (AOI2BB1X1M)              0.26       5.45 f
  U0_ALU_16B/mult_56/FS_1/U26/Y (OA21X1M)                 0.40       5.85 f
  U0_ALU_16B/mult_56/FS_1/U21/Y (OAI21BX1M)               0.25       6.10 r
  U0_ALU_16B/mult_56/FS_1/U19/Y (OAI21X1M)                0.13       6.23 f
  U0_ALU_16B/mult_56/FS_1/U2/Y (AOI21BX2M)                0.17       6.40 f
  U0_ALU_16B/mult_56/FS_1/U4/Y (XNOR2X2M)                 0.12       6.52 r
  U0_ALU_16B/mult_56/FS_1/SUM[13] (ALU_16B_DW01_add_1)
                                                          0.00       6.52 r
  U0_ALU_16B/mult_56/PRODUCT[15] (ALU_16B_DW02_mult_0)
                                                          0.00       6.52 r
  U0_ALU_16B/U4/Y (OAI2BB1X2M)                            0.15       6.67 r
  U0_ALU_16B/ALU_OUT_reg[15]/D (DFFRQX2M)                 0.00       6.67 r
  data arrival time                                                  6.67

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[15]/CK (DFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.67
  --------------------------------------------------------------------------
  slack (MET)                                                       12.83


  Startpoint: U0_Register_File/Memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][0]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[0] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[0] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U97/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[0] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U37/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U114/Y (NOR2X1M)                     0.18       0.96 r
  U0_ALU_16B/mult_56/U3/Y (AND2X2M)                       0.16       1.12 r
  U0_ALU_16B/mult_56/S2_2_2/CO (ADDFX2M)                  0.54       1.66 r
  U0_ALU_16B/mult_56/S2_3_2/CO (ADDFX2M)                  0.55       2.21 r
  U0_ALU_16B/mult_56/S2_4_2/CO (ADDFX2M)                  0.55       2.76 r
  U0_ALU_16B/mult_56/S2_5_2/CO (ADDFX2M)                  0.55       3.31 r
  U0_ALU_16B/mult_56/S2_6_2/CO (ADDFX2M)                  0.55       3.86 r
  U0_ALU_16B/mult_56/S4_2/S (ADDFX2M)                     0.58       4.44 f
  U0_ALU_16B/mult_56/U11/Y (CLKXOR2X2M)                   0.31       4.75 r
  U0_ALU_16B/mult_56/FS_1/A[7] (ALU_16B_DW01_add_1)       0.00       4.75 r
  U0_ALU_16B/mult_56/FS_1/U3/Y (NAND2X2M)                 0.07       4.82 f
  U0_ALU_16B/mult_56/FS_1/U31/Y (OA21X1M)                 0.37       5.19 f
  U0_ALU_16B/mult_56/FS_1/U28/Y (AOI2BB1X1M)              0.26       5.45 f
  U0_ALU_16B/mult_56/FS_1/U26/Y (OA21X1M)                 0.40       5.85 f
  U0_ALU_16B/mult_56/FS_1/U21/Y (OAI21BX1M)               0.25       6.10 r
  U0_ALU_16B/mult_56/FS_1/U20/Y (XOR3XLM)                 0.16       6.26 r
  U0_ALU_16B/mult_56/FS_1/SUM[12] (ALU_16B_DW01_add_1)
                                                          0.00       6.26 r
  U0_ALU_16B/mult_56/PRODUCT[14] (ALU_16B_DW02_mult_0)
                                                          0.00       6.26 r
  U0_ALU_16B/U7/Y (OAI2BB1X2M)                            0.13       6.39 r
  U0_ALU_16B/ALU_OUT_reg[14]/D (DFFRQX2M)                 0.00       6.39 r
  data arrival time                                                  6.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[14]/CK (DFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                       13.11


  Startpoint: U0_Register_File/Memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][0]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[0] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[0] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U97/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[0] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U37/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U114/Y (NOR2X1M)                     0.18       0.96 r
  U0_ALU_16B/mult_56/U3/Y (AND2X2M)                       0.16       1.12 r
  U0_ALU_16B/mult_56/S2_2_2/CO (ADDFX2M)                  0.54       1.66 r
  U0_ALU_16B/mult_56/S2_3_2/CO (ADDFX2M)                  0.55       2.21 r
  U0_ALU_16B/mult_56/S2_4_2/CO (ADDFX2M)                  0.55       2.76 r
  U0_ALU_16B/mult_56/S2_5_2/CO (ADDFX2M)                  0.55       3.31 r
  U0_ALU_16B/mult_56/S2_6_2/CO (ADDFX2M)                  0.55       3.86 r
  U0_ALU_16B/mult_56/S4_2/S (ADDFX2M)                     0.58       4.44 f
  U0_ALU_16B/mult_56/U11/Y (CLKXOR2X2M)                   0.31       4.75 r
  U0_ALU_16B/mult_56/FS_1/A[7] (ALU_16B_DW01_add_1)       0.00       4.75 r
  U0_ALU_16B/mult_56/FS_1/U3/Y (NAND2X2M)                 0.07       4.82 f
  U0_ALU_16B/mult_56/FS_1/U31/Y (OA21X1M)                 0.37       5.19 f
  U0_ALU_16B/mult_56/FS_1/U28/Y (AOI2BB1X1M)              0.26       5.45 f
  U0_ALU_16B/mult_56/FS_1/U26/Y (OA21X1M)                 0.40       5.85 f
  U0_ALU_16B/mult_56/FS_1/U22/Y (XNOR2X1M)                0.10       5.95 r
  U0_ALU_16B/mult_56/FS_1/SUM[11] (ALU_16B_DW01_add_1)
                                                          0.00       5.95 r
  U0_ALU_16B/mult_56/PRODUCT[13] (ALU_16B_DW02_mult_0)
                                                          0.00       5.95 r
  U0_ALU_16B/U9/Y (OAI2BB1X2M)                            0.15       6.10 r
  U0_ALU_16B/ALU_OUT_reg[13]/D (DFFRQX2M)                 0.00       6.10 r
  data arrival time                                                  6.10

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[13]/CK (DFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                       13.39


  Startpoint: U0_Register_File/Memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][0]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[0] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[0] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U97/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[0] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U37/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U114/Y (NOR2X1M)                     0.18       0.96 r
  U0_ALU_16B/mult_56/U3/Y (AND2X2M)                       0.16       1.12 r
  U0_ALU_16B/mult_56/S2_2_2/CO (ADDFX2M)                  0.54       1.66 r
  U0_ALU_16B/mult_56/S2_3_2/CO (ADDFX2M)                  0.55       2.21 r
  U0_ALU_16B/mult_56/S2_4_2/CO (ADDFX2M)                  0.55       2.76 r
  U0_ALU_16B/mult_56/S2_5_2/CO (ADDFX2M)                  0.55       3.31 r
  U0_ALU_16B/mult_56/S2_6_2/CO (ADDFX2M)                  0.55       3.86 r
  U0_ALU_16B/mult_56/S4_2/S (ADDFX2M)                     0.58       4.44 f
  U0_ALU_16B/mult_56/U11/Y (CLKXOR2X2M)                   0.31       4.75 r
  U0_ALU_16B/mult_56/FS_1/A[7] (ALU_16B_DW01_add_1)       0.00       4.75 r
  U0_ALU_16B/mult_56/FS_1/U3/Y (NAND2X2M)                 0.07       4.82 f
  U0_ALU_16B/mult_56/FS_1/U31/Y (OA21X1M)                 0.37       5.19 f
  U0_ALU_16B/mult_56/FS_1/U28/Y (AOI2BB1X1M)              0.26       5.45 f
  U0_ALU_16B/mult_56/FS_1/U27/Y (CLKXOR2X2M)              0.26       5.71 r
  U0_ALU_16B/mult_56/FS_1/SUM[10] (ALU_16B_DW01_add_1)
                                                          0.00       5.71 r
  U0_ALU_16B/mult_56/PRODUCT[12] (ALU_16B_DW02_mult_0)
                                                          0.00       5.71 r
  U0_ALU_16B/U8/Y (OAI2BB1X2M)                            0.12       5.84 r
  U0_ALU_16B/ALU_OUT_reg[12]/D (DFFRQX2M)                 0.00       5.84 r
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[12]/CK (DFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.66


  Startpoint: U0_Register_File/Memory_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][6]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][6]/Q (DFFRQX2M)          0.47       0.47 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.47 f
  U0_ALU_16B/B[6] (ALU_16B)                               0.00       0.47 f
  U0_ALU_16B/U90/Y (BUFX2M)                               0.21       0.69 f
  U0_ALU_16B/div_60/b[6] (ALU_16B_DW_div_uns_0)           0.00       0.69 f
  U0_ALU_16B/div_60/U70/Y (NOR2X1M)                       0.16       0.84 r
  U0_ALU_16B/div_60/U67/Y (AND3X1M)                       0.20       1.05 r
  U0_ALU_16B/div_60/U65/Y (AND2X1M)                       0.16       1.21 r
  U0_ALU_16B/div_60/U62/Y (AND4X1M)                       0.25       1.46 r
  U0_ALU_16B/div_60/U40/Y (CLKMX2X2M)                     0.24       1.70 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  U0_ALU_16B/div_60/U63/Y (AND3X1M)                       0.32       2.46 f
  U0_ALU_16B/div_60/U46/Y (CLKMX2X2M)                     0.24       2.70 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  U0_ALU_16B/div_60/U64/Y (AND2X1M)                       0.24       3.67 r
  U0_ALU_16B/div_60/U51/Y (CLKMX2X2M)                     0.27       3.93 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  U0_ALU_16B/div_60/U66/Y (AND2X1M)                       0.28       5.30 f
  U0_ALU_16B/div_60/quotient[4] (ALU_16B_DW_div_uns_0)
                                                          0.00       5.30 f
  U0_ALU_16B/U59/Y (AOI222X1M)                            0.43       5.73 r
  U0_ALU_16B/U56/Y (AOI31X2M)                             0.14       5.87 f
  U0_ALU_16B/ALU_OUT_reg[4]/D (DFFRQX2M)                  0.00       5.87 f
  data arrival time                                                  5.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[4]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -5.87
  --------------------------------------------------------------------------
  slack (MET)                                                       13.76


  Startpoint: U0_Register_File/Memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][0]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[0] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[0] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U97/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[0] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U37/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U114/Y (NOR2X1M)                     0.18       0.96 r
  U0_ALU_16B/mult_56/U3/Y (AND2X2M)                       0.16       1.12 r
  U0_ALU_16B/mult_56/S2_2_2/CO (ADDFX2M)                  0.54       1.66 r
  U0_ALU_16B/mult_56/S2_3_2/CO (ADDFX2M)                  0.55       2.21 r
  U0_ALU_16B/mult_56/S2_4_2/CO (ADDFX2M)                  0.55       2.76 r
  U0_ALU_16B/mult_56/S2_5_2/CO (ADDFX2M)                  0.55       3.31 r
  U0_ALU_16B/mult_56/S2_6_2/CO (ADDFX2M)                  0.55       3.86 r
  U0_ALU_16B/mult_56/S4_2/S (ADDFX2M)                     0.58       4.44 f
  U0_ALU_16B/mult_56/U11/Y (CLKXOR2X2M)                   0.31       4.75 r
  U0_ALU_16B/mult_56/FS_1/A[7] (ALU_16B_DW01_add_1)       0.00       4.75 r
  U0_ALU_16B/mult_56/FS_1/U3/Y (NAND2X2M)                 0.07       4.82 f
  U0_ALU_16B/mult_56/FS_1/U31/Y (OA21X1M)                 0.37       5.19 f
  U0_ALU_16B/mult_56/FS_1/U15/Y (XNOR2X1M)                0.10       5.29 r
  U0_ALU_16B/mult_56/FS_1/SUM[9] (ALU_16B_DW01_add_1)     0.00       5.29 r
  U0_ALU_16B/mult_56/PRODUCT[11] (ALU_16B_DW02_mult_0)
                                                          0.00       5.29 r
  U0_ALU_16B/U12/Y (OAI2BB1X2M)                           0.15       5.44 r
  U0_ALU_16B/ALU_OUT_reg[11]/D (DFFRQX2M)                 0.00       5.44 r
  data arrival time                                                  5.44

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[11]/CK (DFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                       14.05


  Startpoint: U0_Register_File/Memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][0]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[0] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[0] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U97/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[0] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U37/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U113/Y (NOR2X1M)                     0.18       0.96 r
  U0_ALU_16B/mult_56/U2/Y (AND2X2M)                       0.16       1.12 r
  U0_ALU_16B/mult_56/S2_2_3/CO (ADDFX2M)                  0.54       1.66 r
  U0_ALU_16B/mult_56/S2_3_3/CO (ADDFX2M)                  0.55       2.21 r
  U0_ALU_16B/mult_56/S2_4_3/CO (ADDFX2M)                  0.55       2.76 r
  U0_ALU_16B/mult_56/S2_5_3/CO (ADDFX2M)                  0.55       3.31 r
  U0_ALU_16B/mult_56/S2_6_3/CO (ADDFX2M)                  0.55       3.86 r
  U0_ALU_16B/mult_56/S4_3/S (ADDFX2M)                     0.58       4.44 f
  U0_ALU_16B/mult_56/U12/Y (CLKXOR2X2M)                   0.30       4.74 r
  U0_ALU_16B/mult_56/FS_1/A[8] (ALU_16B_DW01_add_1)       0.00       4.74 r
  U0_ALU_16B/mult_56/FS_1/U33/Y (NOR2X1M)                 0.06       4.80 f
  U0_ALU_16B/mult_56/FS_1/U18/Y (NAND2BX1M)               0.20       5.01 f
  U0_ALU_16B/mult_56/FS_1/U17/Y (CLKXOR2X2M)              0.19       5.20 r
  U0_ALU_16B/mult_56/FS_1/SUM[8] (ALU_16B_DW01_add_1)     0.00       5.20 r
  U0_ALU_16B/mult_56/PRODUCT[10] (ALU_16B_DW02_mult_0)
                                                          0.00       5.20 r
  U0_ALU_16B/U11/Y (OAI2BB1X2M)                           0.12       5.32 r
  U0_ALU_16B/ALU_OUT_reg[10]/D (DFFRQX2M)                 0.00       5.32 r
  data arrival time                                                  5.32

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[10]/CK (DFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                       14.18


  Startpoint: U0_Register_File/Memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][0]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[0] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[0] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U97/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[0] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U37/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U115/Y (NOR2X1M)                     0.18       0.96 r
  U0_ALU_16B/mult_56/U4/Y (AND2X2M)                       0.16       1.12 r
  U0_ALU_16B/mult_56/S2_2_1/CO (ADDFX2M)                  0.54       1.66 r
  U0_ALU_16B/mult_56/S2_3_1/CO (ADDFX2M)                  0.55       2.21 r
  U0_ALU_16B/mult_56/S2_4_1/CO (ADDFX2M)                  0.55       2.76 r
  U0_ALU_16B/mult_56/S2_5_1/CO (ADDFX2M)                  0.55       3.31 r
  U0_ALU_16B/mult_56/S2_6_1/CO (ADDFX2M)                  0.55       3.86 r
  U0_ALU_16B/mult_56/S4_1/S (ADDFX2M)                     0.59       4.45 f
  U0_ALU_16B/mult_56/U28/Y (INVX2M)                       0.08       4.53 r
  U0_ALU_16B/mult_56/U27/Y (XNOR2X2M)                     0.17       4.70 r
  U0_ALU_16B/mult_56/FS_1/A[6] (ALU_16B_DW01_add_1)       0.00       4.70 r
  U0_ALU_16B/mult_56/FS_1/U7/Y (INVX2M)                   0.06       4.76 f
  U0_ALU_16B/mult_56/FS_1/U14/Y (INVX2M)                  0.05       4.81 r
  U0_ALU_16B/mult_56/FS_1/SUM[6] (ALU_16B_DW01_add_1)     0.00       4.81 r
  U0_ALU_16B/mult_56/PRODUCT[8] (ALU_16B_DW02_mult_0)     0.00       4.81 r
  U0_ALU_16B/U66/Y (AOI2BB2XLM)                           0.11       4.92 f
  U0_ALU_16B/U64/Y (AOI21X2M)                             0.17       5.09 r
  U0_ALU_16B/ALU_OUT_reg[8]/D (DFFRQX2M)                  0.00       5.09 r
  data arrival time                                                  5.09

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[8]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.09
  --------------------------------------------------------------------------
  slack (MET)                                                       14.40


  Startpoint: U0_Register_File/Memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][0]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[0] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[0] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U97/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[0] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U37/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U115/Y (NOR2X1M)                     0.18       0.96 r
  U0_ALU_16B/mult_56/U4/Y (AND2X2M)                       0.16       1.12 r
  U0_ALU_16B/mult_56/S2_2_1/CO (ADDFX2M)                  0.54       1.66 r
  U0_ALU_16B/mult_56/S2_3_1/CO (ADDFX2M)                  0.55       2.21 r
  U0_ALU_16B/mult_56/S2_4_1/CO (ADDFX2M)                  0.55       2.76 r
  U0_ALU_16B/mult_56/S2_5_1/CO (ADDFX2M)                  0.55       3.31 r
  U0_ALU_16B/mult_56/S2_6_1/CO (ADDFX2M)                  0.55       3.86 r
  U0_ALU_16B/mult_56/S4_1/S (ADDFX2M)                     0.59       4.45 f
  U0_ALU_16B/mult_56/U18/Y (AND2X2M)                      0.20       4.65 f
  U0_ALU_16B/mult_56/FS_1/B[7] (ALU_16B_DW01_add_1)       0.00       4.65 f
  U0_ALU_16B/mult_56/FS_1/U6/Y (INVX2M)                   0.06       4.71 r
  U0_ALU_16B/mult_56/FS_1/U5/Y (XNOR2X2M)                 0.15       4.86 r
  U0_ALU_16B/mult_56/FS_1/SUM[7] (ALU_16B_DW01_add_1)     0.00       4.86 r
  U0_ALU_16B/mult_56/PRODUCT[9] (ALU_16B_DW02_mult_0)     0.00       4.86 r
  U0_ALU_16B/U10/Y (OAI2BB1X2M)                           0.15       5.01 r
  U0_ALU_16B/ALU_OUT_reg[9]/D (DFFRQX2M)                  0.00       5.01 r
  data arrival time                                                  5.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[9]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (MET)                                                       14.49


  Startpoint: U0_Register_File/Memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][1]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][1]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[1] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U96/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[1] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U36/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U109/Y (NOR2X1M)                     0.19       0.97 r
  U0_ALU_16B/mult_56/U8/Y (AND2X2M)                       0.16       1.13 r
  U0_ALU_16B/mult_56/S1_2_0/CO (ADDFX2M)                  0.54       1.67 r
  U0_ALU_16B/mult_56/S1_3_0/CO (ADDFX2M)                  0.55       2.22 r
  U0_ALU_16B/mult_56/S1_4_0/CO (ADDFX2M)                  0.55       2.77 r
  U0_ALU_16B/mult_56/S1_5_0/CO (ADDFX2M)                  0.55       3.32 r
  U0_ALU_16B/mult_56/S1_6_0/CO (ADDFX2M)                  0.55       3.87 r
  U0_ALU_16B/mult_56/S4_0/S (ADDFX2M)                     0.56       4.43 f
  U0_ALU_16B/mult_56/FS_1/A[5] (ALU_16B_DW01_add_1)       0.00       4.43 f
  U0_ALU_16B/mult_56/FS_1/U9/Y (BUFX2M)                   0.15       4.58 f
  U0_ALU_16B/mult_56/FS_1/SUM[5] (ALU_16B_DW01_add_1)     0.00       4.58 f
  U0_ALU_16B/mult_56/PRODUCT[7] (ALU_16B_DW02_mult_0)     0.00       4.58 f
  U0_ALU_16B/U63/Y (AOI22X1M)                             0.19       4.76 r
  U0_ALU_16B/U60/Y (AOI31X2M)                             0.11       4.88 f
  U0_ALU_16B/ALU_OUT_reg[7]/D (DFFRQX2M)                  0.00       4.88 f
  data arrival time                                                  4.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[7]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.88
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: U0_Register_File/Memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[0][1]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[0][1]/Q (DFFRQX2M)          0.38       0.38 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.38 r
  U0_ALU_16B/A[1] (ALU_16B)                               0.00       0.38 r
  U0_ALU_16B/U96/Y (BUFX2M)                               0.26       0.64 r
  U0_ALU_16B/mult_56/A[1] (ALU_16B_DW02_mult_0)           0.00       0.64 r
  U0_ALU_16B/mult_56/U36/Y (INVX2M)                       0.14       0.78 f
  U0_ALU_16B/mult_56/U109/Y (NOR2X1M)                     0.19       0.97 r
  U0_ALU_16B/mult_56/U8/Y (AND2X2M)                       0.16       1.13 r
  U0_ALU_16B/mult_56/S1_2_0/CO (ADDFX2M)                  0.54       1.67 r
  U0_ALU_16B/mult_56/S1_3_0/CO (ADDFX2M)                  0.55       2.22 r
  U0_ALU_16B/mult_56/S1_4_0/CO (ADDFX2M)                  0.55       2.77 r
  U0_ALU_16B/mult_56/S1_5_0/CO (ADDFX2M)                  0.55       3.32 r
  U0_ALU_16B/mult_56/S1_6_0/S (ADDFX2M)                   0.56       3.88 f
  U0_ALU_16B/mult_56/FS_1/A[4] (ALU_16B_DW01_add_1)       0.00       3.88 f
  U0_ALU_16B/mult_56/FS_1/U8/Y (BUFX2M)                   0.15       4.03 f
  U0_ALU_16B/mult_56/FS_1/SUM[4] (ALU_16B_DW01_add_1)     0.00       4.03 f
  U0_ALU_16B/mult_56/PRODUCT[6] (ALU_16B_DW02_mult_0)     0.00       4.03 f
  U0_ALU_16B/U74/Y (AOI222X1M)                            0.25       4.27 r
  U0_ALU_16B/U71/Y (AOI31X2M)                             0.14       4.41 f
  U0_ALU_16B/ALU_OUT_reg[6]/D (DFFRQX2M)                  0.00       4.41 f
  data arrival time                                                  4.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[6]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.41
  --------------------------------------------------------------------------
  slack (MET)                                                       15.22


  Startpoint: U0_Register_File/Memory_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][6]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][6]/Q (DFFRQX2M)          0.47       0.47 f
  U0_Register_File/REG1[6] (Register_File)                0.00       0.47 f
  U0_ALU_16B/B[6] (ALU_16B)                               0.00       0.47 f
  U0_ALU_16B/U90/Y (BUFX2M)                               0.21       0.69 f
  U0_ALU_16B/div_60/b[6] (ALU_16B_DW_div_uns_0)           0.00       0.69 f
  U0_ALU_16B/div_60/U70/Y (NOR2X1M)                       0.16       0.84 r
  U0_ALU_16B/div_60/U67/Y (AND3X1M)                       0.20       1.05 r
  U0_ALU_16B/div_60/U65/Y (AND2X1M)                       0.16       1.21 r
  U0_ALU_16B/div_60/U62/Y (AND4X1M)                       0.25       1.46 r
  U0_ALU_16B/div_60/U40/Y (CLKMX2X2M)                     0.24       1.70 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  U0_ALU_16B/div_60/U63/Y (AND3X1M)                       0.32       2.46 f
  U0_ALU_16B/div_60/U46/Y (CLKMX2X2M)                     0.22       2.68 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.46       3.14 f
  U0_ALU_16B/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.31       3.45 f
  U0_ALU_16B/div_60/U64/Y (AND2X1M)                       0.26       3.70 f
  U0_ALU_16B/div_60/quotient[5] (ALU_16B_DW_div_uns_0)
                                                          0.00       3.70 f
  U0_ALU_16B/U70/Y (AOI222X1M)                            0.42       4.12 r
  U0_ALU_16B/U67/Y (AOI31X2M)                             0.14       4.26 f
  U0_ALU_16B/ALU_OUT_reg[5]/D (DFFRQX2M)                  0.00       4.26 f
  data arrival time                                                  4.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[5]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                       15.37


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.54       0.54 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.21       0.76 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.20       0.95 f
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.23       1.18 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       1.18 r
  U0_ALU_16B/EN (ALU_16B)                                 0.00       1.18 r
  U0_ALU_16B/OUT_VALID_reg/D (DFFRQX2M)                   0.00       1.18 r
  data arrival time                                                  1.18

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/OUT_VALID_reg/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                       18.28


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U44/Y (OAI222X1M)                           0.28       1.40 r
  U0_SYS_CTRL/Addr[0] (SYS_CTRL)                          0.00       1.40 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  U0_Register_File/Adresss[0] (Register_File)             0.00       1.80 r
  U0_Register_File/U107/Y (INVX2M)                        0.10       1.91 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       2.07 f
  U0_Register_File/U7/Y (INVX2M)                          0.77       2.84 r
  U0_Register_File/U100/Y (MX4X1M)                        0.49       3.33 f
  U0_Register_File/U60/Y (MX4X1M)                         0.34       3.67 f
  U0_Register_File/U59/Y (AO22X1M)                        0.32       4.00 f
  U0_Register_File/RdData_reg[0]/D (DFFRQX2M)             0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RdData_reg[0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.64


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U44/Y (OAI222X1M)                           0.28       1.40 r
  U0_SYS_CTRL/Addr[0] (SYS_CTRL)                          0.00       1.40 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  U0_Register_File/Adresss[0] (Register_File)             0.00       1.80 r
  U0_Register_File/U107/Y (INVX2M)                        0.10       1.91 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       2.07 f
  U0_Register_File/U7/Y (INVX2M)                          0.77       2.84 r
  U0_Register_File/U106/Y (MX4X1M)                        0.49       3.33 f
  U0_Register_File/U88/Y (MX4X1M)                         0.34       3.67 f
  U0_Register_File/U87/Y (AO22X1M)                        0.32       4.00 f
  U0_Register_File/RdData_reg[7]/D (DFFRQX2M)             0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RdData_reg[7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.64


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U44/Y (OAI222X1M)                           0.28       1.40 r
  U0_SYS_CTRL/Addr[0] (SYS_CTRL)                          0.00       1.40 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  U0_Register_File/Adresss[0] (Register_File)             0.00       1.80 r
  U0_Register_File/U107/Y (INVX2M)                        0.10       1.91 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       2.07 f
  U0_Register_File/U7/Y (INVX2M)                          0.77       2.84 r
  U0_Register_File/U105/Y (MX4X1M)                        0.49       3.33 f
  U0_Register_File/U84/Y (MX4X1M)                         0.34       3.67 f
  U0_Register_File/U83/Y (AO22X1M)                        0.32       4.00 f
  U0_Register_File/RdData_reg[6]/D (DFFRQX2M)             0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RdData_reg[6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.64


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U44/Y (OAI222X1M)                           0.28       1.40 r
  U0_SYS_CTRL/Addr[0] (SYS_CTRL)                          0.00       1.40 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  U0_Register_File/Adresss[0] (Register_File)             0.00       1.80 r
  U0_Register_File/U107/Y (INVX2M)                        0.10       1.91 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       2.07 f
  U0_Register_File/U7/Y (INVX2M)                          0.77       2.84 r
  U0_Register_File/U104/Y (MX4X1M)                        0.49       3.33 f
  U0_Register_File/U80/Y (MX4X1M)                         0.34       3.67 f
  U0_Register_File/U79/Y (AO22X1M)                        0.32       4.00 f
  U0_Register_File/RdData_reg[5]/D (DFFRQX2M)             0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RdData_reg[5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.64


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U44/Y (OAI222X1M)                           0.28       1.40 r
  U0_SYS_CTRL/Addr[0] (SYS_CTRL)                          0.00       1.40 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  U0_Register_File/Adresss[0] (Register_File)             0.00       1.80 r
  U0_Register_File/U107/Y (INVX2M)                        0.10       1.91 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       2.07 f
  U0_Register_File/U5/Y (INVX2M)                          0.77       2.84 r
  U0_Register_File/U103/Y (MX4X1M)                        0.49       3.33 f
  U0_Register_File/U76/Y (MX4X1M)                         0.34       3.67 f
  U0_Register_File/U75/Y (AO22X1M)                        0.32       4.00 f
  U0_Register_File/RdData_reg[4]/D (DFFRQX2M)             0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RdData_reg[4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.64


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U44/Y (OAI222X1M)                           0.28       1.40 r
  U0_SYS_CTRL/Addr[0] (SYS_CTRL)                          0.00       1.40 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  U0_Register_File/Adresss[0] (Register_File)             0.00       1.80 r
  U0_Register_File/U107/Y (INVX2M)                        0.10       1.91 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       2.07 f
  U0_Register_File/U5/Y (INVX2M)                          0.77       2.84 r
  U0_Register_File/U102/Y (MX4X1M)                        0.49       3.33 f
  U0_Register_File/U72/Y (MX4X1M)                         0.34       3.67 f
  U0_Register_File/U71/Y (AO22X1M)                        0.32       4.00 f
  U0_Register_File/RdData_reg[3]/D (DFFRQX2M)             0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RdData_reg[3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.64


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U44/Y (OAI222X1M)                           0.28       1.40 r
  U0_SYS_CTRL/Addr[0] (SYS_CTRL)                          0.00       1.40 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  U0_Register_File/Adresss[0] (Register_File)             0.00       1.80 r
  U0_Register_File/U107/Y (INVX2M)                        0.10       1.91 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       2.07 f
  U0_Register_File/U5/Y (INVX2M)                          0.77       2.84 r
  U0_Register_File/U101/Y (MX4X1M)                        0.49       3.33 f
  U0_Register_File/U68/Y (MX4X1M)                         0.34       3.67 f
  U0_Register_File/U67/Y (AO22X1M)                        0.32       4.00 f
  U0_Register_File/RdData_reg[2]/D (DFFRQX2M)             0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RdData_reg[2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.64


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U44/Y (OAI222X1M)                           0.28       1.40 r
  U0_SYS_CTRL/Addr[0] (SYS_CTRL)                          0.00       1.40 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  U0_Register_File/Adresss[0] (Register_File)             0.00       1.80 r
  U0_Register_File/U107/Y (INVX2M)                        0.10       1.91 f
  U0_Register_File/U8/Y (BUFX2M)                          0.16       2.07 f
  U0_Register_File/U5/Y (INVX2M)                          0.77       2.84 r
  U0_Register_File/U66/Y (MX4X1M)                         0.49       3.33 f
  U0_Register_File/U64/Y (MX4X1M)                         0.34       3.67 f
  U0_Register_File/U63/Y (AO22X1M)                        0.32       4.00 f
  U0_Register_File/RdData_reg[1]/D (DFFRQX2M)             0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/RdData_reg[1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.64


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U20/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U226/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[6][7]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[6][7]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U20/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U225/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[6][6]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[6][6]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U20/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U224/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[6][5]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[6][5]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U20/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U223/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[6][4]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[6][4]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U20/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U222/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[6][3]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[6][3]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U20/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U221/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[6][2]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[6][2]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U20/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U220/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[6][1]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[6][1]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U20/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U219/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[6][0]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[6][0]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U21/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U230/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[7][3]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[7][3]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U21/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U229/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[7][2]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[7][2]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U21/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U228/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[7][1]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[7][1]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Register_File/Memory_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.51       0.51 f
  U0_SYS_CTRL/U38/Y (NOR2X2M)                             0.22       0.72 r
  U0_SYS_CTRL/U40/Y (NAND3X2M)                            0.16       0.88 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.24       1.12 f
  U0_SYS_CTRL/U95/Y (OAI22X1M)                            0.21       1.34 r
  U0_SYS_CTRL/Addr[1] (SYS_CTRL)                          0.00       1.34 r
  U4/Y (BUFX2M)                                           0.62       1.95 r
  U0_Register_File/Adresss[1] (Register_File)             0.00       1.95 r
  U0_Register_File/U238/Y (INVX2M)                        0.14       2.09 f
  U0_Register_File/U10/Y (BUFX2M)                         0.17       2.26 f
  U0_Register_File/U6/Y (INVX2M)                          0.38       2.64 r
  U0_Register_File/U46/Y (AND2X2M)                        0.26       2.90 r
  U0_Register_File/U21/Y (NAND2X2M)                       0.20       3.10 f
  U0_Register_File/U227/Y (OAI2BB2X1M)                    0.18       3.27 r
  U0_Register_File/Memory_reg[7][0]/D (DFFRQX2M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Register_File/Memory_reg[7][0]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.28 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.28 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.28 f
  U0_UART/U0_UART_RX/U0_FSM/U21/Y (INVX2M)                0.06      54.34 r
  U0_UART/U0_UART_RX/U0_FSM/U20/Y (OAI2BB2X1M)            0.19      54.53 r
  U0_UART/U0_UART_RX/U0_FSM/strt_chk_en (UART_RX_FSM)     0.00      54.53 r
  U0_UART/U0_UART_RX/U0_strt_check/strt_chk_en (UART_RX_strt_check)
                                                          0.00      54.53 r
  U0_UART/U0_UART_RX/U0_strt_check/U5/Y (NAND4X2M)        0.16      54.69 f
  U0_UART/U0_UART_RX/U0_strt_check/U4/Y (OAI2B1X2M)       0.07      54.77 r
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00      54.77 r
  data arrival time                                                 54.77

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.77
  --------------------------------------------------------------------------
  slack (MET)                                                      215.99


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.28 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.28 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.28 f
  U0_UART/U0_UART_RX/U0_FSM/U21/Y (INVX2M)                0.06      54.34 r
  U0_UART/U0_UART_RX/U0_FSM/U24/Y (AOI22X1M)              0.09      54.43 f
  U0_UART/U0_UART_RX/U0_FSM/U22/Y (OAI211X2M)             0.10      54.53 r
  U0_UART/U0_UART_RX/U0_FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      54.53 r
  data arrival time                                                 54.53

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.53
  --------------------------------------------------------------------------
  slack (MET)                                                      216.22


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.28 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.28 f
  U0_UART/U0_UART_RX/U0_data_sampling/RX_IN (UART_RX_data_sampling)
                                                          0.00      54.28 f
  U0_UART/U0_UART_RX/U0_data_sampling/U34/Y (INVX2M)      0.07      54.36 r
  U0_UART/U0_UART_RX/U0_data_sampling/U30/Y (OAI2BB2X1M)
                                                          0.10      54.45 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]/D (DFFQX2M)
                                                          0.00      54.45 f
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                      216.42


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.28 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.28 f
  U0_UART/U0_UART_RX/U0_data_sampling/RX_IN (UART_RX_data_sampling)
                                                          0.00      54.28 f
  U0_UART/U0_UART_RX/U0_data_sampling/U34/Y (INVX2M)      0.07      54.36 r
  U0_UART/U0_UART_RX/U0_data_sampling/U28/Y (OAI2BB2X1M)
                                                          0.08      54.44 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]/D (DFFQX2M)
                                                          0.00      54.44 f
  data arrival time                                                 54.44

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                -54.44
  --------------------------------------------------------------------------
  slack (MET)                                                      216.43


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.28 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.28 f
  U0_UART/U0_UART_RX/U0_data_sampling/RX_IN (UART_RX_data_sampling)
                                                          0.00      54.28 f
  U0_UART/U0_UART_RX/U0_data_sampling/U34/Y (INVX2M)      0.07      54.36 r
  U0_UART/U0_UART_RX/U0_data_sampling/U32/Y (OAI2BB2X1M)
                                                          0.08      54.44 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/D (DFFQX2M)
                                                          0.00      54.44 f
  data arrival time                                                 54.44

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                -54.44
  --------------------------------------------------------------------------
  slack (MET)                                                      216.43


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U26/Y (NAND4BX1M)             0.15       1.54 r
  U0_UART/U0_UART_RX/U0_FSM/U15/Y (NAND2X2M)              0.09       1.63 f
  U0_UART/U0_UART_RX/U0_FSM/U13/Y (OAI21X2M)              0.11       1.74 r
  U0_UART/U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)        0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/deser_en (UART_RX_deserializer)
                                                          0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (INVX2M)        0.12       1.85 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (OAI31X1M)     0.29       2.15 r
  U0_UART/U0_UART_RX/U0_deserializer/U17/Y (INVX2M)       0.09       2.24 f
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (OAI31X1M)     0.22       2.45 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       2.45 r
  data arrival time                                                  2.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U26/Y (NAND4BX1M)             0.15       1.54 r
  U0_UART/U0_UART_RX/U0_FSM/U15/Y (NAND2X2M)              0.09       1.63 f
  U0_UART/U0_UART_RX/U0_FSM/U13/Y (OAI21X2M)              0.11       1.74 r
  U0_UART/U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)        0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/deser_en (UART_RX_deserializer)
                                                          0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (INVX2M)        0.12       1.85 f
  U0_UART/U0_UART_RX/U0_deserializer/U26/Y (OAI31X1M)     0.29       2.15 r
  U0_UART/U0_UART_RX/U0_deserializer/U25/Y (INVX2M)       0.09       2.24 f
  U0_UART/U0_UART_RX/U0_deserializer/U23/Y (OAI31X1M)     0.22       2.45 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       2.45 r
  data arrival time                                                  2.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U26/Y (NAND4BX1M)             0.15       1.54 r
  U0_UART/U0_UART_RX/U0_FSM/U15/Y (NAND2X2M)              0.09       1.63 f
  U0_UART/U0_UART_RX/U0_FSM/U13/Y (OAI21X2M)              0.11       1.74 r
  U0_UART/U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)        0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/deser_en (UART_RX_deserializer)
                                                          0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (INVX2M)        0.12       1.85 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (OAI31X1M)     0.29       2.15 r
  U0_UART/U0_UART_RX/U0_deserializer/U29/Y (INVX2M)       0.09       2.23 f
  U0_UART/U0_UART_RX/U0_deserializer/U27/Y (OAI31X1M)     0.22       2.45 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       2.45 r
  data arrival time                                                  2.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U26/Y (NAND4BX1M)             0.15       1.54 r
  U0_UART/U0_UART_RX/U0_FSM/U15/Y (NAND2X2M)              0.09       1.63 f
  U0_UART/U0_UART_RX/U0_FSM/U13/Y (OAI21X2M)              0.11       1.74 r
  U0_UART/U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)        0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/deser_en (UART_RX_deserializer)
                                                          0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (INVX2M)        0.12       1.85 f
  U0_UART/U0_UART_RX/U0_deserializer/U22/Y (OAI31X1M)     0.29       2.15 r
  U0_UART/U0_UART_RX/U0_deserializer/U21/Y (INVX2M)       0.09       2.23 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (OAI31X1M)     0.22       2.45 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       2.45 r
  data arrival time                                                  2.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_parity_check/parity_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U72/Y (CLKINVX1M)             0.13       1.52 r
  U0_UART/U0_UART_RX/U0_FSM/U14/Y (NAND3X2M)              0.13       1.65 f
  U0_UART/U0_UART_RX/U0_FSM/U10/Y (OAI32X1M)              0.44       2.09 r
  U0_UART/U0_UART_RX/U0_FSM/par_chk_en (UART_RX_FSM)      0.00       2.09 r
  U0_UART/U0_UART_RX/U0_parity_check/par_chk_en (UART_RX_parity_check)
                                                          0.00       2.09 r
  U0_UART/U0_UART_RX/U0_parity_check/U4/Y (INVX2M)        0.11       2.20 f
  U0_UART/U0_UART_RX/U0_parity_check/U5/Y (OAI2BB2X1M)
                                                          0.15       2.35 r
  U0_UART/U0_UART_RX/U0_parity_check/parity_reg/D (DFFRQX2M)
                                                          0.00       2.35 r
  data arrival time                                                  2.35

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_parity_check/parity_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U26/Y (NAND4BX1M)             0.15       1.54 r
  U0_UART/U0_UART_RX/U0_FSM/U15/Y (NAND2X2M)              0.09       1.63 f
  U0_UART/U0_UART_RX/U0_FSM/U13/Y (OAI21X2M)              0.11       1.74 r
  U0_UART/U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)        0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/deser_en (UART_RX_deserializer)
                                                          0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (INVX2M)        0.12       1.85 f
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2X2M)       0.15       2.00 r
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (AOI32X1M)     0.16       2.16 f
  U0_UART/U0_UART_RX/U0_deserializer/U31/Y (OAI2BB2X1M)
                                                          0.16       2.32 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       2.32 r
  data arrival time                                                  2.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U26/Y (NAND4BX1M)             0.15       1.54 r
  U0_UART/U0_UART_RX/U0_FSM/U15/Y (NAND2X2M)              0.09       1.63 f
  U0_UART/U0_UART_RX/U0_FSM/U13/Y (OAI21X2M)              0.11       1.74 r
  U0_UART/U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)        0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/deser_en (UART_RX_deserializer)
                                                          0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (INVX2M)        0.12       1.85 f
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2X2M)       0.15       2.00 r
  U0_UART/U0_UART_RX/U0_deserializer/U4/Y (INVX2M)        0.07       2.07 f
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (OAI31X1M)     0.23       2.30 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       2.30 r
  data arrival time                                                  2.30

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.44


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U26/Y (NAND4BX1M)             0.15       1.54 r
  U0_UART/U0_UART_RX/U0_FSM/U15/Y (NAND2X2M)              0.09       1.63 f
  U0_UART/U0_UART_RX/U0_FSM/U13/Y (OAI21X2M)              0.11       1.74 r
  U0_UART/U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)        0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/deser_en (UART_RX_deserializer)
                                                          0.00       1.74 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (INVX2M)        0.12       1.85 f
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2X2M)       0.15       2.00 r
  U0_UART/U0_UART_RX/U0_deserializer/U4/Y (INVX2M)        0.07       2.07 f
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (OAI31X1M)     0.21       2.29 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       2.29 r
  data arrival time                                                  2.29

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U72/Y (CLKINVX1M)             0.13       1.52 r
  U0_UART/U0_UART_RX/U0_FSM/U14/Y (NAND3X2M)              0.13       1.65 f
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (INVX2M)                 0.10       1.75 r
  U0_UART/U0_UART_RX/U0_FSM/U13/Y (OAI21X2M)              0.09       1.84 f
  U0_UART/U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)        0.00       1.84 f
  U0_UART/U0_UART_RX/U0_deserializer/deser_en (UART_RX_deserializer)
                                                          0.00       1.84 f
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (INVX2M)        0.12       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/U5/Y (AOI21X2M)      0.07       2.04 f
  U0_UART/U0_UART_RX/U0_deserializer/U34/Y (AOI31X2M)     0.13       2.16 r
  U0_UART/U0_UART_RX/U0_deserializer/U33/Y (OAI21BX1M)
                                                          0.13       2.29 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       2.29 r
  data arrival time                                                  2.29

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_parity_check/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U72/Y (CLKINVX1M)             0.13       1.52 r
  U0_UART/U0_UART_RX/U0_FSM/U14/Y (NAND3X2M)              0.13       1.65 f
  U0_UART/U0_UART_RX/U0_FSM/U10/Y (OAI32X1M)              0.44       2.09 r
  U0_UART/U0_UART_RX/U0_FSM/par_chk_en (UART_RX_FSM)      0.00       2.09 r
  U0_UART/U0_UART_RX/U0_parity_check/par_chk_en (UART_RX_parity_check)
                                                          0.00       2.09 r
  U0_UART/U0_UART_RX/U0_parity_check/U4/Y (INVX2M)        0.11       2.20 f
  U0_UART/U0_UART_RX/U0_parity_check/U9/Y (OAI2BB1X2M)
                                                          0.18       2.37 f
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/D (DFFRHQX8M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/CK (DFFRHQX8M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U72/Y (CLKINVX1M)             0.13       1.52 r
  U0_UART/U0_UART_RX/U0_FSM/U14/Y (NAND3X2M)              0.13       1.65 f
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (INVX2M)                 0.10       1.75 r
  U0_UART/U0_UART_RX/U0_FSM/U12/Y (AOI32X1M)              0.20       1.95 f
  U0_UART/U0_UART_RX/U0_FSM/U33/Y (OAI21X2M)              0.14       2.09 r
  U0_UART/U0_UART_RX/U0_FSM/stp_chk_en (UART_RX_FSM)      0.00       2.09 r
  U0_UART/U0_UART_RX/U0_stop_check/stp_chk_en (UART_RX_stop_check)
                                                          0.00       2.09 r
  U0_UART/U0_UART_RX/U0_stop_check/U5/Y (NAND3BX2M)       0.12       2.21 f
  U0_UART/U0_UART_RX/U0_stop_check/U4/Y (OAI2B1X2M)       0.08       2.29 r
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/D (DFFRHQX8M)
                                                          0.00       2.29 r
  data arrival time                                                  2.29

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00     271.07 r
  library setup time                                     -0.19     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.59


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U41/Y (NOR2BX1M)
                                                          0.23       0.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U42/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U45/Y (NAND4BBX1M)
                                                          0.21       1.23 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U49/Y (NOR4X1M)
                                                          0.25       1.49 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.17       1.66 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.11       1.76 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (NAND3X2M)
                                                          0.10       1.86 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/Y (OAI32X1M)
                                                          0.25       2.11 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.11 r
  data arrival time                                                  2.11

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U41/Y (NOR2BX1M)
                                                          0.23       0.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U42/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U45/Y (NAND4BBX1M)
                                                          0.21       1.23 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U49/Y (NOR4X1M)
                                                          0.25       1.49 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.17       1.66 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.11       1.76 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (NAND3X2M)
                                                          0.10       1.86 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (OAI22X1M)
                                                          0.20       2.07 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.07 r
  data arrival time                                                  2.07

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/edge_cnt[0] (UART_RX_FSM)     0.00       0.59 f
  U0_UART/U0_UART_RX/U0_FSM/U40/Y (INVX2M)                0.11       0.70 r
  U0_UART/U0_UART_RX/U0_FSM/U66/Y (NOR2X1M)               0.07       0.76 f
  U0_UART/U0_UART_RX/U0_FSM/U67/Y (OAI22X1M)              0.18       0.94 r
  U0_UART/U0_UART_RX/U0_FSM/U70/Y (NOR4BX1M)              0.24       1.18 r
  U0_UART/U0_UART_RX/U0_FSM/U71/Y (NAND4X1M)              0.21       1.38 f
  U0_UART/U0_UART_RX/U0_FSM/U72/Y (CLKINVX1M)             0.13       1.52 r
  U0_UART/U0_UART_RX/U0_FSM/U14/Y (NAND3X2M)              0.13       1.65 f
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (INVX2M)                 0.10       1.75 r
  U0_UART/U0_UART_RX/U0_FSM/U12/Y (AOI32X1M)              0.20       1.95 f
  U0_UART/U0_UART_RX/U0_FSM/U16/Y (NAND2X2M)              0.10       2.05 r
  U0_UART/U0_UART_RX/U0_FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       2.05 r
  data arrival time                                                  2.05

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.72


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U41/Y (NOR2BX1M)
                                                          0.23       0.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U42/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U45/Y (NAND4BBX1M)
                                                          0.21       1.23 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U49/Y (NOR4X1M)
                                                          0.25       1.49 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.17       1.66 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OAI32X1M)
                                                          0.30       1.95 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                      268.76


  Startpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_parity_Calc/U5/Y (XOR3XLM)        0.49       0.95 f
  U0_UART/U0_UART_TX/U0_parity_Calc/U3/Y (XOR3XLM)        0.52       1.47 f
  U0_UART/U0_UART_TX/U0_parity_Calc/par_bit (UART_TX_parity_Calc)
                                                          0.00       1.47 f
  U0_UART/U0_UART_TX/U0_MUX/par_bit (UART_TX_MUX)         0.00       1.47 f
  U0_UART/U0_UART_TX/U0_MUX/U6/Y (NOR2BX2M)               0.14       1.61 r
  U0_UART/U0_UART_TX/U0_MUX/U4/Y (OAI21X2M)               0.09       1.70 f
  U0_UART/U0_UART_TX/U0_MUX/U3/Y (CLKBUFX8M)              0.84       2.54 f
  U0_UART/U0_UART_TX/U0_MUX/TX_OUT (UART_TX_MUX)          0.00       2.54 f
  U0_UART/U0_UART_TX/TX_OUT (UART_TX)                     0.00       2.54 f
  U0_UART/TX_OUT_S (UART)                                 0.00       2.54 f
  UART_TX_O (out)                                         0.00       2.54 f
  data arrival time                                                  2.54

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8623.55


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U8/Y (OAI21X2M)        0.12       1.69 f
  U0_UART/U0_UART_TX/U0_serializer/U6/Y (INVX2M)          0.10       1.79 r
  U0_UART/U0_UART_TX/U0_serializer/U10/Y (AOI21X2M)       0.06       1.84 f
  U0_UART/U0_UART_TX/U0_serializer/U27/Y (OAI21X2M)       0.09       1.93 r
  U0_UART/U0_UART_TX/U0_serializer/U14/Y (AOI21X2M)       0.07       2.00 f
  U0_UART/U0_UART_TX/U0_serializer/U13/Y (OAI21X2M)       0.13       2.13 r
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]/D (DFFRQX2M)
                                                          0.00       2.13 r
  data arrival time                                                  2.13

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.91


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U8/Y (OAI21X2M)        0.12       1.69 f
  U0_UART/U0_UART_TX/U0_serializer/U6/Y (INVX2M)          0.10       1.79 r
  U0_UART/U0_UART_TX/U0_serializer/U10/Y (AOI21X2M)       0.06       1.84 f
  U0_UART/U0_UART_TX/U0_serializer/U27/Y (OAI21X2M)       0.09       1.93 r
  U0_UART/U0_UART_TX/U0_serializer/U38/Y (AOI32X1M)       0.12       2.05 f
  U0_UART/U0_UART_TX/U0_serializer/U37/Y (INVX2M)         0.08       2.12 r
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       2.12 r
  data arrival time                                                  2.12

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.92


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.18       0.79 f
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.09       0.88 r
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.88 r
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.88 r
  U2/Y (INVX2M)                                           0.05       0.93 f
  U0_UART/TX_IN_V (UART)                                  0.00       0.93 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.93 f
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.93 f
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.20       1.13 f
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.10       1.23 r
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.20       1.43 f
  U0_UART/U0_UART_TX/U0_serializer/U8/Y (OAI21X2M)        0.13       1.56 r
  U0_UART/U0_UART_TX/U0_serializer/U6/Y (INVX2M)          0.09       1.64 f
  U0_UART/U0_UART_TX/U0_serializer/U11/Y (NOR2X2M)        0.16       1.80 r
  U0_UART/U0_UART_TX/U0_serializer/U31/Y (NAND4X2M)       0.17       1.97 f
  U0_UART/U0_UART_TX/U0_serializer/U39/Y (OAI2BB1X2M)     0.09       2.06 r
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/D (DFFRQX2M)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.98


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U8/Y (OAI21X2M)        0.12       1.69 f
  U0_UART/U0_UART_TX/U0_serializer/U6/Y (INVX2M)          0.10       1.79 r
  U0_UART/U0_UART_TX/U0_serializer/U10/Y (AOI21X2M)       0.06       1.84 f
  U0_UART/U0_UART_TX/U0_serializer/U12/Y (OAI2BB2X1M)     0.13       1.97 r
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       1.97 r
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.06


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U3/Y (NAND2X2M)        0.19       1.76 f
  U0_UART/U0_UART_TX/U0_serializer/U25/Y (OAI2B1X2M)      0.16       1.92 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]/D (DFFRQX2M)
                                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.11


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U3/Y (NAND2X2M)        0.19       1.76 f
  U0_UART/U0_UART_TX/U0_serializer/U23/Y (OAI2B1X2M)      0.16       1.92 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[5]/D (DFFRQX2M)
                                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.11


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U3/Y (NAND2X2M)        0.19       1.76 f
  U0_UART/U0_UART_TX/U0_serializer/U21/Y (OAI2B1X2M)      0.16       1.92 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[4]/D (DFFRQX2M)
                                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.11


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U3/Y (NAND2X2M)        0.19       1.76 f
  U0_UART/U0_UART_TX/U0_serializer/U19/Y (OAI2B1X2M)      0.16       1.92 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[3]/D (DFFRQX2M)
                                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.11


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U3/Y (NAND2X2M)        0.19       1.76 f
  U0_UART/U0_UART_TX/U0_serializer/U17/Y (OAI2B1X2M)      0.16       1.92 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]/D (DFFRQX2M)
                                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.11


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U3/Y (NAND2X2M)        0.19       1.76 f
  U0_UART/U0_UART_TX/U0_serializer/U15/Y (OAI2B1X2M)      0.16       1.92 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[1]/D (DFFRQX2M)
                                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.11


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U3/Y (NAND2X2M)        0.19       1.76 f
  U0_UART/U0_UART_TX/U0_serializer/U32/Y (OAI21X2M)       0.16       1.93 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]/D (DFFRX1M)
                                                          0.00       1.93 r
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]/CK (DFFRX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.25    8680.09
  data required time                                              8680.09
  --------------------------------------------------------------------------
  data required time                                              8680.09
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.16


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)      0.40       0.40 r
  U0_Async_fifo/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/U123/Y (BUFX2M)                0.54       0.94 r
  U0_Async_fifo/u_fifo_mem/U120/Y (MX4X1M)                0.45       1.39 f
  U0_Async_fifo/u_fifo_mem/U119/Y (MX2X2M)                0.24       1.63 f
  U0_Async_fifo/u_fifo_mem/r_data[7] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.63 f
  U0_Async_fifo/o_r_data[7] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.63 f
  U0_UART/TX_IN_P[7] (UART)                               0.00       1.63 f
  U0_UART/U0_UART_TX/P_DATA[7] (UART_TX)                  0.00       1.63 f
  U0_UART/U0_UART_TX/U0_serializer/P_DATA[7] (UART_TX_serializer)
                                                          0.00       1.63 f
  U0_UART/U0_UART_TX/U0_serializer/U40/Y (AO22X1M)        0.37       2.00 f
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]/D (DFFRQX2M)
                                                          0.00       2.00 f
  data arrival time                                                  2.00

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.17


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_Async_fifo/u_fifo_rd/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U0_Async_fifo/u_fifo_rd/U6/Y (NAND4X2M)                 0.13       0.76 r
  U0_Async_fifo/u_fifo_rd/U4/Y (INVX2M)                   0.06       0.82 f
  U0_Async_fifo/u_fifo_rd/empty (fifo_rd_P_SIZE4)         0.00       0.82 f
  U0_Async_fifo/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.82 f
  U2/Y (INVX2M)                                           0.07       0.88 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.88 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX)                 0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/Data_Valid (UART_TX_serializer)
                                                          0.00       0.88 r
  U0_UART/U0_UART_TX/U0_serializer/U7/Y (NOR2BX2M)        0.37       1.26 r
  U0_UART/U0_UART_TX/U0_serializer/U4/Y (INVX2M)          0.12       1.38 f
  U0_UART/U0_UART_TX/U0_serializer/U9/Y (NAND3X2M)        0.19       1.57 r
  U0_UART/U0_UART_TX/U0_serializer/U8/Y (OAI21X2M)        0.12       1.69 f
  U0_UART/U0_UART_TX/U0_serializer/U28/Y (OAI22X1M)       0.12       1.80 r
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.80 r
  data arrival time                                                  1.80

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.21


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)      0.40       0.40 r
  U0_Async_fifo/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/U123/Y (BUFX2M)                0.54       0.94 r
  U0_Async_fifo/u_fifo_mem/U114/Y (MX4X1M)                0.45       1.39 f
  U0_Async_fifo/u_fifo_mem/U113/Y (MX2X2M)                0.24       1.64 f
  U0_Async_fifo/u_fifo_mem/r_data[5] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_Async_fifo/o_r_data[5] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[5] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[5] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/P_DATA[5] (UART_TX_parity_Calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/U13/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[5]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)      0.40       0.40 r
  U0_Async_fifo/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/U123/Y (BUFX2M)                0.54       0.94 r
  U0_Async_fifo/u_fifo_mem/U102/Y (MX4X1M)                0.45       1.39 f
  U0_Async_fifo/u_fifo_mem/U101/Y (MX2X2M)                0.24       1.64 f
  U0_Async_fifo/u_fifo_mem/r_data[1] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_Async_fifo/o_r_data[1] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[1] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[1] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/P_DATA[1] (UART_TX_parity_Calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/U9/Y (AO2B2X2M)       0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)      0.40       0.40 r
  U0_Async_fifo/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/U123/Y (BUFX2M)                0.54       0.94 r
  U0_Async_fifo/u_fifo_mem/U111/Y (MX4X1M)                0.45       1.39 f
  U0_Async_fifo/u_fifo_mem/U110/Y (MX2X2M)                0.24       1.64 f
  U0_Async_fifo/u_fifo_mem/r_data[4] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_Async_fifo/o_r_data[4] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[4] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[4] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/P_DATA[4] (UART_TX_parity_Calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/U12/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[4]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)      0.40       0.40 r
  U0_Async_fifo/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/U123/Y (BUFX2M)                0.54       0.94 r
  U0_Async_fifo/u_fifo_mem/U99/Y (MX4X1M)                 0.45       1.39 f
  U0_Async_fifo/u_fifo_mem/U98/Y (MX2X2M)                 0.24       1.64 f
  U0_Async_fifo/u_fifo_mem/r_data[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_Async_fifo/o_r_data[0] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[0] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[0] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/P_DATA[0] (UART_TX_parity_Calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/U8/Y (AO2B2X2M)       0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[0]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)      0.40       0.40 r
  U0_Async_fifo/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/U123/Y (BUFX2M)                0.54       0.94 r
  U0_Async_fifo/u_fifo_mem/U105/Y (MX4X1M)                0.45       1.39 f
  U0_Async_fifo/u_fifo_mem/U104/Y (MX2X2M)                0.24       1.64 f
  U0_Async_fifo/u_fifo_mem/r_data[2] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_Async_fifo/o_r_data[2] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[2] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[2] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/P_DATA[2] (UART_TX_parity_Calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/U10/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[2]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)      0.40       0.40 r
  U0_Async_fifo/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_Async_fifo/u_fifo_mem/U123/Y (BUFX2M)                0.54       0.94 r
  U0_Async_fifo/u_fifo_mem/U108/Y (MX4X1M)                0.45       1.39 f
  U0_Async_fifo/u_fifo_mem/U107/Y (MX2X2M)                0.24       1.64 f
  U0_Async_fifo/u_fifo_mem/r_data[3] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_Async_fifo/o_r_data[3] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[3] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[3] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/P_DATA[3] (UART_TX_parity_Calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_Calc/U11/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[3]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  U0_UART/U0_UART_RX/U0_stop_check/stp_err (UART_RX_stop_check)
                                                          0.00       1.05 r
  U0_UART/U0_UART_RX/framing_error (UART_RX)              0.00       1.05 r
  U0_UART/framing_error (UART)                            0.00       1.05 r
  framing_error (out)                                     0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.76


  Startpoint: U0_UART/U0_UART_RX/U0_parity_check/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  U0_UART/U0_UART_RX/U0_parity_check/par_err (UART_RX_parity_check)
                                                          0.00       1.05 r
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       1.05 r
  U0_UART/parity_error (UART)                             0.00       1.05 r
  parity_error (out)                                      0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.76


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U1_Integer_Clock_Divider_RX/U50/Y (NOR2BX1M)            0.20       0.70 f
  U1_Integer_Clock_Divider_RX/U51/Y (OAI2B2X1M)           0.22       0.92 r
  U1_Integer_Clock_Divider_RX/U52/Y (NAND4X1M)            0.19       1.11 f
  U1_Integer_Clock_Divider_RX/U56/Y (NOR4X1M)             0.18       1.28 r
  U1_Integer_Clock_Divider_RX/U9/Y (AOI22X1M)             0.16       1.45 f
  U1_Integer_Clock_Divider_RX/U8/Y (OAI2B1X2M)            0.11       1.56 r
  U1_Integer_Clock_Divider_RX/U3/Y (NOR2X2M)              0.10       1.66 f
  U1_Integer_Clock_Divider_RX/U15/Y (AO22X1M)             0.40       2.06 f
  U1_Integer_Clock_Divider_RX/counter_reg[6]/D (DFFRQX2M)
                                                          0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_Integer_Clock_Divider_RX/counter_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U1_Integer_Clock_Divider_RX/U50/Y (NOR2BX1M)            0.20       0.70 f
  U1_Integer_Clock_Divider_RX/U51/Y (OAI2B2X1M)           0.22       0.92 r
  U1_Integer_Clock_Divider_RX/U52/Y (NAND4X1M)            0.19       1.11 f
  U1_Integer_Clock_Divider_RX/U56/Y (NOR4X1M)             0.18       1.28 r
  U1_Integer_Clock_Divider_RX/U9/Y (AOI22X1M)             0.16       1.45 f
  U1_Integer_Clock_Divider_RX/U8/Y (OAI2B1X2M)            0.11       1.56 r
  U1_Integer_Clock_Divider_RX/U3/Y (NOR2X2M)              0.10       1.66 f
  U1_Integer_Clock_Divider_RX/U16/Y (AO22X1M)             0.40       2.06 f
  U1_Integer_Clock_Divider_RX/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U1_Integer_Clock_Divider_RX/U50/Y (NOR2BX1M)            0.20       0.70 f
  U1_Integer_Clock_Divider_RX/U51/Y (OAI2B2X1M)           0.22       0.92 r
  U1_Integer_Clock_Divider_RX/U52/Y (NAND4X1M)            0.19       1.11 f
  U1_Integer_Clock_Divider_RX/U56/Y (NOR4X1M)             0.18       1.28 r
  U1_Integer_Clock_Divider_RX/U9/Y (AOI22X1M)             0.16       1.45 f
  U1_Integer_Clock_Divider_RX/U8/Y (OAI2B1X2M)            0.11       1.56 r
  U1_Integer_Clock_Divider_RX/U3/Y (NOR2X2M)              0.10       1.66 f
  U1_Integer_Clock_Divider_RX/U12/Y (AO22X1M)             0.40       2.06 f
  U1_Integer_Clock_Divider_RX/counter_reg[3]/D (DFFRQX2M)
                                                          0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_Integer_Clock_Divider_RX/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U1_Integer_Clock_Divider_RX/U50/Y (NOR2BX1M)            0.20       0.70 f
  U1_Integer_Clock_Divider_RX/U51/Y (OAI2B2X1M)           0.22       0.92 r
  U1_Integer_Clock_Divider_RX/U52/Y (NAND4X1M)            0.19       1.11 f
  U1_Integer_Clock_Divider_RX/U56/Y (NOR4X1M)             0.18       1.28 r
  U1_Integer_Clock_Divider_RX/U9/Y (AOI22X1M)             0.16       1.45 f
  U1_Integer_Clock_Divider_RX/U8/Y (OAI2B1X2M)            0.11       1.56 r
  U1_Integer_Clock_Divider_RX/U3/Y (NOR2X2M)              0.10       1.66 f
  U1_Integer_Clock_Divider_RX/U11/Y (AO22X1M)             0.40       2.06 f
  U1_Integer_Clock_Divider_RX/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_Integer_Clock_Divider_RX/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U1_Integer_Clock_Divider_RX/U50/Y (NOR2BX1M)            0.20       0.70 f
  U1_Integer_Clock_Divider_RX/U51/Y (OAI2B2X1M)           0.22       0.92 r
  U1_Integer_Clock_Divider_RX/U52/Y (NAND4X1M)            0.19       1.11 f
  U1_Integer_Clock_Divider_RX/U56/Y (NOR4X1M)             0.18       1.28 r
  U1_Integer_Clock_Divider_RX/U9/Y (AOI22X1M)             0.16       1.45 f
  U1_Integer_Clock_Divider_RX/U8/Y (OAI2B1X2M)            0.11       1.56 r
  U1_Integer_Clock_Divider_RX/U3/Y (NOR2X2M)              0.10       1.66 f
  U1_Integer_Clock_Divider_RX/U14/Y (AO22X1M)             0.40       2.06 f
  U1_Integer_Clock_Divider_RX/counter_reg[5]/D (DFFRQX2M)
                                                          0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_Integer_Clock_Divider_RX/counter_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U1_Integer_Clock_Divider_RX/U50/Y (NOR2BX1M)            0.20       0.70 f
  U1_Integer_Clock_Divider_RX/U51/Y (OAI2B2X1M)           0.22       0.92 r
  U1_Integer_Clock_Divider_RX/U52/Y (NAND4X1M)            0.19       1.11 f
  U1_Integer_Clock_Divider_RX/U56/Y (NOR4X1M)             0.18       1.28 r
  U1_Integer_Clock_Divider_RX/U9/Y (AOI22X1M)             0.16       1.45 f
  U1_Integer_Clock_Divider_RX/U8/Y (OAI2B1X2M)            0.11       1.56 r
  U1_Integer_Clock_Divider_RX/U3/Y (NOR2X2M)              0.10       1.66 f
  U1_Integer_Clock_Divider_RX/U13/Y (AO22X1M)             0.40       2.06 f
  U1_Integer_Clock_Divider_RX/counter_reg[4]/D (DFFRQX2M)
                                                          0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_Integer_Clock_Divider_RX/counter_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U1_Integer_Clock_Divider_RX/U50/Y (NOR2BX1M)            0.20       0.70 f
  U1_Integer_Clock_Divider_RX/U51/Y (OAI2B2X1M)           0.22       0.92 r
  U1_Integer_Clock_Divider_RX/U52/Y (NAND4X1M)            0.19       1.11 f
  U1_Integer_Clock_Divider_RX/U56/Y (NOR4X1M)             0.18       1.28 r
  U1_Integer_Clock_Divider_RX/U9/Y (AOI22X1M)             0.16       1.45 f
  U1_Integer_Clock_Divider_RX/U8/Y (OAI2B1X2M)            0.11       1.56 r
  U1_Integer_Clock_Divider_RX/U3/Y (NOR2X2M)              0.10       1.66 f
  U1_Integer_Clock_Divider_RX/U10/Y (AO22X1M)             0.40       2.06 f
  U1_Integer_Clock_Divider_RX/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_Integer_Clock_Divider_RX/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_Integer_Clock_Divider_TX/U49/Y (NOR2BX1M)            0.20       0.70 f
  U0_Integer_Clock_Divider_TX/U50/Y (OAI2B2X1M)           0.20       0.90 r
  U0_Integer_Clock_Divider_TX/U51/Y (NAND4X1M)            0.19       1.09 f
  U0_Integer_Clock_Divider_TX/U55/Y (NOR4X1M)             0.18       1.27 r
  U0_Integer_Clock_Divider_TX/U8/Y (AOI22X1M)             0.16       1.43 f
  U0_Integer_Clock_Divider_TX/U7/Y (OAI2B1X2M)            0.11       1.54 r
  U0_Integer_Clock_Divider_TX/U3/Y (NOR2X2M)              0.10       1.64 f
  U0_Integer_Clock_Divider_TX/U14/Y (AO22X1M)             0.40       2.04 f
  U0_Integer_Clock_Divider_TX/counter_reg[6]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_Integer_Clock_Divider_TX/counter_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_Integer_Clock_Divider_TX/U49/Y (NOR2BX1M)            0.20       0.70 f
  U0_Integer_Clock_Divider_TX/U50/Y (OAI2B2X1M)           0.20       0.90 r
  U0_Integer_Clock_Divider_TX/U51/Y (NAND4X1M)            0.19       1.09 f
  U0_Integer_Clock_Divider_TX/U55/Y (NOR4X1M)             0.18       1.27 r
  U0_Integer_Clock_Divider_TX/U8/Y (AOI22X1M)             0.16       1.43 f
  U0_Integer_Clock_Divider_TX/U7/Y (OAI2B1X2M)            0.11       1.54 r
  U0_Integer_Clock_Divider_TX/U3/Y (NOR2X2M)              0.10       1.64 f
  U0_Integer_Clock_Divider_TX/U15/Y (AO22X1M)             0.40       2.04 f
  U0_Integer_Clock_Divider_TX/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_Integer_Clock_Divider_TX/U49/Y (NOR2BX1M)            0.20       0.70 f
  U0_Integer_Clock_Divider_TX/U50/Y (OAI2B2X1M)           0.20       0.90 r
  U0_Integer_Clock_Divider_TX/U51/Y (NAND4X1M)            0.19       1.09 f
  U0_Integer_Clock_Divider_TX/U55/Y (NOR4X1M)             0.18       1.27 r
  U0_Integer_Clock_Divider_TX/U8/Y (AOI22X1M)             0.16       1.43 f
  U0_Integer_Clock_Divider_TX/U7/Y (OAI2B1X2M)            0.11       1.54 r
  U0_Integer_Clock_Divider_TX/U3/Y (NOR2X2M)              0.10       1.64 f
  U0_Integer_Clock_Divider_TX/U11/Y (AO22X1M)             0.40       2.04 f
  U0_Integer_Clock_Divider_TX/counter_reg[3]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_Integer_Clock_Divider_TX/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_Integer_Clock_Divider_TX/U49/Y (NOR2BX1M)            0.20       0.70 f
  U0_Integer_Clock_Divider_TX/U50/Y (OAI2B2X1M)           0.20       0.90 r
  U0_Integer_Clock_Divider_TX/U51/Y (NAND4X1M)            0.19       1.09 f
  U0_Integer_Clock_Divider_TX/U55/Y (NOR4X1M)             0.18       1.27 r
  U0_Integer_Clock_Divider_TX/U8/Y (AOI22X1M)             0.16       1.43 f
  U0_Integer_Clock_Divider_TX/U7/Y (OAI2B1X2M)            0.11       1.54 r
  U0_Integer_Clock_Divider_TX/U3/Y (NOR2X2M)              0.10       1.64 f
  U0_Integer_Clock_Divider_TX/U10/Y (AO22X1M)             0.40       2.04 f
  U0_Integer_Clock_Divider_TX/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_Integer_Clock_Divider_TX/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_Integer_Clock_Divider_TX/U49/Y (NOR2BX1M)            0.20       0.70 f
  U0_Integer_Clock_Divider_TX/U50/Y (OAI2B2X1M)           0.20       0.90 r
  U0_Integer_Clock_Divider_TX/U51/Y (NAND4X1M)            0.19       1.09 f
  U0_Integer_Clock_Divider_TX/U55/Y (NOR4X1M)             0.18       1.27 r
  U0_Integer_Clock_Divider_TX/U8/Y (AOI22X1M)             0.16       1.43 f
  U0_Integer_Clock_Divider_TX/U7/Y (OAI2B1X2M)            0.11       1.54 r
  U0_Integer_Clock_Divider_TX/U3/Y (NOR2X2M)              0.10       1.64 f
  U0_Integer_Clock_Divider_TX/U13/Y (AO22X1M)             0.40       2.04 f
  U0_Integer_Clock_Divider_TX/counter_reg[5]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_Integer_Clock_Divider_TX/counter_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_Integer_Clock_Divider_TX/U49/Y (NOR2BX1M)            0.20       0.70 f
  U0_Integer_Clock_Divider_TX/U50/Y (OAI2B2X1M)           0.20       0.90 r
  U0_Integer_Clock_Divider_TX/U51/Y (NAND4X1M)            0.19       1.09 f
  U0_Integer_Clock_Divider_TX/U55/Y (NOR4X1M)             0.18       1.27 r
  U0_Integer_Clock_Divider_TX/U8/Y (AOI22X1M)             0.16       1.43 f
  U0_Integer_Clock_Divider_TX/U7/Y (OAI2B1X2M)            0.11       1.54 r
  U0_Integer_Clock_Divider_TX/U3/Y (NOR2X2M)              0.10       1.64 f
  U0_Integer_Clock_Divider_TX/U12/Y (AO22X1M)             0.40       2.04 f
  U0_Integer_Clock_Divider_TX/counter_reg[4]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_Integer_Clock_Divider_TX/counter_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_Integer_Clock_Divider_TX/U49/Y (NOR2BX1M)            0.20       0.70 f
  U0_Integer_Clock_Divider_TX/U50/Y (OAI2B2X1M)           0.20       0.90 r
  U0_Integer_Clock_Divider_TX/U51/Y (NAND4X1M)            0.19       1.09 f
  U0_Integer_Clock_Divider_TX/U55/Y (NOR4X1M)             0.18       1.27 r
  U0_Integer_Clock_Divider_TX/U8/Y (AOI22X1M)             0.16       1.43 f
  U0_Integer_Clock_Divider_TX/U7/Y (OAI2B1X2M)            0.11       1.54 r
  U0_Integer_Clock_Divider_TX/U3/Y (NOR2X2M)              0.10       1.64 f
  U0_Integer_Clock_Divider_TX/U9/Y (AO22X1M)              0.40       2.04 f
  U0_Integer_Clock_Divider_TX/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_Integer_Clock_Divider_TX/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/gen_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U1_Integer_Clock_Divider_RX/U50/Y (NOR2BX1M)            0.20       0.70 f
  U1_Integer_Clock_Divider_RX/U51/Y (OAI2B2X1M)           0.22       0.92 r
  U1_Integer_Clock_Divider_RX/U52/Y (NAND4X1M)            0.19       1.11 f
  U1_Integer_Clock_Divider_RX/U56/Y (NOR4X1M)             0.18       1.28 r
  U1_Integer_Clock_Divider_RX/U9/Y (AOI22X1M)             0.16       1.45 f
  U1_Integer_Clock_Divider_RX/U8/Y (OAI2B1X2M)            0.11       1.56 r
  U1_Integer_Clock_Divider_RX/U5/Y (NAND2BX2M)            0.08       1.64 f
  U1_Integer_Clock_Divider_RX/U4/Y (CLKXOR2X2M)           0.25       1.89 r
  U1_Integer_Clock_Divider_RX/gen_clk_reg/D (DFFRQX2M)
                                                          0.00       1.89 r
  data arrival time                                                  1.89

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_Integer_Clock_Divider_RX/gen_clk_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/gen_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_Integer_Clock_Divider_TX/U49/Y (NOR2BX1M)            0.20       0.70 f
  U0_Integer_Clock_Divider_TX/U50/Y (OAI2B2X1M)           0.20       0.90 r
  U0_Integer_Clock_Divider_TX/U51/Y (NAND4X1M)            0.19       1.09 f
  U0_Integer_Clock_Divider_TX/U55/Y (NOR4X1M)             0.18       1.27 r
  U0_Integer_Clock_Divider_TX/U8/Y (AOI22X1M)             0.16       1.43 f
  U0_Integer_Clock_Divider_TX/U7/Y (OAI2B1X2M)            0.11       1.54 r
  U0_Integer_Clock_Divider_TX/U5/Y (NAND2BX2M)            0.08       1.63 f
  U0_Integer_Clock_Divider_TX/U4/Y (CLKXOR2X2M)           0.25       1.88 r
  U0_Integer_Clock_Divider_TX/gen_clk_reg/D (DFFRX1M)     0.00       1.88 r
  data arrival time                                                  1.88

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_Integer_Clock_Divider_TX/gen_clk_reg/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.95


  Startpoint: U1_RST_SYNC_UART/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U1_RST_SYNC_UART/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC_UART/sync_reg_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U1_RST_SYNC_UART/sync_reg_reg[0]/Q (DFFRQX2M)           0.35       0.35 r
  U1_RST_SYNC_UART/sync_reg_reg[1]/D (DFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RST_SYNC_UART/sync_reg_reg[1]/CK (DFFRQX2M)          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                      270.42


1
