# Synopsys Constraint Checker, version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Oct 06 16:29:25 2020


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "C:\Users\Andre\Desktop\github\HARSH\fpga_soc\designer\top\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                     Ending                                       |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                       System                                       |     10.000           |     No paths         |     No paths         |     No paths                         
top_sb_CCC_0_FCCC|GL2_net_inferred_clock     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
=====================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:BA[0]
p:BA[1]
p:CAN_RX
p:CAN_TX
p:CAN_TX_EN_N
p:CAS_N
p:CKE
p:CS_N[0]
p:CS_N[1]
p:CS_N[2]
p:DEVRST_N
p:DQM[0]
p:DQM[1]
p:DQ[0] (bidir end point)
p:DQ[0] (bidir start point)
p:DQ[1] (bidir end point)
p:DQ[1] (bidir start point)
p:DQ[2] (bidir end point)
p:DQ[2] (bidir start point)
p:DQ[3] (bidir end point)
p:DQ[3] (bidir start point)
p:DQ[4] (bidir end point)
p:DQ[4] (bidir start point)
p:DQ[5] (bidir end point)
p:DQ[5] (bidir start point)
p:DQ[6] (bidir end point)
p:DQ[6] (bidir start point)
p:DQ[7] (bidir end point)
p:DQ[7] (bidir start point)
p:DQ[8] (bidir end point)
p:DQ[8] (bidir start point)
p:DQ[9] (bidir end point)
p:DQ[9] (bidir start point)
p:DQ[10] (bidir end point)
p:DQ[10] (bidir start point)
p:DQ[11] (bidir end point)
p:DQ[11] (bidir start point)
p:DQ[12] (bidir end point)
p:DQ[12] (bidir start point)
p:DQ[13] (bidir end point)
p:DQ[13] (bidir start point)
p:DQ[14] (bidir end point)
p:DQ[14] (bidir start point)
p:DQ[15] (bidir end point)
p:DQ[15] (bidir start point)
p:GPIO_1_BI (bidir end point)
p:GPIO_1_BI (bidir start point)
p:GPIO_8_BI (bidir end point)
p:GPIO_8_BI (bidir start point)
p:GPIO_9_BI (bidir end point)
p:GPIO_9_BI (bidir start point)
p:GPIO_10_BI (bidir end point)
p:GPIO_10_BI (bidir start point)
p:GPIO_11_BI (bidir end point)
p:GPIO_11_BI (bidir start point)
p:GPIO_12_BI (bidir end point)
p:GPIO_12_BI (bidir start point)
p:GPIO_13_BI (bidir end point)
p:GPIO_13_BI (bidir start point)
p:GPIO_14_BI (bidir end point)
p:GPIO_14_BI (bidir start point)
p:GPIO_15_BI (bidir end point)
p:GPIO_15_BI (bidir start point)
p:GPIO_16_BI (bidir end point)
p:GPIO_16_BI (bidir start point)
p:GPIO_17_BI (bidir end point)
p:GPIO_17_BI (bidir start point)
p:GPIO_18_BI (bidir end point)
p:GPIO_18_BI (bidir start point)
p:GPIO_19_BI (bidir end point)
p:GPIO_19_BI (bidir start point)
p:GPIO_20_BI (bidir end point)
p:GPIO_20_BI (bidir start point)
p:GPIO_21_BI (bidir end point)
p:GPIO_21_BI (bidir start point)
p:GPIO_22_BI (bidir end point)
p:GPIO_22_BI (bidir start point)
p:GPIO_23_BI (bidir end point)
p:GPIO_23_BI (bidir start point)
p:GPIO_24_BI (bidir end point)
p:GPIO_24_BI (bidir start point)
p:GPIO_25_BI (bidir end point)
p:GPIO_25_BI (bidir start point)
p:GPIO_26_BI (bidir end point)
p:GPIO_26_BI (bidir start point)
p:GPIO_29_BI (bidir end point)
p:GPIO_29_BI (bidir start point)
p:I2C_0_SCL (bidir end point)
p:I2C_0_SCL (bidir start point)
p:I2C_0_SDA (bidir end point)
p:I2C_0_SDA (bidir start point)
p:MMUART_0_RXD
p:MMUART_0_TXD
p:RAS_N
p:SA[0]
p:SA[1]
p:SA[2]
p:SA[3]
p:SA[4]
p:SA[5]
p:SA[6]
p:SA[7]
p:SA[8]
p:SA[9]
p:SA[10]
p:SA[11]
p:SA[12]
p:SA[13]
p:SPI_0_CLK (bidir end point)
p:SPI_0_CLK (bidir start point)
p:SPI_0_DI
p:SPI_0_DO
p:SPI_0_SS0 (bidir end point)
p:SPI_0_SS0 (bidir start point)
p:WE_N
p:XTL


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
