Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 04:03:47 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_160_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 Delay1No30_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.989ns (28.944%)  route 2.428ns (71.056%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.469ns = ( 6.469 - 4.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.937ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.853ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=75424, routed)       2.007     3.042    Delay1No30_instance/clk_IBUF_BUFG
    SLICE_X158Y298       FDCE                                         r  Delay1No30_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y298       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.121 r  Delay1No30_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.751     3.872    Delay1No30_instance/Q[1]
    SLICE_X155Y349       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     3.922 r  Delay1No30_instance/geqOp_carry_i_16__3/O
                         net (fo=1, routed)           0.009     3.931    Sum10_4_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X155Y349       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.121 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.147    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X155Y350       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.162 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.188    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X155Y351       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.240 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.352     4.592    Delay1No31_instance/CO[0]
    SLICE_X154Y351       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.099     4.691 f  Delay1No31_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.377     5.068    Delay1No30_instance/Y_reg[23]_0[0]
    SLICE_X155Y351       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.192 f  Delay1No30_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.047     5.239    Delay1No30_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X155Y351       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.328 r  Delay1No30_instance/shiftedFracY_d1[45]_i_4__3/O
                         net (fo=31, routed)          0.457     5.785    Delay1No31_instance/Y_reg[23]_0
    SLICE_X152Y344       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.935 r  Delay1No31_instance/shiftedFracY_d1[7]_i_2__3/O
                         net (fo=4, routed)           0.162     6.097    Delay1No31_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X152Y349       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     6.187 r  Delay1No31_instance/shiftedFracY_d1[27]_i_4__3/O
                         net (fo=2, routed)           0.149     6.336    Delay1No30_instance/Y_reg[26]_0[4]
    SLICE_X152Y349       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.387 r  Delay1No30_instance/shiftedFracY_d1[11]_i_1__3/O
                         net (fo=1, routed)           0.072     6.459    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY[0]
    SLICE_X152Y349       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=75424, routed)       1.728     6.469    Sum10_4_impl_instance/FPAddSubOp_instance/clk
    SLICE_X152Y349       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/C
                         clock pessimism              0.382     6.851    
                         clock uncertainty           -0.035     6.816    
    SLICE_X152Y349       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.841    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  0.382    




