Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Mon Oct  4 18:33:39 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  Delay (ns):              0.757
  Slack (ns):             -2.453
  Arrival (ns):            9.015
  Required (ns):           6.562
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[44]:ALn
  Delay (ns):              1.203
  Slack (ns):             -2.118
  Arrival (ns):            9.472
  Required (ns):           7.354
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[14]:ALn
  Delay (ns):              1.203
  Slack (ns):             -2.118
  Arrival (ns):            9.472
  Required (ns):           7.354
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[9]:ALn
  Delay (ns):              1.202
  Slack (ns):             -2.117
  Arrival (ns):            9.471
  Required (ns):           7.354
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[53]:ALn
  Delay (ns):              1.213
  Slack (ns):             -2.116
  Arrival (ns):            9.482
  Required (ns):           7.366
  Operating Conditions: slow_lv_ht

Path 6
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[50]:ALn
  Delay (ns):              1.213
  Slack (ns):             -2.116
  Arrival (ns):            9.482
  Required (ns):           7.366
  Operating Conditions: slow_lv_ht

Path 7
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[49]:ALn
  Delay (ns):              1.213
  Slack (ns):             -2.116
  Arrival (ns):            9.482
  Required (ns):           7.366
  Operating Conditions: slow_lv_ht

Path 8
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[21]:ALn
  Delay (ns):              1.213
  Slack (ns):             -2.116
  Arrival (ns):            9.482
  Required (ns):           7.366
  Operating Conditions: slow_lv_ht

Path 9
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[19]:ALn
  Delay (ns):              1.213
  Slack (ns):             -2.116
  Arrival (ns):            9.482
  Required (ns):           7.366
  Operating Conditions: slow_lv_ht

Path 10
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[52]:ALn
  Delay (ns):              1.212
  Slack (ns):             -2.115
  Arrival (ns):            9.481
  Required (ns):           7.366
  Operating Conditions: slow_lv_ht

Path 11
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[51]:ALn
  Delay (ns):              1.212
  Slack (ns):             -2.115
  Arrival (ns):            9.481
  Required (ns):           7.366
  Operating Conditions: slow_lv_ht

Path 12
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[18]:ALn
  Delay (ns):              1.213
  Slack (ns):             -2.115
  Arrival (ns):            9.482
  Required (ns):           7.367
  Operating Conditions: slow_lv_ht

Path 13
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[54]:ALn
  Delay (ns):              1.178
  Slack (ns):             -2.083
  Arrival (ns):            9.447
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 14
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[23]:ALn
  Delay (ns):              1.178
  Slack (ns):             -2.083
  Arrival (ns):            9.447
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 15
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[22]:ALn
  Delay (ns):              1.178
  Slack (ns):             -2.083
  Arrival (ns):            9.447
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 16
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[55]:ALn
  Delay (ns):              1.177
  Slack (ns):             -2.082
  Arrival (ns):            9.446
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 17
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[48]:ALn
  Delay (ns):              1.177
  Slack (ns):             -2.082
  Arrival (ns):            9.446
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 18
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[29]:ALn
  Delay (ns):              1.137
  Slack (ns):             -2.047
  Arrival (ns):            9.406
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 19
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[20]:ALn
  Delay (ns):              1.136
  Slack (ns):             -2.046
  Arrival (ns):            9.405
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 20
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[17]:ALn
  Delay (ns):              1.136
  Slack (ns):             -2.046
  Arrival (ns):            9.405
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 21
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[16]:ALn
  Delay (ns):              1.136
  Slack (ns):             -2.046
  Arrival (ns):            9.405
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 22
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[14]:ALn
  Delay (ns):              1.136
  Slack (ns):             -2.046
  Arrival (ns):            9.405
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 23
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_1_inst:ALn
  Delay (ns):              1.180
  Slack (ns):             -2.043
  Arrival (ns):            9.449
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 24
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_0_inst:ALn
  Delay (ns):              1.180
  Slack (ns):             -2.043
  Arrival (ns):            9.449
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 25
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_3_inst:ALn
  Delay (ns):              1.179
  Slack (ns):             -2.042
  Arrival (ns):            9.448
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 26
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_2_inst:ALn
  Delay (ns):              1.179
  Slack (ns):             -2.042
  Arrival (ns):            9.448
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 27
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_8_inst:ALn
  Delay (ns):              1.178
  Slack (ns):             -2.041
  Arrival (ns):            9.447
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 28
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_7_inst:ALn
  Delay (ns):              1.178
  Slack (ns):             -2.041
  Arrival (ns):            9.447
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 29
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_6_inst:ALn
  Delay (ns):              1.178
  Slack (ns):             -2.041
  Arrival (ns):            9.447
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 30
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_5_inst:ALn
  Delay (ns):              1.178
  Slack (ns):             -2.041
  Arrival (ns):            9.447
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 31
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_4_inst:ALn
  Delay (ns):              1.178
  Slack (ns):             -2.041
  Arrival (ns):            9.447
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 32
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_9_inst:ALn
  Delay (ns):              1.177
  Slack (ns):             -2.040
  Arrival (ns):            9.446
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 33
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_11_inst:ALn
  Delay (ns):              1.177
  Slack (ns):             -2.040
  Arrival (ns):            9.446
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 34
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_10_inst:ALn
  Delay (ns):              1.177
  Slack (ns):             -2.040
  Arrival (ns):            9.446
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 35
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[61]:ALn
  Delay (ns):              1.116
  Slack (ns):             -2.028
  Arrival (ns):            9.385
  Required (ns):           7.357
  Operating Conditions: slow_lv_ht

Path 36
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[29]:ALn
  Delay (ns):              1.115
  Slack (ns):             -2.027
  Arrival (ns):            9.384
  Required (ns):           7.357
  Operating Conditions: slow_lv_ht

Path 37
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[26]:ALn
  Delay (ns):              1.115
  Slack (ns):             -2.027
  Arrival (ns):            9.384
  Required (ns):           7.357
  Operating Conditions: slow_lv_ht

Path 38
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[12]:ALn
  Delay (ns):              1.140
  Slack (ns):             -2.027
  Arrival (ns):            9.409
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 39
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[8]:ALn
  Delay (ns):              1.139
  Slack (ns):             -2.026
  Arrival (ns):            9.408
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 40
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[5]:ALn
  Delay (ns):              1.138
  Slack (ns):             -2.025
  Arrival (ns):            9.407
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 41
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[29]:ALn
  Delay (ns):              1.138
  Slack (ns):             -2.025
  Arrival (ns):            9.407
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 42
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[25]:ALn
  Delay (ns):              1.138
  Slack (ns):             -2.025
  Arrival (ns):            9.407
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 43
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[13]:ALn
  Delay (ns):              1.138
  Slack (ns):             -2.025
  Arrival (ns):            9.407
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 44
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[25]:ALn
  Delay (ns):              1.114
  Slack (ns):             -2.013
  Arrival (ns):            9.383
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 45
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[24]:ALn
  Delay (ns):              1.114
  Slack (ns):             -2.013
  Arrival (ns):            9.383
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 46
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[22]:ALn
  Delay (ns):              1.114
  Slack (ns):             -2.013
  Arrival (ns):            9.383
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 47
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[20]:ALn
  Delay (ns):              1.114
  Slack (ns):             -2.013
  Arrival (ns):            9.383
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 48
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[18]:ALn
  Delay (ns):              1.114
  Slack (ns):             -2.013
  Arrival (ns):            9.383
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 49
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[16]:ALn
  Delay (ns):              1.114
  Slack (ns):             -2.013
  Arrival (ns):            9.383
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 50
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[14]:ALn
  Delay (ns):              1.114
  Slack (ns):             -2.013
  Arrival (ns):            9.383
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 51
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[47]:ALn
  Delay (ns):              1.117
  Slack (ns):             -1.990
  Arrival (ns):            9.386
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 52
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[13]:ALn
  Delay (ns):              1.117
  Slack (ns):             -1.990
  Arrival (ns):            9.386
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 53
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[10]:ALn
  Delay (ns):              1.117
  Slack (ns):             -1.990
  Arrival (ns):            9.386
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 54
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[7]:ALn
  Delay (ns):              1.116
  Slack (ns):             -1.989
  Arrival (ns):            9.385
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 55
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[45]:ALn
  Delay (ns):              1.116
  Slack (ns):             -1.989
  Arrival (ns):            9.385
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 56
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[43]:ALn
  Delay (ns):              1.116
  Slack (ns):             -1.989
  Arrival (ns):            9.385
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 57
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[2]:ALn
  Delay (ns):              1.116
  Slack (ns):             -1.989
  Arrival (ns):            9.385
  Required (ns):           7.396
  Operating Conditions: slow_lv_ht

Path 58
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[38]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.986
  Arrival (ns):            9.359
  Required (ns):           7.373
  Operating Conditions: slow_lv_ht

Path 59
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[33]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.986
  Arrival (ns):            9.359
  Required (ns):           7.373
  Operating Conditions: slow_lv_ht

Path 60
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[38]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.986
  Arrival (ns):            9.359
  Required (ns):           7.373
  Operating Conditions: slow_lv_ht

Path 61
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[33]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.986
  Arrival (ns):            9.359
  Required (ns):           7.373
  Operating Conditions: slow_lv_ht

Path 62
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[28]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.986
  Arrival (ns):            9.359
  Required (ns):           7.373
  Operating Conditions: slow_lv_ht

Path 63
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[32]:ALn
  Delay (ns):              1.089
  Slack (ns):             -1.985
  Arrival (ns):            9.358
  Required (ns):           7.373
  Operating Conditions: slow_lv_ht

Path 64
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[32]:ALn
  Delay (ns):              1.089
  Slack (ns):             -1.985
  Arrival (ns):            9.358
  Required (ns):           7.373
  Operating Conditions: slow_lv_ht

Path 65
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[4]:ALn
  Delay (ns):              1.114
  Slack (ns):             -1.983
  Arrival (ns):            9.383
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 66
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[1]:ALn
  Delay (ns):              1.114
  Slack (ns):             -1.983
  Arrival (ns):            9.383
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 67
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[6]:ALn
  Delay (ns):              1.114
  Slack (ns):             -1.983
  Arrival (ns):            9.383
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 68
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[1]:ALn
  Delay (ns):              1.113
  Slack (ns):             -1.982
  Arrival (ns):            9.382
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 69
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[4]:ALn
  Delay (ns):              1.113
  Slack (ns):             -1.982
  Arrival (ns):            9.382
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 70
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[5]:ALn
  Delay (ns):              1.112
  Slack (ns):             -1.981
  Arrival (ns):            9.381
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 71
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[5]:ALn
  Delay (ns):              1.112
  Slack (ns):             -1.981
  Arrival (ns):            9.381
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 72
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[0]:ALn
  Delay (ns):              1.112
  Slack (ns):             -1.981
  Arrival (ns):            9.381
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 73
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[5]:ALn
  Delay (ns):              1.112
  Slack (ns):             -1.981
  Arrival (ns):            9.381
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 74
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[25]:ALn
  Delay (ns):              1.057
  Slack (ns):             -1.965
  Arrival (ns):            9.326
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 75
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[44]:ALn
  Delay (ns):              1.057
  Slack (ns):             -1.965
  Arrival (ns):            9.326
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 76
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[25]:ALn
  Delay (ns):              1.057
  Slack (ns):             -1.965
  Arrival (ns):            9.326
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 77
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[22]:ALn
  Delay (ns):              1.056
  Slack (ns):             -1.964
  Arrival (ns):            9.325
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 78
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[13]:ALn
  Delay (ns):              1.056
  Slack (ns):             -1.964
  Arrival (ns):            9.325
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 79
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[12]:ALn
  Delay (ns):              1.056
  Slack (ns):             -1.964
  Arrival (ns):            9.325
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 80
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[46]:ALn
  Delay (ns):              1.056
  Slack (ns):             -1.964
  Arrival (ns):            9.325
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 81
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[41]:ALn
  Delay (ns):              1.056
  Slack (ns):             -1.964
  Arrival (ns):            9.325
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 82
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[3]:ALn
  Delay (ns):              1.086
  Slack (ns):             -1.963
  Arrival (ns):            9.355
  Required (ns):           7.392
  Operating Conditions: slow_lv_ht

Path 83
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[1]:ALn
  Delay (ns):              1.086
  Slack (ns):             -1.963
  Arrival (ns):            9.355
  Required (ns):           7.392
  Operating Conditions: slow_lv_ht

Path 84
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[0]:ALn
  Delay (ns):              1.086
  Slack (ns):             -1.963
  Arrival (ns):            9.355
  Required (ns):           7.392
  Operating Conditions: slow_lv_ht

Path 85
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[12]:ALn
  Delay (ns):              1.055
  Slack (ns):             -1.962
  Arrival (ns):            9.324
  Required (ns):           7.362
  Operating Conditions: slow_lv_ht

Path 86
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_5_inst:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.949
  Arrival (ns):            9.349
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 87
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_4_inst:ALn
  Delay (ns):              1.079
  Slack (ns):             -1.948
  Arrival (ns):            9.348
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 88
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_3_inst:ALn
  Delay (ns):              1.079
  Slack (ns):             -1.948
  Arrival (ns):            9.348
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 89
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_3_inst:ALn
  Delay (ns):              1.073
  Slack (ns):             -1.947
  Arrival (ns):            9.342
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 90
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_2_inst:ALn
  Delay (ns):              1.073
  Slack (ns):             -1.947
  Arrival (ns):            9.342
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 91
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_1_inst:ALn
  Delay (ns):              1.073
  Slack (ns):             -1.947
  Arrival (ns):            9.342
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 92
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_0_inst:ALn
  Delay (ns):              1.073
  Slack (ns):             -1.947
  Arrival (ns):            9.342
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 93
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_9_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.947
  Arrival (ns):            9.347
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 94
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_2_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.947
  Arrival (ns):            9.347
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 95
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_1_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.947
  Arrival (ns):            9.347
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 96
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_11_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.947
  Arrival (ns):            9.347
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 97
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_10_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.947
  Arrival (ns):            9.347
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 98
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_0_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.947
  Arrival (ns):            9.347
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 99
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_7_inst:ALn
  Delay (ns):              1.077
  Slack (ns):             -1.946
  Arrival (ns):            9.346
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 100
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_6_inst:ALn
  Delay (ns):              1.077
  Slack (ns):             -1.946
  Arrival (ns):            9.346
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

