$date
	Fri Sep 20 09:45:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decodificador_tb $end
$var wire 8 ! d [7:0] $end
$var reg 3 " a [2:0] $end
$var reg 1 # en $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
b0 "
b1 !
$end
#20
b10 !
b1 "
#40
b100 !
b10 "
#60
b1000 !
b11 "
#80
b10000 !
b100 "
#100
b100000 !
b101 "
#120
b1000000 !
b110 "
#140
b10000000 !
b111 "
#160
b0 !
0#
#180
