{
  "module_name": "dcn32_hwseq.h",
  "hash_id": "c7c63f6b65dc09b1cadf0c1b106069842df78cd58d1d87d56f8692ee6c2733b6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_hwseq.h",
  "human_readable_source": " \n\n#ifndef __DC_HWSS_DCN32_H__\n#define __DC_HWSS_DCN32_H__\n\n#include \"hw_sequencer_private.h\"\n\nstruct dc;\n\nvoid dcn32_dsc_pg_control(\n\t\tstruct dce_hwseq *hws,\n\t\tunsigned int dsc_inst,\n\t\tbool power_on);\n\nvoid dcn32_enable_power_gating_plane(\n\tstruct dce_hwseq *hws,\n\tbool enable);\n\nvoid dcn32_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on);\n\nbool dcn32_apply_idle_power_optimizations(struct dc *dc, bool enable);\n\nvoid dcn32_cab_for_ss_control(struct dc *dc, bool enable);\n\nvoid dcn32_commit_subvp_config(struct dc *dc, struct dc_state *context);\n\nbool dcn32_set_mcm_luts(struct pipe_ctx *pipe_ctx,\n\t\t\t\tconst struct dc_plane_state *plane_state);\n\nbool dcn32_set_input_transfer_func(struct dc *dc,\n\t\t\t\tstruct pipe_ctx *pipe_ctx,\n\t\t\t\tconst struct dc_plane_state *plane_state);\n\nbool dcn32_set_mpc_shaper_3dlut(\n\tstruct pipe_ctx *pipe_ctx, const struct dc_stream_state *stream);\n\nbool dcn32_set_output_transfer_func(struct dc *dc,\n\t\t\t\tstruct pipe_ctx *pipe_ctx,\n\t\t\t\tconst struct dc_stream_state *stream);\n\nvoid dcn32_init_hw(struct dc *dc);\n\nvoid dcn32_program_mall_pipe_config(struct dc *dc, struct dc_state *context);\n\nvoid dcn32_update_mall_sel(struct dc *dc, struct dc_state *context);\n\nvoid dcn32_update_force_pstate(struct dc *dc, struct dc_state *context);\n\nvoid dcn32_update_odm(struct dc *dc, struct dc_state *context, struct pipe_ctx *pipe_ctx);\n\nunsigned int dcn32_calculate_dccg_k1_k2_values(struct pipe_ctx *pipe_ctx, unsigned int *k1_div, unsigned int *k2_div);\n\nvoid dcn32_set_pixels_per_cycle(struct pipe_ctx *pipe_ctx);\n\nvoid dcn32_resync_fifo_dccg_dio(struct dce_hwseq *hws, struct dc *dc, struct dc_state *context);\n\nvoid dcn32_subvp_pipe_control_lock(struct dc *dc,\n\t\tstruct dc_state *context,\n\t\tbool lock,\n\t\tbool should_lock_all_pipes,\n\t\tstruct pipe_ctx *top_pipe_to_program,\n\t\tbool subvp_prev_use);\n\nvoid dcn32_subvp_pipe_control_lock_fast(union block_sequence_params *params);\n\nvoid dcn32_unblank_stream(struct pipe_ctx *pipe_ctx,\n\t\tstruct dc_link_settings *link_settings);\n\nbool dcn32_is_dp_dig_pixel_rate_div_policy(struct pipe_ctx *pipe_ctx);\n\nvoid dcn32_disable_link_output(struct dc_link *link,\n\t\tconst struct link_resource *link_res,\n\t\tenum signal_type signal);\n\nvoid dcn32_update_phantom_vp_position(struct dc *dc,\n\t\tstruct dc_state *context,\n\t\tstruct pipe_ctx *phantom_pipe);\n\nvoid dcn32_apply_update_flags_for_phantom(struct pipe_ctx *phantom_pipe);\n\nbool dcn32_dsc_pg_status(\n\t\tstruct dce_hwseq *hws,\n\t\tunsigned int dsc_inst);\n\nvoid dcn32_update_dsc_pg(struct dc *dc,\n\t\tstruct dc_state *context,\n\t\tbool safe_to_disable);\n\nvoid dcn32_enable_phantom_streams(struct dc *dc, struct dc_state *context);\n\nvoid dcn32_init_blank(\n\t\tstruct dc *dc,\n\t\tstruct timing_generator *tg);\n\nvoid dcn32_blank_phantom(struct dc *dc,\n\t\tstruct timing_generator *tg,\n\t\tint width,\n\t\tint height);\n\nbool dcn32_is_pipe_topology_transition_seamless(struct dc *dc,\n\t\tconst struct dc_state *cur_ctx,\n\t\tconst struct dc_state *new_ctx);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}