vendor_name = ModelSim
source_file = 1, C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/meminit.qip
source_file = 1, C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys
source_file = 1, C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/tarea_1_clock.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/design1.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_irq_mapper.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_demux.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_demux.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_mux.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_rsp_mux.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu_test_bench.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_pio_miliseconds_0.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_pio_selectmode_0.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_pio_start_0.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_ram_0.hex
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_ram_0.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_rom_0.hex
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_rom_0.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_timer_0.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_master_agent.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_master_translator.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_reset_controller.v
source_file = 1, c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_reset_synchronizer.v
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_msi1.tdf
source_file = 1, C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_g6m1.tdf
source_file = 1, C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex
source_file = 1, C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_j6m1.tdf
source_file = 1, C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex
design_name = tarea_1_clock
instance = comp, \milisecondsDisplay1[0]~output , milisecondsDisplay1[0]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay1[1]~output , milisecondsDisplay1[1]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay1[2]~output , milisecondsDisplay1[2]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay1[3]~output , milisecondsDisplay1[3]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay1[4]~output , milisecondsDisplay1[4]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay1[5]~output , milisecondsDisplay1[5]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay1[6]~output , milisecondsDisplay1[6]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay2[0]~output , milisecondsDisplay2[0]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay2[1]~output , milisecondsDisplay2[1]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay2[2]~output , milisecondsDisplay2[2]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay2[3]~output , milisecondsDisplay2[3]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay2[4]~output , milisecondsDisplay2[4]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay2[5]~output , milisecondsDisplay2[5]~output, tarea_1_clock, 1
instance = comp, \milisecondsDisplay2[6]~output , milisecondsDisplay2[6]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay1[0]~output , secondsDisplay1[0]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay1[1]~output , secondsDisplay1[1]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay1[2]~output , secondsDisplay1[2]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay1[3]~output , secondsDisplay1[3]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay1[4]~output , secondsDisplay1[4]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay1[5]~output , secondsDisplay1[5]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay1[6]~output , secondsDisplay1[6]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay2[0]~output , secondsDisplay2[0]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay2[1]~output , secondsDisplay2[1]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay2[2]~output , secondsDisplay2[2]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay2[3]~output , secondsDisplay2[3]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay2[4]~output , secondsDisplay2[4]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay2[5]~output , secondsDisplay2[5]~output, tarea_1_clock, 1
instance = comp, \secondsDisplay2[6]~output , secondsDisplay2[6]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay1[0]~output , minutesDisplay1[0]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay1[1]~output , minutesDisplay1[1]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay1[2]~output , minutesDisplay1[2]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay1[3]~output , minutesDisplay1[3]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay1[4]~output , minutesDisplay1[4]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay1[5]~output , minutesDisplay1[5]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay1[6]~output , minutesDisplay1[6]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay2[0]~output , minutesDisplay2[0]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay2[1]~output , minutesDisplay2[1]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay2[2]~output , minutesDisplay2[2]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay2[3]~output , minutesDisplay2[3]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay2[4]~output , minutesDisplay2[4]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay2[5]~output , minutesDisplay2[5]~output, tarea_1_clock, 1
instance = comp, \minutesDisplay2[6]~output , minutesDisplay2[6]~output, tarea_1_clock, 1
instance = comp, \ledSwitch[0]~output , ledSwitch[0]~output, tarea_1_clock, 1
instance = comp, \ledSwitch[1]~output , ledSwitch[1]~output, tarea_1_clock, 1
instance = comp, \clk~input , clk~input, tarea_1_clock, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, tarea_1_clock, 1
instance = comp, \reset~input , reset~input, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|altera_reset_synchronizer_int_chain[0] , desi1|rst_controller|altera_reset_synchronizer_int_chain[0], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|altera_reset_synchronizer_int_chain[1] , desi1|rst_controller|altera_reset_synchronizer_int_chain[1], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder , desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|altera_reset_synchronizer_int_chain[2] , desi1|rst_controller|altera_reset_synchronizer_int_chain[2], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|altera_reset_synchronizer_int_chain[3] , desi1|rst_controller|altera_reset_synchronizer_int_chain[3], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|altera_reset_synchronizer_int_chain[4] , desi1|rst_controller|altera_reset_synchronizer_int_chain[4], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|r_sync_rst_chain[3] , desi1|rst_controller|r_sync_rst_chain[3], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|r_sync_rst_chain~1 , desi1|rst_controller|r_sync_rst_chain~1, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|r_sync_rst_chain[2] , desi1|rst_controller|r_sync_rst_chain[2], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|r_sync_rst_chain~0 , desi1|rst_controller|r_sync_rst_chain~0, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|r_sync_rst_chain[1] , desi1|rst_controller|r_sync_rst_chain[1], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|WideOr0~0 , desi1|rst_controller|WideOr0~0, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|r_sync_rst , desi1|rst_controller|r_sync_rst, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_valid , desi1|nios2_gen2_0|cpu|D_valid, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_valid , desi1|nios2_gen2_0|cpu|R_valid, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_new_inst , desi1|nios2_gen2_0|cpu|E_new_inst, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], tarea_1_clock, 1
instance = comp, \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|always2~0 , desi1|rst_controller|always2~0, tarea_1_clock, 1
instance = comp, \desi1|rst_controller|r_early_rst , desi1|rst_controller|r_early_rst, tarea_1_clock, 1
instance = comp, \~GND , ~GND, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~37 , desi1|nios2_gen2_0|cpu|Add0~37, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~41 , desi1|nios2_gen2_0|cpu|Add0~41, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~1 , desi1|nios2_gen2_0|cpu|Add0~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~13 , desi1|nios2_gen2_0|cpu|Add0~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_br , desi1|nios2_gen2_0|cpu|R_ctrl_br, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[7]~feeder , desi1|nios2_gen2_0|cpu|E_src2[7]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[8]~feeder , desi1|nios2_gen2_0|cpu|E_src2[8]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[12]~feeder , desi1|nios2_gen2_0|cpu|E_src2[12]~feeder, tarea_1_clock, 1
instance = comp, \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 , desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~8 , desi1|nios2_gen2_0|cpu|F_iw~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE , desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 , desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE , desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[2] , desi1|nios2_gen2_0|cpu|D_iw[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~11 , desi1|nios2_gen2_0|cpu|Equal0~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_exception~3 , desi1|nios2_gen2_0|cpu|D_ctrl_exception~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_exception~5 , desi1|nios2_gen2_0|cpu|D_ctrl_exception~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE , desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~10 , desi1|nios2_gen2_0|cpu|Equal0~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_exception~4 , desi1|nios2_gen2_0|cpu|D_ctrl_exception~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0 , desi1|nios2_gen2_0|cpu|D_ctrl_exception~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, tarea_1_clock, 1
instance = comp, \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 , desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~11 , desi1|nios2_gen2_0|cpu|F_iw~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[19] , desi1|nios2_gen2_0|cpu|D_iw[19], tarea_1_clock, 1
instance = comp, \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 , desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[24] , desi1|nios2_gen2_0|cpu|D_iw[24], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8 , desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[5] , desi1|nios2_gen2_0|cpu|D_iw[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~9 , desi1|nios2_gen2_0|cpu|Equal0~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9 , desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_dst_regnum[2] , desi1|nios2_gen2_0|cpu|R_dst_regnum[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~10 , desi1|nios2_gen2_0|cpu|F_iw~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[20]~feeder , desi1|nios2_gen2_0|cpu|D_iw[20]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[20] , desi1|nios2_gen2_0|cpu|D_iw[20], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[25] , desi1|nios2_gen2_0|cpu|D_iw[25], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2 , desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3 , desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_dst_regnum[3] , desi1|nios2_gen2_0|cpu|R_dst_regnum[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[26] , desi1|nios2_gen2_0|cpu|D_iw[26], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~9 , desi1|nios2_gen2_0|cpu|F_iw~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[21] , desi1|nios2_gen2_0|cpu|D_iw[21], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4 , desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5 , desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_dst_regnum[4] , desi1|nios2_gen2_0|cpu|R_dst_regnum[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[22] , desi1|nios2_gen2_0|cpu|D_iw[22], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[23]~feeder , desi1|nios2_gen2_0|cpu|D_iw[23]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[23] , desi1|nios2_gen2_0|cpu|D_iw[23], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[0] , desi1|nios2_gen2_0|cpu|D_iw[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_ld~0 , desi1|nios2_gen2_0|cpu|D_ctrl_ld~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_ld , desi1|nios2_gen2_0|cpu|R_ctrl_ld, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~3 , desi1|nios2_gen2_0|cpu|Equal62~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_op_rdctl , desi1|nios2_gen2_0|cpu|D_op_rdctl, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot , desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[12] , desi1|nios2_gen2_0|cpu|D_iw[12], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_logic~0 , desi1|nios2_gen2_0|cpu|D_ctrl_logic~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_logic~1 , desi1|nios2_gen2_0|cpu|D_ctrl_logic~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_logic , desi1|nios2_gen2_0|cpu|R_ctrl_logic, tarea_1_clock, 1
instance = comp, \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 , desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[7] , desi1|nios2_gen2_0|cpu|D_iw[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_use_imm~5 , desi1|nios2_gen2_0|cpu|R_src2_use_imm~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[11] , desi1|nios2_gen2_0|cpu|D_iw[11], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_use_imm~1 , desi1|nios2_gen2_0|cpu|R_src2_use_imm~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_use_imm~0 , desi1|nios2_gen2_0|cpu|R_src2_use_imm~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_use_imm , desi1|nios2_gen2_0|cpu|R_src2_use_imm, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_lo~0 , desi1|nios2_gen2_0|cpu|R_src2_lo~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[6]~feeder , desi1|nios2_gen2_0|cpu|D_iw[6]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[6] , desi1|nios2_gen2_0|cpu|D_iw[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_jmp_direct , desi1|nios2_gen2_0|cpu|R_ctrl_jmp_direct, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1~1 , desi1|nios2_gen2_0|cpu|R_src1~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[27]~feeder , desi1|nios2_gen2_0|cpu|D_iw[27]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[27] , desi1|nios2_gen2_0|cpu|D_iw[27], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[28]~feeder , desi1|nios2_gen2_0|cpu|D_iw[28]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[28] , desi1|nios2_gen2_0|cpu|D_iw[28], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[29]~feeder , desi1|nios2_gen2_0|cpu|D_iw[29]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[29] , desi1|nios2_gen2_0|cpu|D_iw[29], tarea_1_clock, 1
instance = comp, \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 , desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[30] , desi1|nios2_gen2_0|cpu|D_iw[30], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[31] , desi1|nios2_gen2_0|cpu|D_iw[31], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[8]~feeder , desi1|nios2_gen2_0|cpu|D_iw[8]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[8] , desi1|nios2_gen2_0|cpu|D_iw[8], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[5]~feeder , desi1|nios2_gen2_0|cpu|E_src2[5]~feeder, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder , desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest , desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~1 , desi1|nios2_gen2_0|cpu|Equal62~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt , desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right , desi1|nios2_gen2_0|cpu|R_ctrl_rot_right, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~9 , desi1|nios2_gen2_0|cpu|Add0~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0] , desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 , desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE , desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 , desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[1] , desi1|nios2_gen2_0|cpu|av_ld_align_cycle[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0 , desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0 , desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_aligning_data , desi1|nios2_gen2_0|cpu|av_ld_aligning_data, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_ld_signed , desi1|nios2_gen2_0|cpu|R_ctrl_ld_signed, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 , desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 , desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 , desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 , desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_logic_op[0]~1 , desi1|nios2_gen2_0|cpu|D_logic_op[0]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_logic_op[0] , desi1|nios2_gen2_0|cpu|R_logic_op[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_logic_op[1]~0 , desi1|nios2_gen2_0|cpu|D_logic_op[1]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_logic_op[1] , desi1|nios2_gen2_0|cpu|R_logic_op[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5 , desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[0] , desi1|nios2_gen2_0|cpu|E_src2[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[0]~27 , desi1|nios2_gen2_0|cpu|E_logic_result[0]~27, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~94 , desi1|nios2_gen2_0|cpu|Add2~94, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~85 , desi1|nios2_gen2_0|cpu|Add2~85, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[0]~20 , desi1|nios2_gen2_0|cpu|E_alu_result[0]~20, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result~1 , desi1|nios2_gen2_0|cpu|E_alu_result~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[0] , desi1|nios2_gen2_0|cpu|W_alu_result[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|LessThan0~0 , desi1|nios2_gen2_0|cpu|LessThan0~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[4] , desi1|nios2_gen2_0|cpu|W_alu_result[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~5 , desi1|nios2_gen2_0|cpu|Add0~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~33 , desi1|nios2_gen2_0|cpu|Add0~33, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~29 , desi1|nios2_gen2_0|cpu|Add0~29, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~7 , desi1|nios2_gen2_0|cpu|Equal62~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_exception~1 , desi1|nios2_gen2_0|cpu|D_ctrl_exception~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_exception~2 , desi1|nios2_gen2_0|cpu|D_ctrl_exception~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_exception , desi1|nios2_gen2_0|cpu|R_ctrl_exception, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~11 , desi1|nios2_gen2_0|cpu|Equal62~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt , desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_break , desi1|nios2_gen2_0|cpu|R_ctrl_break, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~12 , desi1|nios2_gen2_0|cpu|Equal62~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~13 , desi1|nios2_gen2_0|cpu|Equal62~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~10 , desi1|nios2_gen2_0|cpu|Equal62~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~8 , desi1|nios2_gen2_0|cpu|Equal62~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~9 , desi1|nios2_gen2_0|cpu|Equal62~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~4 , desi1|nios2_gen2_0|cpu|Equal0~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond , desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_compare_op[0] , desi1|nios2_gen2_0|cpu|R_compare_op[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_compare_op[1] , desi1|nios2_gen2_0|cpu|R_compare_op[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_sub , desi1|nios2_gen2_0|cpu|E_alu_sub, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~13 , desi1|nios2_gen2_0|cpu|Equal0~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~2 , desi1|nios2_gen2_0|cpu|Equal0~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~2 , desi1|nios2_gen2_0|cpu|Equal62~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~4 , desi1|nios2_gen2_0|cpu|Equal62~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~3 , desi1|nios2_gen2_0|cpu|Equal0~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~8 , desi1|nios2_gen2_0|cpu|Equal0~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb , desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~1 , desi1|nios2_gen2_0|cpu|Equal0~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_logic~2 , desi1|nios2_gen2_0|cpu|D_ctrl_logic~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 , desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi~1 , desi1|nios2_gen2_0|cpu|R_src2_hi~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[14]~feeder , desi1|nios2_gen2_0|cpu|E_src2[14]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[15]~feeder , desi1|nios2_gen2_0|cpu|E_src2[15]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[16] , desi1|nios2_gen2_0|cpu|W_alu_result[16], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[3]~18 , desi1|nios2_gen2_0|cpu|E_logic_result[3]~18, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[3]~19 , desi1|nios2_gen2_0|cpu|E_alu_result[3]~19, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder , desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[3] , desi1|nios2_gen2_0|cpu|W_alu_result[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[6]~2 , desi1|nios2_gen2_0|cpu|E_logic_result[6]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[6]~3 , desi1|nios2_gen2_0|cpu|E_alu_result[6]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[6] , desi1|nios2_gen2_0|cpu|W_alu_result[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0 , desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_data[23]~0 , desi1|nios2_gen2_0|cpu|E_st_data[23]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[17] , desi1|nios2_gen2_0|cpu|d_writedata[17], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[9]~10 , desi1|nios2_gen2_0|cpu|E_logic_result[9]~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[9]~11 , desi1|nios2_gen2_0|cpu|E_alu_result[9]~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[9] , desi1|nios2_gen2_0|cpu|W_alu_result[9], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~25 , desi1|nios2_gen2_0|cpu|Add0~25, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1 , desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1 , desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[22]~0 , desi1|nios2_gen2_0|cpu|E_src1[22]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[31] , desi1|nios2_gen2_0|cpu|E_src1[31], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[31]~28 , desi1|nios2_gen2_0|cpu|E_logic_result[31]~28, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[30] , desi1|nios2_gen2_0|cpu|E_src1[30], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15 , desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[29] , desi1|nios2_gen2_0|cpu|E_src2[29], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[29] , desi1|nios2_gen2_0|cpu|E_src1[29], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16 , desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[28] , desi1|nios2_gen2_0|cpu|E_src2[28], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[27] , desi1|nios2_gen2_0|cpu|E_src1[27], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9 , desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[27] , desi1|nios2_gen2_0|cpu|E_src2[27], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[26] , desi1|nios2_gen2_0|cpu|E_src1[26], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11 , desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[25] , desi1|nios2_gen2_0|cpu|E_src2[25], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[24] , desi1|nios2_gen2_0|cpu|E_src1[24], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12 , desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[24] , desi1|nios2_gen2_0|cpu|E_src2[24], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6 , desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[23] , desi1|nios2_gen2_0|cpu|E_src2[23], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[22] , desi1|nios2_gen2_0|cpu|E_src1[22], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7 , desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[22] , desi1|nios2_gen2_0|cpu|E_src2[22], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8 , desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[21] , desi1|nios2_gen2_0|cpu|E_src2[21], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[10] , desi1|nios2_gen2_0|cpu|D_iw[10], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4 , desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[20] , desi1|nios2_gen2_0|cpu|E_src2[20], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[20] , desi1|nios2_gen2_0|cpu|E_src1[20], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[9]~feeder , desi1|nios2_gen2_0|cpu|D_iw[9]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE , desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5 , desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[19] , desi1|nios2_gen2_0|cpu|E_src2[19], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2 , desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[18] , desi1|nios2_gen2_0|cpu|E_src2[18], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[16] , desi1|nios2_gen2_0|cpu|E_src1[16], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0 , desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[16] , desi1|nios2_gen2_0|cpu|E_src2[16], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[15] , desi1|nios2_gen2_0|cpu|E_src1[15], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[14] , desi1|nios2_gen2_0|cpu|E_src1[14], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[13]~feeder , desi1|nios2_gen2_0|cpu|E_src2[13]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[9]~0 , desi1|nios2_gen2_0|cpu|E_src2[9]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[13] , desi1|nios2_gen2_0|cpu|E_src2[13], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~21 , desi1|nios2_gen2_0|cpu|Add0~21, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add0~17 , desi1|nios2_gen2_0|cpu|Add0~17, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[12]~6 , desi1|nios2_gen2_0|cpu|R_src1[12]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[8]~10 , desi1|nios2_gen2_0|cpu|R_src1[8]~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[8] , desi1|nios2_gen2_0|cpu|E_src1[8], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[5] , desi1|nios2_gen2_0|cpu|E_src2[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2 , desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[2] , desi1|nios2_gen2_0|cpu|E_src2[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~77 , desi1|nios2_gen2_0|cpu|Add2~77, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~69 , desi1|nios2_gen2_0|cpu|Add2~69, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~73 , desi1|nios2_gen2_0|cpu|Add2~73, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~1 , desi1|nios2_gen2_0|cpu|Add2~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~13 , desi1|nios2_gen2_0|cpu|Add2~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~9 , desi1|nios2_gen2_0|cpu|Add2~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~5 , desi1|nios2_gen2_0|cpu|Add2~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~45 , desi1|nios2_gen2_0|cpu|Add2~45, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~41 , desi1|nios2_gen2_0|cpu|Add2~41, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~37 , desi1|nios2_gen2_0|cpu|Add2~37, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~33 , desi1|nios2_gen2_0|cpu|Add2~33, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~29 , desi1|nios2_gen2_0|cpu|Add2~29, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~25 , desi1|nios2_gen2_0|cpu|Add2~25, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~21 , desi1|nios2_gen2_0|cpu|Add2~21, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~17 , desi1|nios2_gen2_0|cpu|Add2~17, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~49 , desi1|nios2_gen2_0|cpu|Add2~49, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~57 , desi1|nios2_gen2_0|cpu|Add2~57, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~53 , desi1|nios2_gen2_0|cpu|Add2~53, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~65 , desi1|nios2_gen2_0|cpu|Add2~65, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~61 , desi1|nios2_gen2_0|cpu|Add2~61, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~113 , desi1|nios2_gen2_0|cpu|Add2~113, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~109 , desi1|nios2_gen2_0|cpu|Add2~109, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~105 , desi1|nios2_gen2_0|cpu|Add2~105, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~129 , desi1|nios2_gen2_0|cpu|Add2~129, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~125 , desi1|nios2_gen2_0|cpu|Add2~125, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~121 , desi1|nios2_gen2_0|cpu|Add2~121, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~117 , desi1|nios2_gen2_0|cpu|Add2~117, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~133 , desi1|nios2_gen2_0|cpu|Add2~133, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~101 , desi1|nios2_gen2_0|cpu|Add2~101, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~97 , desi1|nios2_gen2_0|cpu|Add2~97, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~89 , desi1|nios2_gen2_0|cpu|Add2~89, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[31]~29 , desi1|nios2_gen2_0|cpu|E_alu_result[31]~29, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[31] , desi1|nios2_gen2_0|cpu|W_alu_result[31], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_data[31]~6 , desi1|nios2_gen2_0|cpu|E_st_data[31]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[31] , desi1|nios2_gen2_0|cpu|d_writedata[31], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~13 , desi1|mm_interconnect_0|rsp_mux|src_payload~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_rshift8~0 , desi1|nios2_gen2_0|cpu|av_ld_rshift8~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE , desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14 , desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[30] , desi1|nios2_gen2_0|cpu|E_src2[30], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[30]~29 , desi1|nios2_gen2_0|cpu|E_logic_result[30]~29, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[30]~30 , desi1|nios2_gen2_0|cpu|E_alu_result[30]~30, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[30] , desi1|nios2_gen2_0|cpu|W_alu_result[30], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[1] , desi1|nios2_gen2_0|cpu|E_src1[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 , desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_byteenable[3] , desi1|nios2_gen2_0|cpu|d_byteenable[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_data[30]~7 , desi1|nios2_gen2_0|cpu|E_st_data[30]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[30] , desi1|nios2_gen2_0|cpu|d_writedata[30], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~15 , desi1|mm_interconnect_0|rsp_mux|src_payload~15, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[5] , desi1|nios2_gen2_0|cpu|av_ld_byte3_data[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[29]~30 , desi1|nios2_gen2_0|cpu|E_logic_result[29]~30, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[29]~31 , desi1|nios2_gen2_0|cpu|E_alu_result[29]~31, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[29] , desi1|nios2_gen2_0|cpu|W_alu_result[29], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[28] , desi1|nios2_gen2_0|cpu|E_src1[28], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[28]~31 , desi1|nios2_gen2_0|cpu|E_logic_result[28]~31, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[28]~32 , desi1|nios2_gen2_0|cpu|E_alu_result[28]~32, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[28] , desi1|nios2_gen2_0|cpu|W_alu_result[28], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_data[25]~3 , desi1|nios2_gen2_0|cpu|E_st_data[25]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[25] , desi1|nios2_gen2_0|cpu|d_writedata[25], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_data[28]~4 , desi1|nios2_gen2_0|cpu|E_st_data[28]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[28] , desi1|nios2_gen2_0|cpu|d_writedata[28], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~11 , desi1|mm_interconnect_0|rsp_mux|src_payload~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[4] , desi1|nios2_gen2_0|cpu|av_ld_byte3_data[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_data[27]~5 , desi1|nios2_gen2_0|cpu|E_st_data[27]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[27] , desi1|nios2_gen2_0|cpu|d_writedata[27], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~12 , desi1|mm_interconnect_0|rsp_mux|src_payload~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[3] , desi1|nios2_gen2_0|cpu|av_ld_byte3_data[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[27]~23 , desi1|nios2_gen2_0|cpu|E_logic_result[27]~23, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[27]~25 , desi1|nios2_gen2_0|cpu|E_alu_result[27]~25, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[27] , desi1|nios2_gen2_0|cpu|W_alu_result[27], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10 , desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[26] , desi1|nios2_gen2_0|cpu|E_src2[26], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[26]~24 , desi1|nios2_gen2_0|cpu|E_logic_result[26]~24, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[26]~26 , desi1|nios2_gen2_0|cpu|E_alu_result[26]~26, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[26] , desi1|nios2_gen2_0|cpu|W_alu_result[26], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_data[26]~2 , desi1|nios2_gen2_0|cpu|E_st_data[26]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[26] , desi1|nios2_gen2_0|cpu|d_writedata[26], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~9 , desi1|mm_interconnect_0|rsp_mux|src_payload~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[2] , desi1|nios2_gen2_0|cpu|av_ld_byte3_data[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[25] , desi1|nios2_gen2_0|cpu|E_src1[25], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[25], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[25]~25 , desi1|nios2_gen2_0|cpu|E_logic_result[25]~25, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[25]~27 , desi1|nios2_gen2_0|cpu|E_alu_result[25]~27, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[25] , desi1|nios2_gen2_0|cpu|W_alu_result[25], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~10 , desi1|mm_interconnect_0|rsp_mux|src_payload~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[1] , desi1|nios2_gen2_0|cpu|av_ld_byte3_data[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_data[24]~1 , desi1|nios2_gen2_0|cpu|E_st_data[24]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[24] , desi1|nios2_gen2_0|cpu|d_writedata[24], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~8 , desi1|mm_interconnect_0|rsp_mux|src_payload~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[0] , desi1|nios2_gen2_0|cpu|av_ld_byte3_data[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[24]~26 , desi1|nios2_gen2_0|cpu|E_logic_result[24]~26, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[24]~28 , desi1|nios2_gen2_0|cpu|E_alu_result[24]~28, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[24] , desi1|nios2_gen2_0|cpu|W_alu_result[24], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[23] , desi1|nios2_gen2_0|cpu|E_src1[23], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[23]~19 , desi1|nios2_gen2_0|cpu|E_logic_result[23]~19, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[23]~22 , desi1|nios2_gen2_0|cpu|E_alu_result[23]~22, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[23] , desi1|nios2_gen2_0|cpu|W_alu_result[23], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7] , desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[19] , desi1|nios2_gen2_0|cpu|d_writedata[19], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 , desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_byteenable[2] , desi1|nios2_gen2_0|cpu|d_byteenable[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[23] , desi1|nios2_gen2_0|cpu|d_writedata[23], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5 , desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[7] , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_data[29]~8 , desi1|nios2_gen2_0|cpu|E_st_data[29]~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[29] , desi1|nios2_gen2_0|cpu|d_writedata[29], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~14 , desi1|mm_interconnect_0|rsp_mux|src_payload~14, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[6] , desi1|nios2_gen2_0|cpu|av_ld_byte3_data[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[21] , desi1|nios2_gen2_0|cpu|d_writedata[21], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[22] , desi1|nios2_gen2_0|cpu|d_writedata[22], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6 , desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[6] , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[22]~20 , desi1|nios2_gen2_0|cpu|E_logic_result[22]~20, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[22]~23 , desi1|nios2_gen2_0|cpu|E_alu_result[22]~23, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[22] , desi1|nios2_gen2_0|cpu|W_alu_result[22], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[21] , desi1|nios2_gen2_0|cpu|E_src1[21], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[21]~21 , desi1|nios2_gen2_0|cpu|E_logic_result[21]~21, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[21]~24 , desi1|nios2_gen2_0|cpu|E_alu_result[21]~24, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[21] , desi1|nios2_gen2_0|cpu|W_alu_result[21], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7 , desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[5] , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[13] , desi1|nios2_gen2_0|cpu|E_src1[13], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE , desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[13]~6 , desi1|nios2_gen2_0|cpu|E_logic_result[13]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[16] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[16], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[15], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[14], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[12] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[12], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[13] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[13], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[13]~7 , desi1|nios2_gen2_0|cpu|E_alu_result[13]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[13] , desi1|nios2_gen2_0|cpu|W_alu_result[13], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[20] , desi1|nios2_gen2_0|cpu|d_writedata[20], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3 , desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[20]~15 , desi1|nios2_gen2_0|cpu|E_logic_result[20]~15, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[20]~16 , desi1|nios2_gen2_0|cpu|E_alu_result[20]~16, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[20] , desi1|nios2_gen2_0|cpu|W_alu_result[20], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[19] , desi1|nios2_gen2_0|cpu|E_src1[19], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[19], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[19]~16 , desi1|nios2_gen2_0|cpu|E_logic_result[19]~16, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[19]~17 , desi1|nios2_gen2_0|cpu|E_alu_result[19]~17, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4 , desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[3] , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[18] , desi1|nios2_gen2_0|cpu|E_src1[18], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[18]~13 , desi1|nios2_gen2_0|cpu|E_logic_result[18]~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[18]~14 , desi1|nios2_gen2_0|cpu|E_alu_result[18]~14, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[18] , desi1|nios2_gen2_0|cpu|W_alu_result[18], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[10]~8 , desi1|nios2_gen2_0|cpu|R_src1[10]~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[10] , desi1|nios2_gen2_0|cpu|E_src1[10], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[10]~9 , desi1|nios2_gen2_0|cpu|E_logic_result[10]~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[10]~10 , desi1|nios2_gen2_0|cpu|E_alu_result[10]~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2 , desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[1] , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[17] , desi1|nios2_gen2_0|cpu|W_alu_result[17], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[7]~3 , desi1|nios2_gen2_0|cpu|R_src1[7]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[7] , desi1|nios2_gen2_0|cpu|E_src1[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[7]~1 , desi1|nios2_gen2_0|cpu|E_logic_result[7]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[7]~2 , desi1|nios2_gen2_0|cpu|E_alu_result[7]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[7] , desi1|nios2_gen2_0|cpu|W_alu_result[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[18] , desi1|nios2_gen2_0|cpu|d_writedata[18], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 , desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[15] , desi1|nios2_gen2_0|cpu|E_src2[15], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[15]~4 , desi1|nios2_gen2_0|cpu|E_logic_result[15]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[15]~5 , desi1|nios2_gen2_0|cpu|E_alu_result[15]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[15] , desi1|nios2_gen2_0|cpu|W_alu_result[15], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 , desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[14] , desi1|nios2_gen2_0|cpu|E_src2[14], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[14]~5 , desi1|nios2_gen2_0|cpu|E_logic_result[14]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[14]~6 , desi1|nios2_gen2_0|cpu|E_alu_result[14]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 , desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_byteenable[1] , desi1|nios2_gen2_0|cpu|d_byteenable[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[14] , desi1|nios2_gen2_0|cpu|d_writedata[14], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2 , desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[6] , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[13] , desi1|nios2_gen2_0|cpu|d_writedata[13], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3 , desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[5] , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13 , desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[31] , desi1|nios2_gen2_0|cpu|E_src2[31], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add2~81 , desi1|nios2_gen2_0|cpu|Add2~81, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal127~0 , desi1|nios2_gen2_0|cpu|Equal127~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal127~1 , desi1|nios2_gen2_0|cpu|Equal127~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal127~2 , desi1|nios2_gen2_0|cpu|Equal127~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[16]~12 , desi1|nios2_gen2_0|cpu|E_logic_result[16]~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[4]~0 , desi1|nios2_gen2_0|cpu|E_logic_result[4]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal127~3 , desi1|nios2_gen2_0|cpu|Equal127~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal127~4 , desi1|nios2_gen2_0|cpu|Equal127~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal127~5 , desi1|nios2_gen2_0|cpu|Equal127~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[12] , desi1|nios2_gen2_0|cpu|E_src1[12], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[12]~7 , desi1|nios2_gen2_0|cpu|E_logic_result[12]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[11]~8 , desi1|nios2_gen2_0|cpu|E_logic_result[11]~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[8]~11 , desi1|nios2_gen2_0|cpu|E_logic_result[8]~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal127~6 , desi1|nios2_gen2_0|cpu|Equal127~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal127~7 , desi1|nios2_gen2_0|cpu|Equal127~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_cmp_result~0 , desi1|nios2_gen2_0|cpu|E_cmp_result~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_cmp_result , desi1|nios2_gen2_0|cpu|W_cmp_result, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 , desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE , desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[11]~7 , desi1|nios2_gen2_0|cpu|R_src1[11]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[11] , desi1|nios2_gen2_0|cpu|E_src1[11], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[11], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[12]~8 , desi1|nios2_gen2_0|cpu|E_alu_result[12]~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4] , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[11] , desi1|nios2_gen2_0|cpu|d_writedata[11], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[12] , desi1|nios2_gen2_0|cpu|d_writedata[12], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4 , desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[4] , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[9]~9 , desi1|nios2_gen2_0|cpu|R_src1[9]~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[9] , desi1|nios2_gen2_0|cpu|E_src1[9], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[9] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[9], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[10] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[10], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[11]~9 , desi1|nios2_gen2_0|cpu|E_alu_result[11]~9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5 , desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[3] , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[16] , desi1|nios2_gen2_0|cpu|d_writedata[16], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1 , desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2] , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[9] , desi1|nios2_gen2_0|cpu|d_writedata[9], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[10] , desi1|nios2_gen2_0|cpu|d_writedata[10], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6 , desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2] , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3 , desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[17] , desi1|nios2_gen2_0|cpu|E_src2[17], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[17] , desi1|nios2_gen2_0|cpu|E_src1[17], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[17]~14 , desi1|nios2_gen2_0|cpu|E_logic_result[17]~14, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[17]~15 , desi1|nios2_gen2_0|cpu|E_alu_result[17]~15, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|always1~0 , desi1|mm_interconnect_0|router|always1~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal7~0 , desi1|mm_interconnect_0|router|Equal7~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[10] , desi1|nios2_gen2_0|cpu|W_alu_result[10], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[12] , desi1|nios2_gen2_0|cpu|W_alu_result[12], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal2~1 , desi1|mm_interconnect_0|router|Equal2~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[14] , desi1|nios2_gen2_0|cpu|W_alu_result[14], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal2~0 , desi1|mm_interconnect_0|router|Equal2~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|src_channel[1]~0 , desi1|mm_interconnect_0|router|src_channel[1]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[19] , desi1|nios2_gen2_0|cpu|W_alu_result[19], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal1~0 , desi1|mm_interconnect_0|router|Equal1~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal1~1 , desi1|mm_interconnect_0|router|Equal1~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2 , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_write , desi1|nios2_gen2_0|cpu|d_write, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal7~1 , desi1|mm_interconnect_0|router|Equal7~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0 , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1 , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3 , desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1 , desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2 , desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0 , desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|always0~0 , desi1|pio_seconds_1|always0~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE , desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal3~0 , desi1|mm_interconnect_0|router|Equal3~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal6~0 , desi1|mm_interconnect_0|router|Equal6~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1 , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1 , desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0 , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0 , desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0 , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|always0~0 , desi1|pio_miliseconds_1|always0~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1 , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1 , desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal3~1 , desi1|mm_interconnect_0|router|Equal3~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0 , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0 , desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0 , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|always0~0 , desi1|pio_seconds_0|always0~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|cmd_demux|WideOr0~1 , desi1|mm_interconnect_0|cmd_demux|WideOr0~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_read , desi1|nios2_gen2_0|cpu|d_read, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_st_stall , desi1|nios2_gen2_0|cpu|E_st_stall, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_write~DUPLICATE , desi1|nios2_gen2_0|cpu|d_write~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0 , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2 , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|always0~0 , desi1|pio_miliseconds_0|always0~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1 , desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1 , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|always1~1 , desi1|mm_interconnect_0|router|always1~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|always1~2 , desi1|mm_interconnect_0|router|always1~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1 , desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|cmd_demux|sink_ready~2 , desi1|mm_interconnect_0|cmd_demux|sink_ready~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0 , desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0 , desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|cmd_demux|sink_ready~0 , desi1|mm_interconnect_0|cmd_demux|sink_ready~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal4~0 , desi1|mm_interconnect_0|router|Equal4~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1 , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1 , desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0 , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0 , desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0 , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1]~DUPLICATE , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|always0~0 , desi1|pio_minutes_0|always0~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1 , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3 , desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1 , desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2 , desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0 , desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0 , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|always0~0 , desi1|pio_minutes_1|always0~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|always1~4 , desi1|mm_interconnect_0|router|always1~4, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0 , desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE , desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0 , desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|cmd_demux|sink_ready~3 , desi1|mm_interconnect_0|cmd_demux|sink_ready~3, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1 , desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|cmd_demux|sink_ready~1 , desi1|mm_interconnect_0|cmd_demux|sink_ready~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|always1~5 , desi1|mm_interconnect_0|router|always1~5, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1 , desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0 , desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1 , desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0 , desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|cmd_demux|WideOr0~0 , desi1|mm_interconnect_0|cmd_demux|WideOr0~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|always1~3 , desi1|mm_interconnect_0|router|always1~3, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|src_channel[1]~2 , desi1|mm_interconnect_0|router|src_channel[1]~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|src_channel[1]~1 , desi1|mm_interconnect_0|router|src_channel[1]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 , desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal3~2 , desi1|mm_interconnect_0|router|Equal3~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|always1~6 , desi1|mm_interconnect_0|router|always1~6, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|src_channel[1]~3 , desi1|mm_interconnect_0|router|src_channel[1]~3, tarea_1_clock, 1
instance = comp, \desi1|ram_0|wren~0 , desi1|ram_0|wren~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[8] , desi1|nios2_gen2_0|cpu|d_writedata[8], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[15] , desi1|nios2_gen2_0|cpu|d_writedata[15], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1 , desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7] , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_fill_bit~0 , desi1|nios2_gen2_0|cpu|av_fill_bit~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7 , desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[1] , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[6]~4 , desi1|nios2_gen2_0|cpu|R_src1[6]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[6] , desi1|nios2_gen2_0|cpu|E_src1[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[6] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[7] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[8] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[8], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[8]~12 , desi1|nios2_gen2_0|cpu|E_alu_result[8]~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[8] , desi1|nios2_gen2_0|cpu|W_alu_result[8], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0] , desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 , desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[0] , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[3]~12 , desi1|nios2_gen2_0|cpu|R_src1[3]~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[3] , desi1|nios2_gen2_0|cpu|E_src1[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[3] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[2] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[1] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[0] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~0 , desi1|nios2_gen2_0|cpu|Equal62~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical , desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[31] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[31], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[30] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[30], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[29] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[29], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[28], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[27] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[27], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[26], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[24] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[24], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[23] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[23], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[22] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[22], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[21], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[20] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[20], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[18] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[18], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[17] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[17], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[16]~13 , desi1|nios2_gen2_0|cpu|E_alu_result[16]~13, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal2~2 , desi1|mm_interconnect_0|router|Equal2~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|router|Equal2~3 , desi1|mm_interconnect_0|router|Equal2~3, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0 , desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 , desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE , desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE , desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5 , desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6 , desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 , desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3 , desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4 , desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0 , desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 , desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], tarea_1_clock, 1
instance = comp, \desi1|timer_0|period_l_wr_strobe~0 , desi1|timer_0|period_l_wr_strobe~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 , desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|WideOr1~0 , desi1|mm_interconnect_0|rsp_mux|WideOr1~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|WideOr1~1 , desi1|mm_interconnect_0|rsp_mux|WideOr1~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|WideOr1 , desi1|mm_interconnect_0|rsp_mux|WideOr1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_read_nxt , desi1|nios2_gen2_0|cpu|d_read_nxt, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_read~DUPLICATE , desi1|nios2_gen2_0|cpu|d_read~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 , desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 , desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 , desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[11] , desi1|nios2_gen2_0|cpu|W_alu_result[11], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_mem_byte_en~0 , desi1|nios2_gen2_0|cpu|E_mem_byte_en~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_byteenable[0] , desi1|nios2_gen2_0|cpu|d_byteenable[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[7] , desi1|nios2_gen2_0|cpu|d_writedata[7], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~7 , desi1|mm_interconnect_0|rsp_mux|src_payload~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7] , desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[6] , desi1|nios2_gen2_0|cpu|d_writedata[6], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[6]~feeder , desi1|pio_seconds_1|data_out[6]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|always0~3 , desi1|pio_miliseconds_0|always0~3, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|always0~1 , desi1|pio_seconds_1|always0~1, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[6] , desi1|pio_seconds_1|data_out[6], tarea_1_clock, 1
instance = comp, \desi1|pio_start_0|Equal0~0 , desi1|pio_start_0|Equal0~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[6] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[6], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[6]~feeder , desi1|pio_miliseconds_1|data_out[6]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|always0~1 , desi1|pio_miliseconds_1|always0~1, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[6] , desi1|pio_miliseconds_1|data_out[6], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[6] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[6], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|data_out[6]~feeder , desi1|pio_seconds_0|data_out[6]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|always0~1 , desi1|pio_seconds_0|always0~1, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|data_out[6] , desi1|pio_seconds_0|data_out[6], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[6] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[6], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|always0~1 , desi1|pio_miliseconds_0|always0~1, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|always0~2 , desi1|pio_miliseconds_0|always0~2, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|data_out[6] , desi1|pio_miliseconds_0|data_out[6], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[6] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[6], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~26 , desi1|mm_interconnect_0|rsp_mux|src_payload~26, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[6]~feeder , desi1|pio_minutes_0|data_out[6]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|always0~1 , desi1|pio_minutes_0|always0~1, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[6] , desi1|pio_minutes_0|data_out[6], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[6] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[6], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|always0~1 , desi1|pio_minutes_1|always0~1, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|data_out[6] , desi1|pio_minutes_1|data_out[6], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[6] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[6], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~27 , desi1|mm_interconnect_0|rsp_mux|src_payload~27, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~6 , desi1|mm_interconnect_0|rsp_mux|src_payload~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[6] , desi1|nios2_gen2_0|cpu|av_ld_byte0_data[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[5]~3 , desi1|nios2_gen2_0|cpu|E_logic_result[5]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[5]~4 , desi1|nios2_gen2_0|cpu|E_alu_result[5]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[5] , desi1|nios2_gen2_0|cpu|W_alu_result[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[5] , desi1|nios2_gen2_0|cpu|d_writedata[5], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|data_out[5] , desi1|pio_seconds_0|data_out[5], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[5] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[5], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|data_out[5]~DUPLICATE , desi1|pio_miliseconds_0|data_out[5]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[5] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[5], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[5]~feeder , desi1|pio_miliseconds_1|data_out[5]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[5] , desi1|pio_miliseconds_1|data_out[5], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[5] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[5], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~24 , desi1|mm_interconnect_0|rsp_mux|src_payload~24, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[5]~DUPLICATE , desi1|pio_seconds_1|data_out[5]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[5] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[5], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[5] , desi1|pio_minutes_0|data_out[5], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[5] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[5], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|data_out[5] , desi1|pio_minutes_1|data_out[5], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[5] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[5], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~25 , desi1|mm_interconnect_0|rsp_mux|src_payload~25, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[4] , desi1|nios2_gen2_0|cpu|d_writedata[4], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~5 , desi1|mm_interconnect_0|rsp_mux|src_payload~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[5] , desi1|nios2_gen2_0|cpu|av_ld_byte0_data[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[4]~2 , desi1|nios2_gen2_0|cpu|R_src1[4]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[4] , desi1|nios2_gen2_0|cpu|E_src1[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[4] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5] , desi1|nios2_gen2_0|cpu|E_shift_rot_result[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 , desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[4]~0 , desi1|nios2_gen2_0|cpu|E_alu_result[4]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[4]~feeder , desi1|pio_seconds_1|data_out[4]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[4] , desi1|pio_seconds_1|data_out[4], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[4] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[4], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|data_out[4] , desi1|pio_seconds_0|data_out[4], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[4] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[4], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|data_out[4] , desi1|pio_miliseconds_0|data_out[4], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[4] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[4], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[4] , desi1|pio_miliseconds_1|data_out[4], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[4] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[4], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~22 , desi1|mm_interconnect_0|rsp_mux|src_payload~22, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[4] , desi1|pio_minutes_0|data_out[4], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|data_out[4] , desi1|pio_minutes_1|data_out[4], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[4] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[4], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~23 , desi1|mm_interconnect_0|rsp_mux|src_payload~23, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~4 , desi1|mm_interconnect_0|rsp_mux|src_payload~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[4] , desi1|nios2_gen2_0|cpu|av_ld_byte0_data[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder , desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[3] , desi1|nios2_gen2_0|cpu|d_writedata[3], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[3]~feeder , desi1|pio_seconds_1|data_out[3]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[3] , desi1|pio_seconds_1|data_out[3], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[3] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[3], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|data_out[3] , desi1|pio_seconds_0|data_out[3], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[3] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[3], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|data_out[3] , desi1|pio_miliseconds_0|data_out[3], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[3] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[3], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[3] , desi1|pio_miliseconds_1|data_out[3], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[3] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[3], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~20 , desi1|mm_interconnect_0|rsp_mux|src_payload~20, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[3] , desi1|pio_minutes_0|data_out[3], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[3] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[3], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|data_out[3] , desi1|pio_minutes_1|data_out[3], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[3] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[3], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~21 , desi1|mm_interconnect_0|rsp_mux|src_payload~21, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[2] , desi1|nios2_gen2_0|cpu|d_writedata[2], tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~3 , desi1|mm_interconnect_0|rsp_mux|src_payload~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[3] , desi1|nios2_gen2_0|cpu|av_ld_byte0_data[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[2]~11 , desi1|nios2_gen2_0|cpu|R_src1[2]~11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[2] , desi1|nios2_gen2_0|cpu|E_src1[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[2]~17 , desi1|nios2_gen2_0|cpu|E_logic_result[2]~17, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[2]~18 , desi1|nios2_gen2_0|cpu|E_alu_result[2]~18, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder , desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[2] , desi1|nios2_gen2_0|cpu|W_alu_result[2], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[2]~feeder , desi1|pio_seconds_1|data_out[2]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[2] , desi1|pio_seconds_1|data_out[2], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[2] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[2], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|data_out[2] , desi1|pio_seconds_0|data_out[2], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|data_out[2] , desi1|pio_miliseconds_0|data_out[2], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[2] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[2], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[2]~feeder , desi1|pio_miliseconds_1|data_out[2]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[2] , desi1|pio_miliseconds_1|data_out[2], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[2] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[2], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~18 , desi1|mm_interconnect_0|rsp_mux|src_payload~18, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|data_out[2] , desi1|pio_minutes_1|data_out[2], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[2] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[2], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[2]~feeder , desi1|pio_minutes_0|data_out[2]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[2] , desi1|pio_minutes_0|data_out[2], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[2] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[2], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~19 , desi1|mm_interconnect_0|rsp_mux|src_payload~19, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~2 , desi1|mm_interconnect_0|rsp_mux|src_payload~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2]~DUPLICATE , desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[2] , desi1|nios2_gen2_0|cpu|av_ld_byte0_data[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4 , desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[1] , desi1|nios2_gen2_0|cpu|E_src2[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_logic_result[1]~22 , desi1|nios2_gen2_0|cpu|E_logic_result[1]~22, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_result[1]~21 , desi1|nios2_gen2_0|cpu|E_alu_result[1]~21, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_alu_result[1] , desi1|nios2_gen2_0|cpu|W_alu_result[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[1] , desi1|nios2_gen2_0|cpu|d_writedata[1], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|data_out[1] , desi1|pio_miliseconds_0|data_out[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[1] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[1], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[1]~feeder , desi1|pio_miliseconds_1|data_out[1]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[1] , desi1|pio_miliseconds_1|data_out[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[1] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[1], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|data_out[1]~feeder , desi1|pio_minutes_1|data_out[1]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|data_out[1] , desi1|pio_minutes_1|data_out[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~17 , desi1|mm_interconnect_0|rsp_mux|src_payload~17, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|data_out[1] , desi1|pio_seconds_0|data_out[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[1] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[1], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[1] , desi1|pio_minutes_0|data_out[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[1] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~0 , desi1|mm_interconnect_0|rsp_mux|src_payload~0, tarea_1_clock, 1
instance = comp, \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 , desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0, tarea_1_clock, 1
instance = comp, \desi1|timer_0|counter_is_running~feeder , desi1|timer_0|counter_is_running~feeder, tarea_1_clock, 1
instance = comp, \desi1|timer_0|counter_is_running , desi1|timer_0|counter_is_running, tarea_1_clock, 1
instance = comp, \desi1|timer_0|read_mux_out[1]~0 , desi1|timer_0|read_mux_out[1]~0, tarea_1_clock, 1
instance = comp, \desi1|timer_0|read_mux_out[1]~2 , desi1|timer_0|read_mux_out[1]~2, tarea_1_clock, 1
instance = comp, \desi1|timer_0|readdata[1] , desi1|timer_0|readdata[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], tarea_1_clock, 1
instance = comp, \switchSelect[1]~input , switchSelect[1]~input, tarea_1_clock, 1
instance = comp, \desi1|pio_selectmode_0|readdata[1]~feeder , desi1|pio_selectmode_0|readdata[1]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_selectmode_0|readdata[1] , desi1|pio_selectmode_0|readdata[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[1] , desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[1], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[1] , desi1|pio_seconds_1|data_out[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[1] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~16 , desi1|mm_interconnect_0|rsp_mux|src_payload~16, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_payload~1 , desi1|mm_interconnect_0|rsp_mux|src_payload~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[1] , desi1|nios2_gen2_0|cpu|av_ld_byte0_data[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[12] , desi1|nios2_gen2_0|cpu|E_src2[12], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[10]~feeder , desi1|nios2_gen2_0|cpu|F_pc[10]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[10] , desi1|nios2_gen2_0|cpu|F_pc[10], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~12 , desi1|nios2_gen2_0|cpu|F_iw~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[17] , desi1|nios2_gen2_0|cpu|D_iw[17], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[11]~feeder , desi1|nios2_gen2_0|cpu|E_src2[11]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[11] , desi1|nios2_gen2_0|cpu|E_src2[11], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[9]~feeder , desi1|nios2_gen2_0|cpu|F_pc[9]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[9] , desi1|nios2_gen2_0|cpu|F_pc[9], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~4 , desi1|nios2_gen2_0|cpu|F_iw~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[16] , desi1|nios2_gen2_0|cpu|D_iw[16], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[10]~feeder , desi1|nios2_gen2_0|cpu|E_src2[10]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[10] , desi1|nios2_gen2_0|cpu|E_src2[10], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[8]~feeder , desi1|nios2_gen2_0|cpu|F_pc[8]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[8] , desi1|nios2_gen2_0|cpu|F_pc[8], tarea_1_clock, 1
instance = comp, \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 , desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~3 , desi1|nios2_gen2_0|cpu|F_iw~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[15] , desi1|nios2_gen2_0|cpu|D_iw[15], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[9]~feeder , desi1|nios2_gen2_0|cpu|E_src2[9]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[9] , desi1|nios2_gen2_0|cpu|E_src2[9], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[7]~feeder , desi1|nios2_gen2_0|cpu|F_pc[7]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[7] , desi1|nios2_gen2_0|cpu|F_pc[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[18] , desi1|nios2_gen2_0|cpu|D_iw[18], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_dst_regnum[1] , desi1|nios2_gen2_0|cpu|R_dst_regnum[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[8] , desi1|nios2_gen2_0|cpu|E_src2[8], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[6]~feeder , desi1|nios2_gen2_0|cpu|F_pc[6]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[6] , desi1|nios2_gen2_0|cpu|F_pc[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~2 , desi1|nios2_gen2_0|cpu|F_iw~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[14] , desi1|nios2_gen2_0|cpu|D_iw[14], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6 , desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7 , desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_dst_regnum[0] , desi1|nios2_gen2_0|cpu|R_dst_regnum[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[7] , desi1|nios2_gen2_0|cpu|E_src2[7], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[5]~feeder , desi1|nios2_gen2_0|cpu|F_pc[5]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[5] , desi1|nios2_gen2_0|cpu|F_pc[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[12]~feeder , desi1|nios2_gen2_0|cpu|D_iw[12]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE , desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[6]~feeder , desi1|nios2_gen2_0|cpu|E_src2[6]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[6] , desi1|nios2_gen2_0|cpu|E_src2[6], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[4]~feeder , desi1|nios2_gen2_0|cpu|F_pc[4]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[4] , desi1|nios2_gen2_0|cpu|F_pc[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~0 , desi1|nios2_gen2_0|cpu|F_iw~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE , desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_retaddr , desi1|nios2_gen2_0|cpu|R_ctrl_retaddr, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1~0 , desi1|nios2_gen2_0|cpu|R_src1~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src1[5]~5 , desi1|nios2_gen2_0|cpu|R_src1[5]~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[5] , desi1|nios2_gen2_0|cpu|E_src1[5], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[3]~0 , desi1|nios2_gen2_0|cpu|F_pc[3]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[3] , desi1|nios2_gen2_0|cpu|F_pc[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE , desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1 , desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[4] , desi1|nios2_gen2_0|cpu|E_src2[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[2]~feeder , desi1|nios2_gen2_0|cpu|F_pc[2]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[2] , desi1|nios2_gen2_0|cpu|F_pc[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~1 , desi1|nios2_gen2_0|cpu|F_iw~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[13] , desi1|nios2_gen2_0|cpu|D_iw[13], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~6 , desi1|nios2_gen2_0|cpu|Equal62~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~12 , desi1|nios2_gen2_0|cpu|Equal0~12, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3 , desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src2[3] , desi1|nios2_gen2_0|cpu|E_src2[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[1]~feeder , desi1|nios2_gen2_0|cpu|F_pc[1]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[1] , desi1|nios2_gen2_0|cpu|F_pc[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~7 , desi1|nios2_gen2_0|cpu|F_iw~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[4] , desi1|nios2_gen2_0|cpu|D_iw[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~0 , desi1|nios2_gen2_0|cpu|Equal0~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 , desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 , desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_sub~0 , desi1|nios2_gen2_0|cpu|E_alu_sub~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE , desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[0]~feeder , desi1|nios2_gen2_0|cpu|F_pc[0]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_pc[0] , desi1|nios2_gen2_0|cpu|F_pc[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~5 , desi1|nios2_gen2_0|cpu|F_iw~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[1] , desi1|nios2_gen2_0|cpu|D_iw[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_st~0 , desi1|nios2_gen2_0|cpu|D_ctrl_st~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_st , desi1|nios2_gen2_0|cpu|R_ctrl_st, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_stall~0 , desi1|nios2_gen2_0|cpu|E_stall~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder , desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell , desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE , desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add3~3 , desi1|nios2_gen2_0|cpu|Add3~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[1], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add3~2 , desi1|nios2_gen2_0|cpu|Add3~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[2], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add3~1 , desi1|nios2_gen2_0|cpu|Add3~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_stall~1 , desi1|nios2_gen2_0|cpu|E_stall~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Add3~0 , desi1|nios2_gen2_0|cpu|Add3~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[4], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_stall~2 , desi1|nios2_gen2_0|cpu|E_stall~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data , desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_stall~3 , desi1|nios2_gen2_0|cpu|E_stall~3, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_valid_from_R~0 , desi1|nios2_gen2_0|cpu|E_valid_from_R~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_valid_from_R , desi1|nios2_gen2_0|cpu|E_valid_from_R, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_valid~0 , desi1|nios2_gen2_0|cpu|W_valid~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_valid , desi1|nios2_gen2_0|cpu|W_valid, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|i_read , desi1|nios2_gen2_0|cpu|i_read, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] , desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 , desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] , desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 , desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted , desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 , desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 , desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] , desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|i_read_nxt~0 , desi1|nios2_gen2_0|cpu|i_read_nxt~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|i_read~DUPLICATE , desi1|nios2_gen2_0|cpu|i_read~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_valid~0 , desi1|nios2_gen2_0|cpu|F_valid~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE , desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~7 , desi1|nios2_gen2_0|cpu|Equal0~7, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~5 , desi1|nios2_gen2_0|cpu|Equal0~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 , desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal0~6 , desi1|nios2_gen2_0|cpu|Equal0~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~5 , desi1|nios2_gen2_0|cpu|Equal62~5, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 , desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp , desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[9] , desi1|nios2_gen2_0|cpu|D_iw[9], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal133~0 , desi1|nios2_gen2_0|cpu|Equal133~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal132~0 , desi1|nios2_gen2_0|cpu|Equal132~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal62~14 , desi1|nios2_gen2_0|cpu|Equal62~14, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_op_wrctl , desi1|nios2_gen2_0|cpu|D_op_wrctl, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE , desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_bstatus_reg , desi1|nios2_gen2_0|cpu|W_bstatus_reg, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|Equal134~0 , desi1|nios2_gen2_0|cpu|Equal134~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE , desi1|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_status_reg_pie , desi1|nios2_gen2_0|cpu|W_status_reg_pie, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_estatus_reg , desi1|nios2_gen2_0|cpu|W_estatus_reg, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_ipending_reg[0] , desi1|nios2_gen2_0|cpu|W_ipending_reg[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2 , desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_control_rd_data[0] , desi1|nios2_gen2_0|cpu|W_control_rd_data[0], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[0]~feeder , desi1|pio_minutes_0|data_out[0]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_0|data_out[0] , desi1|pio_minutes_0|data_out[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_0|data_out[0] , desi1|pio_seconds_0|data_out[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_data[0]~0 , desi1|mm_interconnect_0|rsp_mux|src_data[0]~0, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[0] , desi1|pio_miliseconds_1|data_out[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \desi1|pio_minutes_1|data_out[0] , desi1|pio_minutes_1|data_out[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[0]~feeder , desi1|pio_seconds_1|data_out[0]~feeder, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[0] , desi1|pio_seconds_1|data_out[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_data[0]~1 , desi1|mm_interconnect_0|rsp_mux|src_data[0]~1, tarea_1_clock, 1
instance = comp, \switchSelect[0]~input , switchSelect[0]~input, tarea_1_clock, 1
instance = comp, \desi1|pio_selectmode_0|readdata[0] , desi1|pio_selectmode_0|readdata[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder , desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \desi1|timer_0|period_l_wr_strobe~2 , desi1|timer_0|period_l_wr_strobe~2, tarea_1_clock, 1
instance = comp, \desi1|timer_0|force_reload~0 , desi1|timer_0|force_reload~0, tarea_1_clock, 1
instance = comp, \desi1|timer_0|force_reload , desi1|timer_0|force_reload, tarea_1_clock, 1
instance = comp, \desi1|timer_0|always0~0 , desi1|timer_0|always0~0, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[10]~DUPLICATE , desi1|timer_0|internal_counter[10]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~21 , desi1|timer_0|Add0~21, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~5 , desi1|timer_0|internal_counter~5, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[0] , desi1|timer_0|internal_counter[0], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~17 , desi1|timer_0|Add0~17, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~4 , desi1|timer_0|internal_counter~4, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[1] , desi1|timer_0|internal_counter[1], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~13 , desi1|timer_0|Add0~13, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~3 , desi1|timer_0|internal_counter~3, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[2]~DUPLICATE , desi1|timer_0|internal_counter[2]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~9 , desi1|timer_0|Add0~9, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~2 , desi1|timer_0|internal_counter~2, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[3] , desi1|timer_0|internal_counter[3], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~5 , desi1|timer_0|Add0~5, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~1 , desi1|timer_0|internal_counter~1, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[4]~DUPLICATE , desi1|timer_0|internal_counter[4]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~61 , desi1|timer_0|Add0~61, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~15 , desi1|timer_0|internal_counter~15, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[5] , desi1|timer_0|internal_counter[5], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~57 , desi1|timer_0|Add0~57, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~14 , desi1|timer_0|internal_counter~14, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[6] , desi1|timer_0|internal_counter[6], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~53 , desi1|timer_0|Add0~53, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~13 , desi1|timer_0|internal_counter~13, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[7] , desi1|timer_0|internal_counter[7], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~49 , desi1|timer_0|Add0~49, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~12 , desi1|timer_0|internal_counter~12, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[8]~DUPLICATE , desi1|timer_0|internal_counter[8]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~45 , desi1|timer_0|Add0~45, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~11 , desi1|timer_0|internal_counter~11, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[9] , desi1|timer_0|internal_counter[9], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~1 , desi1|timer_0|Add0~1, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~0 , desi1|timer_0|internal_counter~0, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[10] , desi1|timer_0|internal_counter[10], tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[8] , desi1|timer_0|internal_counter[8], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Equal0~2 , desi1|timer_0|Equal0~2, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[4] , desi1|timer_0|internal_counter[4], tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[2] , desi1|timer_0|internal_counter[2], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Equal0~0 , desi1|timer_0|Equal0~0, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[15] , desi1|timer_0|internal_counter[15], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~41 , desi1|timer_0|Add0~41, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~10 , desi1|timer_0|internal_counter~10, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[11]~DUPLICATE , desi1|timer_0|internal_counter[11]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~37 , desi1|timer_0|Add0~37, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~9 , desi1|timer_0|internal_counter~9, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[12] , desi1|timer_0|internal_counter[12], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~33 , desi1|timer_0|Add0~33, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~8 , desi1|timer_0|internal_counter~8, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[13] , desi1|timer_0|internal_counter[13], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~29 , desi1|timer_0|Add0~29, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~7 , desi1|timer_0|internal_counter~7, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[14] , desi1|timer_0|internal_counter[14], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Add0~25 , desi1|timer_0|Add0~25, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter~6 , desi1|timer_0|internal_counter~6, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[15]~DUPLICATE , desi1|timer_0|internal_counter[15]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|timer_0|internal_counter[11] , desi1|timer_0|internal_counter[11], tarea_1_clock, 1
instance = comp, \desi1|timer_0|Equal0~1 , desi1|timer_0|Equal0~1, tarea_1_clock, 1
instance = comp, \desi1|timer_0|Equal0~3 , desi1|timer_0|Equal0~3, tarea_1_clock, 1
instance = comp, \desi1|timer_0|delayed_unxcounter_is_zeroxx0 , desi1|timer_0|delayed_unxcounter_is_zeroxx0, tarea_1_clock, 1
instance = comp, \desi1|timer_0|timeout_occurred~DUPLICATE , desi1|timer_0|timeout_occurred~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|timer_0|timeout_occurred~0 , desi1|timer_0|timeout_occurred~0, tarea_1_clock, 1
instance = comp, \desi1|timer_0|period_l_wr_strobe~1 , desi1|timer_0|period_l_wr_strobe~1, tarea_1_clock, 1
instance = comp, \desi1|timer_0|timeout_occurred~1 , desi1|timer_0|timeout_occurred~1, tarea_1_clock, 1
instance = comp, \desi1|timer_0|timeout_occurred , desi1|timer_0|timeout_occurred, tarea_1_clock, 1
instance = comp, \desi1|timer_0|control_register~0 , desi1|timer_0|control_register~0, tarea_1_clock, 1
instance = comp, \desi1|timer_0|control_register , desi1|timer_0|control_register, tarea_1_clock, 1
instance = comp, \desi1|timer_0|read_mux_out[0]~1 , desi1|timer_0|read_mux_out[0]~1, tarea_1_clock, 1
instance = comp, \desi1|timer_0|readdata[0] , desi1|timer_0|readdata[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \start~input , start~input, tarea_1_clock, 1
instance = comp, \desi1|pio_start_0|readdata[0] , desi1|pio_start_0|readdata[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_data[0]~2 , desi1|mm_interconnect_0|rsp_mux|src_data[0]~2, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|data_out[0] , desi1|pio_miliseconds_0|data_out[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \stop~input , stop~input, tarea_1_clock, 1
instance = comp, \desi1|pio_stop_0|readdata[0] , desi1|pio_stop_0|readdata[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|pio_stop_0_s1_translator|av_readdata_pre[0] , desi1|mm_interconnect_0|pio_stop_0_s1_translator|av_readdata_pre[0], tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_data[0]~3 , desi1|mm_interconnect_0|rsp_mux|src_data[0]~3, tarea_1_clock, 1
instance = comp, \desi1|mm_interconnect_0|rsp_mux|src_data[0] , desi1|mm_interconnect_0|rsp_mux|src_data[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[0] , desi1|nios2_gen2_0|cpu|av_ld_byte0_data[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 , desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[0]~feeder , desi1|nios2_gen2_0|cpu|E_src1[0]~feeder, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|E_src1[0] , desi1|nios2_gen2_0|cpu|E_src1[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE , desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0 , desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_ienable_reg[0] , desi1|nios2_gen2_0|cpu|W_ienable_reg[0], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 , desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE , desi1|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|intr_req , desi1|nios2_gen2_0|cpu|intr_req, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|F_iw~6 , desi1|nios2_gen2_0|cpu|F_iw~6, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_iw[3] , desi1|nios2_gen2_0|cpu|D_iw[3], tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0 , desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|D_wr_dst_reg , desi1|nios2_gen2_0|cpu|D_wr_dst_reg, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|R_wr_dst_reg , desi1|nios2_gen2_0|cpu|R_wr_dst_reg, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|W_rf_wren , desi1|nios2_gen2_0|cpu|W_rf_wren, tarea_1_clock, 1
instance = comp, \desi1|nios2_gen2_0|cpu|d_writedata[0] , desi1|nios2_gen2_0|cpu|d_writedata[0], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|data_out[0]~DUPLICATE , desi1|pio_miliseconds_0|data_out[0]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_0|data_out[5] , desi1|pio_miliseconds_0|data_out[5], tarea_1_clock, 1
instance = comp, \desi1|pio_miliseconds_1|data_out[6]~DUPLICATE , desi1|pio_miliseconds_1|data_out[6]~DUPLICATE, tarea_1_clock, 1
instance = comp, \desi1|pio_seconds_1|data_out[5] , desi1|pio_seconds_1|data_out[5], tarea_1_clock, 1
