# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../openriscv.srcs/sources_1/imports/code" \
"../../../../openriscv.srcs/sources_1/imports/code/ctrl.v" \
"../../../../openriscv.srcs/sources_1/imports/code/data_ram.v" \
"../../../../openriscv.srcs/sources_1/new/display_buffer.v" \
"../../../../openriscv.srcs/sources_1/imports/code/ex.v" \
"../../../../openriscv.srcs/sources_1/imports/code/ex_mem.v" \
"../../../../openriscv.srcs/sources_1/imports/code/id.v" \
"../../../../openriscv.srcs/sources_1/imports/code/id_ex.v" \
"../../../../openriscv.srcs/sources_1/imports/code/if_id.v" \
"../../../../openriscv.srcs/sources_1/imports/code/inst_rom.v" \
"../../../../openriscv.srcs/sources_1/imports/code/mem.v" \
"../../../../openriscv.srcs/sources_1/imports/code/mem_wb.v" \
"../../../../openriscv.srcs/sources_1/imports/code/openriscv.v" \
"../../../../openriscv.srcs/sources_1/imports/code/openriscv_min_sopc.v" \
"../../../../openriscv.srcs/sources_1/imports/code/pc_reg.v" \
"../../../../openriscv.srcs/sources_1/imports/code/regfile.v" \
"../../../../openriscv.srcs/sources_1/imports/7-seg/x7seg.v" \
"../../../../openriscv.srcs/sources_1/imports/7-seg/x7seg_top.v" \
"../../../../openriscv.srcs/sources_1/imports/code/openriscv_min_sopc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
