<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p182" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_182{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_182{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_182{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_182{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_182{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_182{left:69px;bottom:1059px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#t7_182{left:69px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_182{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t9_182{left:69px;bottom:1008px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_182{left:69px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_182{left:69px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_182{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_182{left:69px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#te_182{left:69px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_182{left:69px;bottom:892px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_182{left:69px;bottom:875px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_182{left:69px;bottom:859px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#ti_182{left:69px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tj_182{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tk_182{left:69px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tl_182{left:69px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tm_182{left:69px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tn_182{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_182{left:69px;bottom:726px;letter-spacing:-0.12px;word-spacing:-0.71px;}
#tp_182{left:201px;bottom:732px;}
#tq_182{left:216px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#tr_182{left:69px;bottom:709px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ts_182{left:69px;bottom:684px;letter-spacing:-0.15px;}
#tt_182{left:95px;bottom:684px;letter-spacing:-0.14px;word-spacing:0.12px;}
#tu_182{left:95px;bottom:668px;letter-spacing:-0.13px;}
#tv_182{left:69px;bottom:643px;letter-spacing:-0.15px;}
#tw_182{left:95px;bottom:643px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tx_182{left:95px;bottom:626px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_182{left:69px;bottom:602px;letter-spacing:-0.13px;}
#tz_182{left:95px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_182{left:95px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t11_182{left:95px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_182{left:95px;bottom:551px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t13_182{left:95px;bottom:535px;letter-spacing:-0.13px;word-spacing:-0.83px;}
#t14_182{left:95px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_182{left:69px;bottom:493px;letter-spacing:-0.14px;}
#t16_182{left:95px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_182{left:95px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_182{left:95px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_182{left:95px;bottom:443px;letter-spacing:-0.15px;word-spacing:-1.42px;}
#t1a_182{left:95px;bottom:426px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1b_182{left:69px;bottom:402px;letter-spacing:-0.14px;}
#t1c_182{left:95px;bottom:402px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t1d_182{left:95px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_182{left:95px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1f_182{left:95px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_182{left:69px;bottom:327px;letter-spacing:-0.14px;}
#t1h_182{left:95px;bottom:327px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_182{left:95px;bottom:310px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t1j_182{left:95px;bottom:293px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1k_182{left:69px;bottom:269px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1l_182{left:523px;bottom:276px;}
#t1m_182{left:538px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_182{left:69px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1o_182{left:69px;bottom:235px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1p_182{left:69px;bottom:177px;letter-spacing:0.12px;}
#t1q_182{left:151px;bottom:177px;letter-spacing:0.15px;}
#t1r_182{left:150px;bottom:155px;letter-spacing:0.15px;}
#t1s_182{left:69px;bottom:131px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t1t_182{left:69px;bottom:114px;letter-spacing:-0.14px;word-spacing:-1.38px;}

.s1_182{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_182{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_182{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_182{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_182{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts182" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg182Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg182" style="-webkit-user-select: none;"><object width="935" height="1210" data="182/182.svg" type="image/svg+xml" id="pdf182" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_182" class="t s1_182">5-20 </span><span id="t2_182" class="t s1_182">Vol. 3A </span>
<span id="t3_182" class="t s2_182">PROTECTION </span>
<span id="t4_182" class="t s3_182">5.8.6 </span><span id="t5_182" class="t s3_182">Returning from a Called Procedure </span>
<span id="t6_182" class="t s4_182">The RET instruction can be used to perform a near return, a far return at the same privilege level, and a far return </span>
<span id="t7_182" class="t s4_182">to a different privilege level. This instruction is intended to execute returns from procedures that were called with </span>
<span id="t8_182" class="t s4_182">a CALL instruction. It does not support returns from a JMP instruction, because the JMP instruction does not save a </span>
<span id="t9_182" class="t s4_182">return instruction pointer on the stack. </span>
<span id="ta_182" class="t s4_182">A near return only transfers program control within the current code segment; therefore, the processor performs </span>
<span id="tb_182" class="t s4_182">only a limit check. When the processor pops the return instruction pointer from the stack into the EIP register, it </span>
<span id="tc_182" class="t s4_182">checks that the pointer does not exceed the limit of the current code segment. </span>
<span id="td_182" class="t s4_182">On a far return at the same privilege level, the processor pops both a segment selector for the code segment being </span>
<span id="te_182" class="t s4_182">returned to and a return instruction pointer from the stack. Under normal conditions, these pointers should be </span>
<span id="tf_182" class="t s4_182">valid, because they were pushed on the stack by the CALL instruction. However, the processor performs privilege </span>
<span id="tg_182" class="t s4_182">checks to detect situations where the current procedure might have altered the pointer or failed to maintain the </span>
<span id="th_182" class="t s4_182">stack properly. </span>
<span id="ti_182" class="t s4_182">A far return that requires a privilege-level change is only allowed when returning to a less privileged level (that is, </span>
<span id="tj_182" class="t s4_182">the DPL of the return code segment is numerically greater than the CPL). The processor uses the RPL field from the </span>
<span id="tk_182" class="t s4_182">CS register value saved for the calling procedure (see Figure 5-13) to determine if a return to a numerically higher </span>
<span id="tl_182" class="t s4_182">privilege level is required. If the RPL is numerically greater (less privileged) than the CPL, a return across privilege </span>
<span id="tm_182" class="t s4_182">levels occurs. </span>
<span id="tn_182" class="t s4_182">The processor performs the following steps when performing a far return to a calling procedure (see Figures 6-2 </span>
<span id="to_182" class="t s4_182">and 6-4 in the Intel </span>
<span id="tp_182" class="t s5_182">® </span>
<span id="tq_182" class="t s4_182">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of the </span>
<span id="tr_182" class="t s4_182">stack contents prior to and after a return): </span>
<span id="ts_182" class="t s4_182">1. </span><span id="tt_182" class="t s4_182">Checks the RPL field of the saved CS register value to determine if a privilege level change is required on the </span>
<span id="tu_182" class="t s4_182">return. </span>
<span id="tv_182" class="t s4_182">2. </span><span id="tw_182" class="t s4_182">Loads the CS and EIP registers with the values on the called procedure’s stack. (Type and privilege level checks </span>
<span id="tx_182" class="t s4_182">are performed on the code-segment descriptor and RPL of the code- segment selector.) </span>
<span id="ty_182" class="t s4_182">3. </span><span id="tz_182" class="t s4_182">(If the RET instruction includes a parameter count operand and the return requires a privilege level change.) </span>
<span id="t10_182" class="t s4_182">Adds the parameter count (in bytes obtained from the RET instruction) to the current ESP register value (after </span>
<span id="t11_182" class="t s4_182">popping the CS and EIP values), to step past the parameters on the called procedure’s stack. The resulting </span>
<span id="t12_182" class="t s4_182">value in the ESP register points to the saved SS and ESP values for the calling procedure’s stack. (Note that the </span>
<span id="t13_182" class="t s4_182">byte count in the RET instruction must be chosen to match the parameter count in the call gate that the calling </span>
<span id="t14_182" class="t s4_182">procedure referenced when it made the original call multiplied by the size of the parameters.) </span>
<span id="t15_182" class="t s4_182">4. </span><span id="t16_182" class="t s4_182">(If the return requires a privilege level change.) Loads the SS and ESP registers with the saved SS and ESP </span>
<span id="t17_182" class="t s4_182">values and switches back to the calling procedure’s stack. The SS and ESP values for the called procedure’s </span>
<span id="t18_182" class="t s4_182">stack are discarded. Any limit violations detected while loading the stack-segment selector or stack pointer </span>
<span id="t19_182" class="t s4_182">cause a general-protection exception (#GP) to be generated. The new stack-segment descriptor is also checked </span>
<span id="t1a_182" class="t s4_182">for type and privilege violations. </span>
<span id="t1b_182" class="t s4_182">5. </span><span id="t1c_182" class="t s4_182">(If the RET instruction includes a parameter count operand.) Adds the parameter count (in bytes obtained from </span>
<span id="t1d_182" class="t s4_182">the RET instruction) to the current ESP register value, to step past the parameters on the calling procedure’s </span>
<span id="t1e_182" class="t s4_182">stack. The resulting ESP value is not checked against the limit of the stack segment. If the ESP value is beyond </span>
<span id="t1f_182" class="t s4_182">the limit, that fact is not recognized until the next stack operation. </span>
<span id="t1g_182" class="t s4_182">6. </span><span id="t1h_182" class="t s4_182">(If the return requires a privilege level change.) Checks the contents of the DS, ES, FS, and GS segment </span>
<span id="t1i_182" class="t s4_182">registers. If any of these registers refer to segments whose DPL is less than the new CPL (excluding conforming </span>
<span id="t1j_182" class="t s4_182">code segments), the segment register is loaded with a null segment selector. </span>
<span id="t1k_182" class="t s4_182">See the description of the RET instruction in Chapter 4 of the Intel </span>
<span id="t1l_182" class="t s5_182">® </span>
<span id="t1m_182" class="t s4_182">64 and IA-32 Architectures Software Devel- </span>
<span id="t1n_182" class="t s4_182">oper’s Manual, Volume 2B, for a detailed description of the privilege level checks and other protection checks that </span>
<span id="t1o_182" class="t s4_182">the processor performs on a far return. </span>
<span id="t1p_182" class="t s3_182">5.8.7 </span><span id="t1q_182" class="t s3_182">Performing Fast Calls to System Procedures with the SYSENTER and SYSEXIT </span>
<span id="t1r_182" class="t s3_182">Instructions </span>
<span id="t1s_182" class="t s4_182">The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processors </span>
<span id="t1t_182" class="t s4_182">for the purpose of providing a fast (low overhead) mechanism for calling operating system or executive procedures. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
