

================================================================
== Vivado HLS Report for 'FCMac'
================================================================
* Date:           Mon May 15 18:27:41 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FC1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  31355|  31355|  31355|  31355|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_init_ne    |     40|     40|         1|          -|          -|    40|    no    |
        |- loop_dim        |  31232|  31232|       122|          -|          -|   256|    no    |
        | + loop_ne        |    120|    120|         3|          -|          -|    40|    no    |
        |- loop_output_ne  |     80|     80|         2|          -|          -|    40|    no    |
        +------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     204|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     273|
|Memory           |        6|      -|      16|       5|
|Multiplexer      |        -|      -|       -|     158|
|Register         |        -|      -|      95|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        6|      0|     111|     640|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+---+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E| FF| LUT |
    +-----------------------+--------------------+---------+-------+---+-----+
    |FCL1_mux_646_8_1_1_U3  |FCL1_mux_646_8_1_1  |        0|      0|  0|  273|
    +-----------------------+--------------------+---------+-------+---+-----+
    |Total                  |                    |        0|      0|  0|  273|
    +-----------------------+--------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |macRegisters_0_V_U       |FCMac_macRegistercud  |        0|  16|   5|     40|    8|     1|          320|
    |weights27_m_weights_s_U  |FCMac_weights27_mbkb  |        6|   0|   0|  10240|    6|     1|        61440|
    +-------------------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |Total                    |                      |        6|  16|   5|  10280|   14|     2|        61760|
    +-------------------------+----------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |p_Val2_s_fu_491_p2     |     *    |      0|  0|  41|           8|           6|
    |ne_1_fu_286_p2         |     +    |      0|  0|  15|           6|           1|
    |ne_2_fu_587_p2         |     +    |      0|  0|  15|           6|           1|
    |ne_3_fu_458_p2         |     +    |      0|  0|  15|           6|           1|
    |p_Val2_6_fu_574_p2     |     +    |      0|  0|   8|           8|           8|
    |sy_1_fu_442_p2         |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_568_p2         |     +    |      0|  0|   8|           8|           8|
    |tmp_6_fu_472_p2        |     +    |      0|  0|  21|          14|          14|
    |ap_block_state3        |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_556_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_11_fu_550_p2       |   icmp   |      0|  0|  11|           6|           1|
    |tmp_1_fu_581_p2        |   icmp   |      0|  0|  11|           6|           6|
    |tmp_2_fu_452_p2        |   icmp   |      0|  0|  11|           6|           6|
    |tmp_fu_280_p2          |   icmp   |      0|  0|  11|           6|           6|
    |tmp_s_fu_436_p2        |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_526_p2       |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 204|         102|          73|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  44|          9|    1|          9|
    |ap_done                    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |macRegisters_0_V_address0  |  27|          5|    6|         30|
    |macRegisters_0_V_d0        |  15|          3|    8|         24|
    |ne4_reg_257                |   9|          2|    6|         12|
    |ne6_reg_269                |   9|          2|    6|         12|
    |ne_reg_235                 |   9|          2|    6|         12|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sy_reg_246                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 158|         33|   46|        125|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |OP1_V_cast_cast_reg_619        |  14|   0|   14|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |macRegisters_0_V_ad_1_reg_637  |   6|   0|    6|          0|
    |ne4_reg_257                    |   6|   0|    6|          0|
    |ne6_reg_269                    |   6|   0|    6|          0|
    |ne_2_reg_655                   |   6|   0|    6|          0|
    |ne_3_reg_627                   |   6|   0|    6|          0|
    |ne_reg_235                     |   6|   0|    6|          0|
    |qb_assign_1_reg_647            |   1|   0|    1|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |sy_1_reg_614                   |   9|   0|    9|          0|
    |sy_cast_reg_606                |   9|   0|   14|          5|
    |sy_reg_246                     |   9|   0|    9|          0|
    |tmp_15_reg_642                 |   7|   0|    7|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  95|   0|  100|          5|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     FCMac    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     FCMac    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     FCMac    | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |     FCMac    | return value |
|ap_done         | out |    1| ap_ctrl_hs |     FCMac    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |     FCMac    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     FCMac    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     FCMac    | return value |
|start_out       | out |    1| ap_ctrl_hs |     FCMac    | return value |
|start_write     | out |    1| ap_ctrl_hs |     FCMac    | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	4  / (!tmp_s)
	7  / (tmp_s)
4 --> 
	5  / (!tmp_2)
	3  / (tmp_2)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / (!tmp_1)
8 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.75ns)   --->   "%macRegisters_0_V = alloca [40 x i8], align 1" [FC1/conv1d.h:1481]   --->   Operation 11 'alloca' 'macRegisters_0_V' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_1 : Operation 12 [1/1] (1.30ns)   --->   "br label %1" [FC1/conv1d.h:1485]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ne = phi i6 [ 0, %0 ], [ %ne_1, %.critedge ]"   --->   Operation 13 'phi' 'ne' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.18ns)   --->   "%tmp = icmp eq i6 %ne, -24" [FC1/conv1d.h:1485]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.61ns)   --->   "%ne_1 = add i6 %ne, 1" [FC1/conv1d.h:1485]   --->   Operation 16 'add' 'ne_1' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader143.preheader, label %.critedge" [FC1/conv1d.h:1485]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str13) nounwind" [FC1/conv1d.h:1486]   --->   Operation 18 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [FC1/conv1d.h:1486]   --->   Operation 19 'specregionbegin' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = zext i6 %ne to i64" [FC1/conv1d.h:1493]   --->   Operation 20 'zext' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str14) nounwind" [FC1/conv1d.h:1490]   --->   Operation 21 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.53ns)   --->   "%temp_bias_V = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 94, i8 -27, i8 53, i8 -31, i8 76, i8 34, i8 -34, i8 -14, i8 -121, i8 -7, i8 -29, i8 -13, i8 -9, i8 -27, i8 2, i8 -30, i8 -3, i8 -19, i8 -18, i8 -39, i8 -20, i8 -1, i8 55, i8 -11, i8 -33, i8 -19, i8 -8, i8 -38, i8 -34, i8 -44, i8 101, i8 -43, i8 -37, i8 40, i8 -29, i8 23, i8 -4, i8 56, i8 -19, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i6 %ne)" [FC1/conv1d.h:1485]   --->   Operation 22 'mux' 'temp_bias_V' <Predicate = (!tmp)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad = getelementptr [40 x i8]* %macRegisters_0_V, i64 0, i64 %tmp_9" [FC1/conv1d.h:1493]   --->   Operation 23 'getelementptr' 'macRegisters_0_V_ad' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_0_V_ad, align 1" [FC1/conv1d.h:1496]   --->   Operation 24 'store' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_8)" [FC1/conv1d.h:1500]   --->   Operation 25 'specregionend' 'empty_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [FC1/conv1d.h:1485]   --->   Operation 26 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "br label %.preheader143" [FC1/conv1d.h:1502]   --->   Operation 27 'br' <Predicate = (tmp)> <Delay = 1.30>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sy = phi i9 [ %sy_1, %4 ], [ 0, %.preheader143.preheader ]"   --->   Operation 28 'phi' 'sy' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sy_cast = zext i9 %sy to i14" [FC1/conv1d.h:1502]   --->   Operation 29 'zext' 'sy_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.36ns)   --->   "%tmp_s = icmp eq i9 %sy, -256" [FC1/conv1d.h:1502]   --->   Operation 30 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 31 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.70ns)   --->   "%sy_1 = add i9 %sy, 1" [FC1/conv1d.h:1502]   --->   Operation 32 'add' 'sy_1' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.preheader, label %2" [FC1/conv1d.h:1502]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [FC1/conv1d.h:1503]   --->   Operation 34 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [FC1/conv1d.h:1503]   --->   Operation 35 'specregionbegin' 'tmp_10' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.40ns)   --->   "%tmp_V_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [FC1/conv1d.h:1506]   --->   Operation 36 'read' 'tmp_V_3' <Predicate = (!tmp_s)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%OP1_V_cast_cast = sext i8 %tmp_V_3 to i14" [FC1/conv1d.h:1509]   --->   Operation 37 'sext' 'OP1_V_cast_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.30ns)   --->   "br label %3" [FC1/conv1d.h:1509]   --->   Operation 38 'br' <Predicate = (!tmp_s)> <Delay = 1.30>
ST_3 : Operation 39 [1/1] (1.30ns)   --->   "br label %.preheader" [FC1/conv1d.h:1552]   --->   Operation 39 'br' <Predicate = (tmp_s)> <Delay = 1.30>

State 4 <SV = 3> <Delay = 4.48>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ne4 = phi i6 [ 0, %2 ], [ %ne_3, %.critedge1 ]"   --->   Operation 40 'phi' 'ne4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.18ns)   --->   "%tmp_2 = icmp eq i6 %ne4, -24" [FC1/conv1d.h:1509]   --->   Operation 41 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 42 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.61ns)   --->   "%ne_3 = add i6 %ne4, 1" [FC1/conv1d.h:1509]   --->   Operation 43 'add' 'ne_3' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %4, label %.critedge1" [FC1/conv1d.h:1509]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %ne4, i8 0)" [FC1/conv1d.h:1528]   --->   Operation 45 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.71ns)   --->   "%tmp_6 = add i14 %tmp_5, %sy_cast" [FC1/conv1d.h:1528]   --->   Operation 46 'add' 'tmp_6' <Predicate = (!tmp_2)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = zext i14 %tmp_6 to i64" [FC1/conv1d.h:1528]   --->   Operation 47 'zext' 'tmp_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%weights27_m_weights_1 = getelementptr [10240 x i6]* @weights27_m_weights_s, i64 0, i64 %tmp_7" [FC1/conv1d.h:1528]   --->   Operation 48 'getelementptr' 'weights27_m_weights_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (2.77ns)   --->   "%temp_weight_V = load i6* %weights27_m_weights_1, align 1" [FC1/conv1d.h:1528]   --->   Operation 49 'load' 'temp_weight_V' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10240> <ROM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_10)" [FC1/conv1d.h:1550]   --->   Operation 50 'specregionend' 'empty_22' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader143" [FC1/conv1d.h:1502]   --->   Operation 51 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.36>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = zext i6 %ne4 to i64" [FC1/conv1d.h:1513]   --->   Operation 52 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_1 = getelementptr [40 x i8]* %macRegisters_0_V, i64 0, i64 %tmp_4" [FC1/conv1d.h:1513]   --->   Operation 53 'getelementptr' 'macRegisters_0_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (1.75ns)   --->   "%p_Val2_3 = load i8* %macRegisters_0_V_ad_1, align 1" [FC1/conv1d.h:1513]   --->   Operation 54 'load' 'p_Val2_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_5 : Operation 55 [1/2] (2.77ns)   --->   "%temp_weight_V = load i6* %weights27_m_weights_1, align 1" [FC1/conv1d.h:1528]   --->   Operation 55 'load' 'temp_weight_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10240> <ROM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%OP2_V_cast_cast = sext i6 %temp_weight_V to i14" [FC1/conv1d.h:1534]   --->   Operation 56 'sext' 'OP2_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i14 %OP1_V_cast_cast, %OP2_V_cast_cast" [FC1/conv1d.h:1534]   --->   Operation 57 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 13)" [FC1/conv1d.h:1534]   --->   Operation 58 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s, i32 7, i32 13)" [FC1/conv1d.h:1534]   --->   Operation 59 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%qbit = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 6)" [FC1/conv1d.h:1534]   --->   Operation 60 'bitselect' 'qbit' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_21 = trunc i14 %p_Val2_s to i1" [FC1/conv1d.h:1534]   --->   Operation 61 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_17 = or i1 %tmp_21, %tmp_16" [FC1/conv1d.h:1534]   --->   Operation 62 'or' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_18 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 1, i32 5)" [FC1/conv1d.h:1534]   --->   Operation 63 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_18, i1 %tmp_17)" [FC1/conv1d.h:1534]   --->   Operation 64 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_11 = icmp ne i6 %tmp_19, 0" [FC1/conv1d.h:1534]   --->   Operation 65 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_11, %qbit" [FC1/conv1d.h:1534]   --->   Operation 66 'and' 'qb_assign_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.47>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str16) nounwind" [FC1/conv1d.h:1510]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str16)" [FC1/conv1d.h:1510]   --->   Operation 68 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str17) nounwind" [FC1/conv1d.h:1512]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str17)" [FC1/conv1d.h:1512]   --->   Operation 70 'specregionbegin' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (1.75ns)   --->   "%p_Val2_3 = load i8* %macRegisters_0_V_ad_1, align 1" [FC1/conv1d.h:1513]   --->   Operation 71 'load' 'p_Val2_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind" [FC1/conv1d.h:1516]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_2 = sext i7 %tmp_15 to i8" [FC1/conv1d.h:1534]   --->   Operation 73 'sext' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_14 = zext i1 %qb_assign_1 to i8" [FC1/conv1d.h:1534]   --->   Operation 74 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %p_Val2_2, %tmp_14" [FC1/conv1d.h:1540]   --->   Operation 75 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_6 = add i8 %tmp1, %p_Val2_3" [FC1/conv1d.h:1540]   --->   Operation 76 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (1.75ns)   --->   "store i8 %p_Val2_6, i8* %macRegisters_0_V_ad_1, align 1" [FC1/conv1d.h:1547]   --->   Operation 77 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str17, i32 %tmp_13)" [FC1/conv1d.h:1548]   --->   Operation 78 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str16, i32 %tmp_12)" [FC1/conv1d.h:1549]   --->   Operation 79 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [FC1/conv1d.h:1509]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.75>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%ne6 = phi i6 [ %ne_2, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 81 'phi' 'ne6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.18ns)   --->   "%tmp_1 = icmp eq i6 %ne6, -24" [FC1/conv1d.h:1552]   --->   Operation 82 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 83 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.61ns)   --->   "%ne_2 = add i6 %ne6, 1" [FC1/conv1d.h:1552]   --->   Operation 84 'add' 'ne_2' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %6, label %5" [FC1/conv1d.h:1552]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = zext i6 %ne6 to i64" [FC1/conv1d.h:1561]   --->   Operation 86 'zext' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_2 = getelementptr [40 x i8]* %macRegisters_0_V, i64 0, i64 %tmp_3" [FC1/conv1d.h:1561]   --->   Operation 87 'getelementptr' 'macRegisters_0_V_ad_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (1.75ns)   --->   "%tmp_V = load i8* %macRegisters_0_V_ad_2, align 1" [FC1/conv1d.h:1561]   --->   Operation 88 'load' 'tmp_V' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [FC1/conv1d.h:1577]   --->   Operation 89 'ret' <Predicate = (tmp_1)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 5.15>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str19) nounwind" [FC1/conv1d.h:1553]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/2] (1.75ns)   --->   "%tmp_V = load i8* %macRegisters_0_V_ad_2, align 1" [FC1/conv1d.h:1561]   --->   Operation 91 'load' 'tmp_V' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_8 : Operation 92 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %tmp_V)" [FC1/conv1d.h:1574]   --->   Operation 92 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [FC1/conv1d.h:1552]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights27_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9            (specinterface    ) [ 000000000]
StgValue_10           (specinterface    ) [ 000000000]
macRegisters_0_V      (alloca           ) [ 001111111]
StgValue_12           (br               ) [ 011000000]
ne                    (phi              ) [ 001000000]
tmp                   (icmp             ) [ 001000000]
empty                 (speclooptripcount) [ 000000000]
ne_1                  (add              ) [ 011000000]
StgValue_17           (br               ) [ 000000000]
StgValue_18           (specloopname     ) [ 000000000]
tmp_8                 (specregionbegin  ) [ 000000000]
tmp_9                 (zext             ) [ 000000000]
StgValue_21           (specloopname     ) [ 000000000]
temp_bias_V           (mux              ) [ 000000000]
macRegisters_0_V_ad   (getelementptr    ) [ 000000000]
StgValue_24           (store            ) [ 000000000]
empty_17              (specregionend    ) [ 000000000]
StgValue_26           (br               ) [ 011000000]
StgValue_27           (br               ) [ 001111100]
sy                    (phi              ) [ 000100000]
sy_cast               (zext             ) [ 000011100]
tmp_s                 (icmp             ) [ 000111100]
empty_18              (speclooptripcount) [ 000000000]
sy_1                  (add              ) [ 001111100]
StgValue_33           (br               ) [ 000000000]
StgValue_34           (specloopname     ) [ 000000000]
tmp_10                (specregionbegin  ) [ 000011100]
tmp_V_3               (read             ) [ 000000000]
OP1_V_cast_cast       (sext             ) [ 000011100]
StgValue_38           (br               ) [ 000111100]
StgValue_39           (br               ) [ 000111111]
ne4                   (phi              ) [ 000011000]
tmp_2                 (icmp             ) [ 000111100]
empty_19              (speclooptripcount) [ 000000000]
ne_3                  (add              ) [ 000111100]
StgValue_44           (br               ) [ 000000000]
tmp_5                 (bitconcatenate   ) [ 000000000]
tmp_6                 (add              ) [ 000000000]
tmp_7                 (zext             ) [ 000000000]
weights27_m_weights_1 (getelementptr    ) [ 000001000]
empty_22              (specregionend    ) [ 000000000]
StgValue_51           (br               ) [ 001111100]
tmp_4                 (zext             ) [ 000000000]
macRegisters_0_V_ad_1 (getelementptr    ) [ 000000100]
temp_weight_V         (load             ) [ 000000000]
OP2_V_cast_cast       (sext             ) [ 000000000]
p_Val2_s              (mul              ) [ 000000000]
tmp_16                (bitselect        ) [ 000000000]
tmp_15                (partselect       ) [ 000000100]
qbit                  (bitselect        ) [ 000000000]
tmp_21                (trunc            ) [ 000000000]
tmp_17                (or               ) [ 000000000]
tmp_18                (partselect       ) [ 000000000]
tmp_19                (bitconcatenate   ) [ 000000000]
tmp_11                (icmp             ) [ 000000000]
qb_assign_1           (and              ) [ 000000100]
StgValue_67           (specloopname     ) [ 000000000]
tmp_12                (specregionbegin  ) [ 000000000]
StgValue_69           (specloopname     ) [ 000000000]
tmp_13                (specregionbegin  ) [ 000000000]
p_Val2_3              (load             ) [ 000000000]
StgValue_72           (specloopname     ) [ 000000000]
p_Val2_2              (sext             ) [ 000000000]
tmp_14                (zext             ) [ 000000000]
tmp1                  (add              ) [ 000000000]
p_Val2_6              (add              ) [ 000000000]
StgValue_77           (store            ) [ 000000000]
empty_20              (specregionend    ) [ 000000000]
empty_21              (specregionend    ) [ 000000000]
StgValue_80           (br               ) [ 000111100]
ne6                   (phi              ) [ 000000010]
tmp_1                 (icmp             ) [ 000000011]
empty_23              (speclooptripcount) [ 000000000]
ne_2                  (add              ) [ 000100011]
StgValue_85           (br               ) [ 000000000]
tmp_3                 (zext             ) [ 000000000]
macRegisters_0_V_ad_2 (getelementptr    ) [ 000000001]
StgValue_89           (ret              ) [ 000000000]
StgValue_90           (specloopname     ) [ 000000000]
tmp_V                 (load             ) [ 000000000]
StgValue_92           (write            ) [ 000000000]
StgValue_93           (br               ) [ 000100011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights27_m_weights_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights27_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="macRegisters_0_V_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_V_3_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="StgValue_92_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_92/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="macRegisters_0_V_ad_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="macRegisters_0_V_ad/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_24/2 p_Val2_3/5 StgValue_77/6 tmp_V/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="weights27_m_weights_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="14" slack="0"/>
<pin id="211" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights27_m_weights_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="14" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_weight_V/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="macRegisters_0_V_ad_1_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="macRegisters_0_V_ad_1/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="macRegisters_0_V_ad_2_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="macRegisters_0_V_ad_2/7 "/>
</bind>
</comp>

<comp id="235" class="1005" name="ne_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ne (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="ne_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ne/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="sy_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="1"/>
<pin id="248" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sy (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="sy_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sy/3 "/>
</bind>
</comp>

<comp id="257" class="1005" name="ne4_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ne4 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="ne4_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ne4/4 "/>
</bind>
</comp>

<comp id="269" class="1005" name="ne6_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="1"/>
<pin id="271" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ne6 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="ne6_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ne6/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="ne_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ne_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_9_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="temp_bias_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="0" index="3" bw="7" slack="0"/>
<pin id="302" dir="0" index="4" bw="6" slack="0"/>
<pin id="303" dir="0" index="5" bw="8" slack="0"/>
<pin id="304" dir="0" index="6" bw="7" slack="0"/>
<pin id="305" dir="0" index="7" bw="7" slack="0"/>
<pin id="306" dir="0" index="8" bw="5" slack="0"/>
<pin id="307" dir="0" index="9" bw="8" slack="0"/>
<pin id="308" dir="0" index="10" bw="4" slack="0"/>
<pin id="309" dir="0" index="11" bw="6" slack="0"/>
<pin id="310" dir="0" index="12" bw="5" slack="0"/>
<pin id="311" dir="0" index="13" bw="5" slack="0"/>
<pin id="312" dir="0" index="14" bw="6" slack="0"/>
<pin id="313" dir="0" index="15" bw="3" slack="0"/>
<pin id="314" dir="0" index="16" bw="6" slack="0"/>
<pin id="315" dir="0" index="17" bw="3" slack="0"/>
<pin id="316" dir="0" index="18" bw="6" slack="0"/>
<pin id="317" dir="0" index="19" bw="6" slack="0"/>
<pin id="318" dir="0" index="20" bw="7" slack="0"/>
<pin id="319" dir="0" index="21" bw="6" slack="0"/>
<pin id="320" dir="0" index="22" bw="1" slack="0"/>
<pin id="321" dir="0" index="23" bw="7" slack="0"/>
<pin id="322" dir="0" index="24" bw="5" slack="0"/>
<pin id="323" dir="0" index="25" bw="7" slack="0"/>
<pin id="324" dir="0" index="26" bw="6" slack="0"/>
<pin id="325" dir="0" index="27" bw="4" slack="0"/>
<pin id="326" dir="0" index="28" bw="7" slack="0"/>
<pin id="327" dir="0" index="29" bw="7" slack="0"/>
<pin id="328" dir="0" index="30" bw="7" slack="0"/>
<pin id="329" dir="0" index="31" bw="8" slack="0"/>
<pin id="330" dir="0" index="32" bw="7" slack="0"/>
<pin id="331" dir="0" index="33" bw="7" slack="0"/>
<pin id="332" dir="0" index="34" bw="7" slack="0"/>
<pin id="333" dir="0" index="35" bw="6" slack="0"/>
<pin id="334" dir="0" index="36" bw="6" slack="0"/>
<pin id="335" dir="0" index="37" bw="3" slack="0"/>
<pin id="336" dir="0" index="38" bw="7" slack="0"/>
<pin id="337" dir="0" index="39" bw="6" slack="0"/>
<pin id="338" dir="0" index="40" bw="6" slack="0"/>
<pin id="339" dir="0" index="41" bw="6" slack="0"/>
<pin id="340" dir="0" index="42" bw="6" slack="0"/>
<pin id="341" dir="0" index="43" bw="6" slack="0"/>
<pin id="342" dir="0" index="44" bw="6" slack="0"/>
<pin id="343" dir="0" index="45" bw="6" slack="0"/>
<pin id="344" dir="0" index="46" bw="6" slack="0"/>
<pin id="345" dir="0" index="47" bw="6" slack="0"/>
<pin id="346" dir="0" index="48" bw="6" slack="0"/>
<pin id="347" dir="0" index="49" bw="6" slack="0"/>
<pin id="348" dir="0" index="50" bw="6" slack="0"/>
<pin id="349" dir="0" index="51" bw="6" slack="0"/>
<pin id="350" dir="0" index="52" bw="6" slack="0"/>
<pin id="351" dir="0" index="53" bw="6" slack="0"/>
<pin id="352" dir="0" index="54" bw="6" slack="0"/>
<pin id="353" dir="0" index="55" bw="6" slack="0"/>
<pin id="354" dir="0" index="56" bw="6" slack="0"/>
<pin id="355" dir="0" index="57" bw="6" slack="0"/>
<pin id="356" dir="0" index="58" bw="6" slack="0"/>
<pin id="357" dir="0" index="59" bw="6" slack="0"/>
<pin id="358" dir="0" index="60" bw="6" slack="0"/>
<pin id="359" dir="0" index="61" bw="6" slack="0"/>
<pin id="360" dir="0" index="62" bw="6" slack="0"/>
<pin id="361" dir="0" index="63" bw="6" slack="0"/>
<pin id="362" dir="0" index="64" bw="6" slack="0"/>
<pin id="363" dir="0" index="65" bw="6" slack="0"/>
<pin id="364" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_bias_V/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sy_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="0"/>
<pin id="434" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sy_cast/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_s_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="0" index="1" bw="9" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sy_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sy_1/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="OP1_V_cast_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast_cast/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="ne_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ne_3/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="14" slack="0"/>
<pin id="466" dir="0" index="1" bw="6" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_6_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="0"/>
<pin id="474" dir="0" index="1" bw="9" slack="1"/>
<pin id="475" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_7_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="OP2_V_cast_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast_cast/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_Val2_s_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="2"/>
<pin id="493" dir="0" index="1" bw="6" slack="0"/>
<pin id="494" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_16_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="14" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_15_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="0" index="1" bw="14" slack="0"/>
<pin id="507" dir="0" index="2" bw="4" slack="0"/>
<pin id="508" dir="0" index="3" bw="5" slack="0"/>
<pin id="509" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="qbit_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="14" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_21_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="0"/>
<pin id="524" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_17_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_18_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="14" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="0" index="3" bw="4" slack="0"/>
<pin id="537" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_19_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="5" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_11_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="0" index="1" bw="6" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="qb_assign_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_Val2_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="1"/>
<pin id="564" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_14_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_Val2_6_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="0"/>
<pin id="583" dir="0" index="1" bw="6" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="ne_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ne_2/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="601" class="1005" name="ne_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ne_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="sy_cast_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="14" slack="1"/>
<pin id="608" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sy_cast "/>
</bind>
</comp>

<comp id="614" class="1005" name="sy_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sy_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="OP1_V_cast_cast_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="2"/>
<pin id="621" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="OP1_V_cast_cast "/>
</bind>
</comp>

<comp id="627" class="1005" name="ne_3_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ne_3 "/>
</bind>
</comp>

<comp id="632" class="1005" name="weights27_m_weights_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="14" slack="1"/>
<pin id="634" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights27_m_weights_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="macRegisters_0_V_ad_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="1"/>
<pin id="639" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_ad_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_15_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="1"/>
<pin id="644" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="647" class="1005" name="qb_assign_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="ne_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="0"/>
<pin id="657" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ne_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="macRegisters_0_V_ad_2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="1"/>
<pin id="662" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_ad_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="144" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="176" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="130" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="130" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="130" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="232"><net_src comp="130" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="201" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="134" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="239" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="239" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="239" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="297" pin=4"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="297" pin=5"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="297" pin=6"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="297" pin=7"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="297" pin=8"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="297" pin=9"/></net>

<net id="375"><net_src comp="80" pin="0"/><net_sink comp="297" pin=10"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="297" pin=11"/></net>

<net id="377"><net_src comp="84" pin="0"/><net_sink comp="297" pin=12"/></net>

<net id="378"><net_src comp="86" pin="0"/><net_sink comp="297" pin=13"/></net>

<net id="379"><net_src comp="64" pin="0"/><net_sink comp="297" pin=14"/></net>

<net id="380"><net_src comp="88" pin="0"/><net_sink comp="297" pin=15"/></net>

<net id="381"><net_src comp="90" pin="0"/><net_sink comp="297" pin=16"/></net>

<net id="382"><net_src comp="92" pin="0"/><net_sink comp="297" pin=17"/></net>

<net id="383"><net_src comp="94" pin="0"/><net_sink comp="297" pin=18"/></net>

<net id="384"><net_src comp="96" pin="0"/><net_sink comp="297" pin=19"/></net>

<net id="385"><net_src comp="98" pin="0"/><net_sink comp="297" pin=20"/></net>

<net id="386"><net_src comp="100" pin="0"/><net_sink comp="297" pin=21"/></net>

<net id="387"><net_src comp="102" pin="0"/><net_sink comp="297" pin=22"/></net>

<net id="388"><net_src comp="104" pin="0"/><net_sink comp="297" pin=23"/></net>

<net id="389"><net_src comp="106" pin="0"/><net_sink comp="297" pin=24"/></net>

<net id="390"><net_src comp="108" pin="0"/><net_sink comp="297" pin=25"/></net>

<net id="391"><net_src comp="94" pin="0"/><net_sink comp="297" pin=26"/></net>

<net id="392"><net_src comp="110" pin="0"/><net_sink comp="297" pin=27"/></net>

<net id="393"><net_src comp="112" pin="0"/><net_sink comp="297" pin=28"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="297" pin=29"/></net>

<net id="395"><net_src comp="114" pin="0"/><net_sink comp="297" pin=30"/></net>

<net id="396"><net_src comp="116" pin="0"/><net_sink comp="297" pin=31"/></net>

<net id="397"><net_src comp="118" pin="0"/><net_sink comp="297" pin=32"/></net>

<net id="398"><net_src comp="120" pin="0"/><net_sink comp="297" pin=33"/></net>

<net id="399"><net_src comp="122" pin="0"/><net_sink comp="297" pin=34"/></net>

<net id="400"><net_src comp="82" pin="0"/><net_sink comp="297" pin=35"/></net>

<net id="401"><net_src comp="124" pin="0"/><net_sink comp="297" pin=36"/></net>

<net id="402"><net_src comp="126" pin="0"/><net_sink comp="297" pin=37"/></net>

<net id="403"><net_src comp="128" pin="0"/><net_sink comp="297" pin=38"/></net>

<net id="404"><net_src comp="94" pin="0"/><net_sink comp="297" pin=39"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="297" pin=40"/></net>

<net id="406"><net_src comp="68" pin="0"/><net_sink comp="297" pin=41"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="297" pin=42"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="297" pin=43"/></net>

<net id="409"><net_src comp="68" pin="0"/><net_sink comp="297" pin=44"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="297" pin=45"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="297" pin=46"/></net>

<net id="412"><net_src comp="68" pin="0"/><net_sink comp="297" pin=47"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="297" pin=48"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="297" pin=49"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="297" pin=50"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="297" pin=51"/></net>

<net id="417"><net_src comp="68" pin="0"/><net_sink comp="297" pin=52"/></net>

<net id="418"><net_src comp="68" pin="0"/><net_sink comp="297" pin=53"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="297" pin=54"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="297" pin=55"/></net>

<net id="421"><net_src comp="68" pin="0"/><net_sink comp="297" pin=56"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="297" pin=57"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="297" pin=58"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="297" pin=59"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="297" pin=60"/></net>

<net id="426"><net_src comp="68" pin="0"/><net_sink comp="297" pin=61"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="297" pin=62"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="297" pin=63"/></net>

<net id="429"><net_src comp="68" pin="0"/><net_sink comp="297" pin=64"/></net>

<net id="430"><net_src comp="239" pin="4"/><net_sink comp="297" pin=65"/></net>

<net id="431"><net_src comp="297" pin="66"/><net_sink comp="201" pin=1"/></net>

<net id="435"><net_src comp="250" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="250" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="136" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="250" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="140" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="182" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="261" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="44" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="261" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="146" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="261" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="148" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="485"><net_src comp="257" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="490"><net_src comp="214" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="150" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="152" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="510"><net_src comp="154" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="491" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="156" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="152" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="519"><net_src comp="150" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="491" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="158" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="491" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="496" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="160" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="491" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="162" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="164" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="547"><net_src comp="166" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="532" pin="4"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="526" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="42" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="514" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="572"><net_src comp="562" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="201" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="574" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="585"><net_src comp="273" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="44" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="273" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="50" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="273" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="604"><net_src comp="286" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="609"><net_src comp="432" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="617"><net_src comp="442" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="622"><net_src comp="448" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="630"><net_src comp="458" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="635"><net_src comp="207" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="640"><net_src comp="220" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="645"><net_src comp="504" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="650"><net_src comp="556" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="658"><net_src comp="587" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="663"><net_src comp="227" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {8 }
	Port: weights27_m_weights_s | {}
 - Input state : 
	Port: FCMac : in_V_V | {3 }
	Port: FCMac : weights27_m_weights_s | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ne_1 : 1
		StgValue_17 : 2
		tmp_9 : 1
		temp_bias_V : 1
		macRegisters_0_V_ad : 2
		StgValue_24 : 3
		empty_17 : 1
	State 3
		sy_cast : 1
		tmp_s : 1
		sy_1 : 1
		StgValue_33 : 2
	State 4
		tmp_2 : 1
		ne_3 : 1
		StgValue_44 : 2
		tmp_5 : 1
		tmp_6 : 2
		tmp_7 : 3
		weights27_m_weights_1 : 4
		temp_weight_V : 5
	State 5
		macRegisters_0_V_ad_1 : 1
		p_Val2_3 : 2
		OP2_V_cast_cast : 1
		p_Val2_s : 2
		tmp_16 : 3
		tmp_15 : 3
		qbit : 3
		tmp_21 : 3
		tmp_17 : 4
		tmp_18 : 3
		tmp_19 : 4
		tmp_11 : 5
		qb_assign_1 : 6
	State 6
		tmp1 : 1
		p_Val2_6 : 2
		StgValue_77 : 3
		empty_20 : 1
		empty_21 : 1
	State 7
		tmp_1 : 1
		ne_2 : 1
		StgValue_85 : 2
		tmp_3 : 1
		macRegisters_0_V_ad_2 : 2
		tmp_V : 3
	State 8
		StgValue_92 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    mux   |    temp_bias_V_fu_297    |    0    |    0    |   273   |
|----------|--------------------------|---------|---------|---------|
|          |        ne_1_fu_286       |    0    |    0    |    15   |
|          |        sy_1_fu_442       |    0    |    0    |    16   |
|          |        ne_3_fu_458       |    0    |    0    |    15   |
|    add   |       tmp_6_fu_472       |    0    |    0    |    21   |
|          |        tmp1_fu_568       |    0    |    0    |    8    |
|          |      p_Val2_6_fu_574     |    0    |    0    |    8    |
|          |        ne_2_fu_587       |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_280        |    0    |    0    |    11   |
|          |       tmp_s_fu_436       |    0    |    0    |    13   |
|   icmp   |       tmp_2_fu_452       |    0    |    0    |    11   |
|          |       tmp_11_fu_550      |    0    |    0    |    11   |
|          |       tmp_1_fu_581       |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|    mul   |      p_Val2_s_fu_491     |    0    |    0    |    41   |
|----------|--------------------------|---------|---------|---------|
|    or    |       tmp_17_fu_526      |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |    qb_assign_1_fu_556    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |    tmp_V_3_read_fu_182   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | StgValue_92_write_fu_188 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_9_fu_292       |    0    |    0    |    0    |
|          |      sy_cast_fu_432      |    0    |    0    |    0    |
|   zext   |       tmp_7_fu_477       |    0    |    0    |    0    |
|          |       tmp_4_fu_482       |    0    |    0    |    0    |
|          |       tmp_14_fu_565      |    0    |    0    |    0    |
|          |       tmp_3_fu_593       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  OP1_V_cast_cast_fu_448  |    0    |    0    |    0    |
|   sext   |  OP2_V_cast_cast_fu_487  |    0    |    0    |    0    |
|          |      p_Val2_2_fu_562     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_5_fu_464       |    0    |    0    |    0    |
|          |       tmp_19_fu_542      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_16_fu_496      |    0    |    0    |    0    |
|          |        qbit_fu_514       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|       tmp_15_fu_504      |    0    |    0    |    0    |
|          |       tmp_18_fu_532      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_21_fu_522      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   473   |
|----------|--------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|macRegisters_0_V|    0   |   16   |    5   |
+----------------+--------+--------+--------+
|      Total     |    0   |   16   |    5   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   OP1_V_cast_cast_reg_619   |   14   |
|macRegisters_0_V_ad_1_reg_637|    6   |
|macRegisters_0_V_ad_2_reg_660|    6   |
|         ne4_reg_257         |    6   |
|         ne6_reg_269         |    6   |
|         ne_1_reg_601        |    6   |
|         ne_2_reg_655        |    6   |
|         ne_3_reg_627        |    6   |
|          ne_reg_235         |    6   |
|     qb_assign_1_reg_647     |    1   |
|         sy_1_reg_614        |    9   |
|       sy_cast_reg_606       |   14   |
|          sy_reg_246         |    9   |
|        tmp_15_reg_642       |    7   |
|weights27_m_weights_1_reg_632|   14   |
+-----------------------------+--------+
|            Total            |   116  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_201 |  p0  |   5  |   6  |   30   ||    27   |
| grp_access_fu_201 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_214 |  p0  |   2  |  14  |   28   ||    9    |
|    ne4_reg_257    |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   86   || 5.50175 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |   473  |
|   Memory  |    0   |    -   |    -   |   16   |    5   |
|Multiplexer|    -   |    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |    -   |   116  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |    5   |   132  |   532  |
+-----------+--------+--------+--------+--------+--------+
