Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: AAU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AAU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AAU"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : AAU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/arith_unit/n_bit_register.vhd" in Library work.
Architecture behavioral of Entity n_bit_register is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/packet_control/timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/edge_detector.vhd" in Library work.
Architecture behavioral of Entity edge_detector is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/ser.vhd" in Library work.
Architecture behavioral of Entity ser is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/deser.vhd" in Library work.
Architecture behavioral of Entity deser is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/DDF.vhd" in Library work.
Architecture behavioral of Entity ddf is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/FDAC.vhd" in Library work.
Architecture behavioral of Entity fdac is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/SPI.vhd" in Library work.
Architecture behavioral of Entity spi is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/packet_control/packet_control.vhd" in Library work.
Architecture behavioral of Entity packet_control is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/arith_unit/arith_unit.vhd" in Library work.
Architecture behavioral of Entity arith_unit is up to date.
Compiling vhdl file "Z:/home/jakub/Plocha/NDI/Projekt/src/AAU.vhd" in Library work.
Architecture behavioral of Entity aau is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <AAU> in library <work> (architecture <behavioral>) with generics.
	g_CLK_PERIOD_NS = 20
	g_DATA_SIZE = 16

Analyzing hierarchy for entity <SPI> in library <work> (architecture <Behavioral>) with generics.
	g_DATA_SIZE = 16

Analyzing hierarchy for entity <packet_control> in library <work> (architecture <Behavioral>) with generics.
	g_CLK_PERIOD_NS = 20
	g_DATA_SIZE = 16

Analyzing hierarchy for entity <arith_unit> in library <work> (architecture <Behavioral>) with generics.
	g_DATA_SIZE = 16

Analyzing hierarchy for entity <edge_detector> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ser> in library <work> (architecture <Behavioral>) with generics.
	g_DATA_SIZE = 16

Analyzing hierarchy for entity <deser> in library <work> (architecture <Behavioral>) with generics.
	g_DATA_SIZE = 16

Analyzing hierarchy for entity <DDF> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FDAC> in library <work> (architecture <Behavioral>) with generics.
	g_DATA_SIZE = 16

Analyzing hierarchy for entity <Timer> in library <work> (architecture <Behavioral>) with generics.
	g_CLK_PERIOD_NS = 20
	g_COUNT_TO_MS = 1

Analyzing hierarchy for entity <n_bit_register> in library <work> (architecture <Behavioral>) with generics.
	g_DATA_SIZE = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <AAU> in library <work> (Architecture <behavioral>).
	g_CLK_PERIOD_NS = 20
	g_DATA_SIZE = 16
Entity <AAU> analyzed. Unit <AAU> generated.

Analyzing generic Entity <SPI> in library <work> (Architecture <Behavioral>).
	g_DATA_SIZE = 16
Entity <SPI> analyzed. Unit <SPI> generated.

Analyzing Entity <edge_detector> in library <work> (Architecture <Behavioral>).
Entity <edge_detector> analyzed. Unit <edge_detector> generated.

Analyzing generic Entity <ser> in library <work> (Architecture <Behavioral>).
	g_DATA_SIZE = 16
Entity <ser> analyzed. Unit <ser> generated.

Analyzing generic Entity <deser> in library <work> (Architecture <Behavioral>).
	g_DATA_SIZE = 16
Entity <deser> analyzed. Unit <deser> generated.

Analyzing Entity <DDF> in library <work> (Architecture <Behavioral>).
Entity <DDF> analyzed. Unit <DDF> generated.

Analyzing generic Entity <FDAC> in library <work> (Architecture <Behavioral>).
	g_DATA_SIZE = 16
Entity <FDAC> analyzed. Unit <FDAC> generated.

Analyzing generic Entity <packet_control> in library <work> (Architecture <Behavioral>).
	g_CLK_PERIOD_NS = 20
	g_DATA_SIZE = 16
Entity <packet_control> analyzed. Unit <packet_control> generated.

Analyzing generic Entity <Timer> in library <work> (Architecture <Behavioral>).
	g_CLK_PERIOD_NS = 20
	g_COUNT_TO_MS = 1
Entity <Timer> analyzed. Unit <Timer> generated.

Analyzing generic Entity <arith_unit> in library <work> (Architecture <Behavioral>).
	g_DATA_SIZE = 16
Entity <arith_unit> analyzed. Unit <arith_unit> generated.

Analyzing generic Entity <n_bit_register> in library <work> (Architecture <Behavioral>).
	g_DATA_SIZE = 16
Entity <n_bit_register> analyzed. Unit <n_bit_register> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <edge_detector>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/edge_detector.vhd".
    Found 1-bit register for signal <reg_s>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector> synthesized.


Synthesizing Unit <ser>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/ser.vhd".
    Found 17-bit register for signal <reg_q>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <ser> synthesized.


Synthesizing Unit <deser>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/deser.vhd".
    Found 16-bit register for signal <reg_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <deser> synthesized.


Synthesizing Unit <DDF>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/DDF.vhd".
    Found 1-bit register for signal <reg_q1>.
    Found 1-bit register for signal <reg_q2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DDF> synthesized.


Synthesizing Unit <FDAC>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/FDAC.vhd".
    Found 5-bit up counter for signal <cnt_q>.
    Summary:
	inferred   1 Counter(s).
Unit <FDAC> synthesized.


Synthesizing Unit <Timer>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/packet_control/timer.vhd".
    Found 1-bit register for signal <flag>.
    Found 17-bit up counter for signal <cnt_q>.
    Found 17-bit comparator less for signal <flag$cmp_lt0000> created at line 30.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Timer> synthesized.


Synthesizing Unit <n_bit_register>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/arith_unit/n_bit_register.vhd".
    Found 16-bit register for signal <reg_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <n_bit_register> synthesized.


Synthesizing Unit <SPI>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/SPI/SPI.vhd".
Unit <SPI> synthesized.


Synthesizing Unit <packet_control>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/packet_control/packet_control.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | await_fr1                                      |
    | Power Up State     | await_fr1                                      |
    | Recovery State     | await_fr1                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <packet_control> synthesized.


Synthesizing Unit <arith_unit>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/arith_unit/arith_unit.vhd".
WARNING:Xst:646 - Signal <sig_mul_res<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_add_res<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit adder for signal <sig_add_res>.
    Found 16x16-bit multiplier for signal <sig_mul_res>.
    Found 9-bit comparator greater for signal <sig_mul_res_reg_d$cmp_gt0000> created at line 120.
    Found 1-bit xor2 for signal <sig_mul_res_reg_d$xor0000> created at line 120.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <arith_unit> synthesized.


Synthesizing Unit <AAU>.
    Related source file is "Z:/home/jakub/Plocha/NDI/Projekt/src/AAU.vhd".
Unit <AAU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Counters                                             : 2
 17-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 9
 16-bit register                                       : 5
 17-bit register                                       : 1
# Comparators                                          : 2
 17-bit comparator less                                : 1
 9-bit comparator greater                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Packet_control/current_state/FSM> on signal <current_state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 await_fr1     | 00
 receiving_fr1 | 01
 await_fr2     | 10
 receiving_fr2 | 11
---------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 2
 17-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 2
 17-bit comparator less                                : 1
 9-bit comparator greater                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <AAU> ...

Optimizing unit <ser> ...

Optimizing unit <deser> ...

Optimizing unit <n_bit_register> ...

Optimizing unit <SPI> ...

Optimizing unit <packet_control> ...

Optimizing unit <arith_unit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AAU, actual ratio is 5.
FlipFlop Arith_unit/Data_fr1_reg/reg_q_15 has been replicated 1 time(s)
FlipFlop Arith_unit/Data_fr2_reg/reg_q_15 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <AAU> :
	Found 2-bit shift register for signal <SPI/CS_b_DDF/reg_q2>.
	Found 2-bit shift register for signal <SPI/SCLK_DDF/reg_q2>.
	Found 2-bit shift register for signal <SPI/MOSI_DDF/reg_q2>.
Unit <AAU> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 126
 Flip-Flops                                            : 126
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : AAU.ngr
Top Level Output File Name         : AAU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 212
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 18
#      LUT2                        : 24
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 21
#      LUT3_L                      : 16
#      LUT4                        : 48
#      LUT4_D                      : 1
#      MUXCY                       : 39
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 129
#      FD                          : 5
#      FDR                         : 18
#      FDRE                        : 104
#      FDRSE                       : 1
#      FDSE                        : 1
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 4
#      OBUF                        : 1
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       99  out of   1920     5%  
 Number of Slice Flip Flops:            129  out of   3840     3%  
 Number of 4 input LUTs:                138  out of   3840     3%  
    Number used as logic:               135
    Number used as Shift registers:       3
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    173     3%  
 Number of MULT18X18s:                    1  out of     12     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 132   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.952ns (Maximum Frequency: 100.480MHz)
   Minimum input arrival time before clock: 6.035ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.952ns (frequency: 100.480MHz)
  Total number of paths / destination ports: 16430 / 307
-------------------------------------------------------------------------
Delay:               9.952ns (Levels of Logic = 4)
  Source:            Arith_unit/Data_fr1_reg/reg_q_15_1 (FF)
  Destination:       Arith_unit/Data_mul_res_reg/reg_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Arith_unit/Data_fr1_reg/reg_q_15_1 to Arith_unit/Data_mul_res_reg/reg_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.626   0.771  Arith_unit/Data_fr1_reg/reg_q_15_1 (Arith_unit/Data_fr1_reg/reg_q_15_1)
     MULT18X18:A17->P29    3   4.098   1.066  Arith_unit/Mmult_sig_mul_res (Arith_unit/sig_mul_res<29>)
     LUT3:I0->O            1   0.479   0.704  Arith_unit/sig_mul_res_reg_d_and000132 (Arith_unit/sig_mul_res_reg_d_and000132)
     LUT4:I3->O           16   0.479   1.074  Arith_unit/sig_mul_res_reg_d_and000182 (Arith_unit/sig_mul_res_reg_d_and000182)
     LUT4:I3->O            1   0.479   0.000  Arith_unit/sig_mul_res_reg_d<9>1 (Arith_unit/sig_mul_res_reg_d<9>)
     FDRE:D                    0.176          Arith_unit/Data_mul_res_reg/reg_q_9
    ----------------------------------------
    Total                      9.952ns (6.337ns logic, 3.615ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 170 / 104
-------------------------------------------------------------------------
Offset:              6.035ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Arith_unit/Data_fr1_reg/reg_q_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to Arith_unit/Data_fr1_reg/reg_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.715   1.894  rst_IBUF (rst_IBUF)
     LUT3:I0->O            1   0.479   0.000  sig_arith_rst2 (sig_arith_rst2)
     MUXF5:I0->O          66   0.314   1.741  sig_arith_rst_f5 (sig_arith_rst)
     FDRE:R                    0.892          Arith_unit/Data_mul_res_reg/reg_q_0
    ----------------------------------------
    Total                      6.035ns (2.400ns logic, 3.635ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            SPI/Serializer/reg_q_0 (FF)
  Destination:       MISO (PAD)
  Source Clock:      clk rising

  Data Path: SPI/Serializer/reg_q_0 to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.626   0.681  SPI/Serializer/reg_q_0 (SPI/Serializer/reg_q_0)
     OBUF:I->O                 4.909          MISO_OBUF (MISO)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.14 secs
 
--> 

Total memory usage is 123756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

