// Seed: 3600415340
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3
);
  assign id_5[1'b0] = id_3;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6,
    output tri0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input wor id_10
);
  wire id_12;
  assign id_7 = id_0 == id_9;
  wire id_13;
  always @(posedge 1'd0) begin
    id_5 = id_8;
  end
  module_0(
      id_0, id_10, id_8, id_3
  );
endmodule
