module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);

    reg [7:0] prev;
    reg [7:0] pedge_reg;
    
    always @(posedge clk) begin
        // Detect transitions from 0 to 1 using the previous state and then register it
        pedge_reg <= (~prev) & in;
        prev <= in;
    end
    
    assign pedge = pedge_reg;

endmodule