`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz 时钟输入
    input wire clk_11M0592,       //11.0592MHz 时钟输入

    input wire clock_btn,         //BTN5手动时钟按钮�???关，带消抖电路，按下时为1
    input wire reset_btn,         //BTN6手动复位按钮�???关，带消抖电路，按下时为1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4，按钮开关，按下时为1
    input  wire[31:0] dip_sw,     //32位拨码开关，拨到“ON”时�???1
    output wire[15:0] leds,       //16位LED，输出时1点亮
    output wire[7:0]  dpy0,       //数码管低位信号，包括小数点，输出1点亮
    output wire[7:0]  dpy1,       //数码管高位信号，包括小数点，输出1点亮

    //CPLD串口控制器信�???
    output wire uart_rdn,         //读串口信号，低有�???
    output wire uart_wrn,         //写串口信号，低有�???
    input wire uart_dataready,    //串口数据准备�???
    input wire uart_tbre,         //发�?�数据标�???
    input wire uart_tsre,         //数据发�?�完毕标�???

    //BaseRAM信号
    inout wire[31:0] base_ram_data,  //BaseRAM数据，低8位与CPLD串口控制器共�???
    output wire[19:0] base_ram_addr, //BaseRAM地址
    output wire[3:0] base_ram_be_n,  //BaseRAM字节使能，低有效。如果不使用字节使能，请保持�???0
    output wire base_ram_ce_n,       //BaseRAM片�?�，低有�???
    output wire base_ram_oe_n,       //BaseRAM读使能，低有�???
    output wire base_ram_we_n,       //BaseRAM写使能，低有�???

    //ExtRAM信号
    inout wire[31:0] ext_ram_data,  //ExtRAM数据
    output wire[19:0] ext_ram_addr, //ExtRAM地址
    output wire[3:0] ext_ram_be_n,  //ExtRAM字节使能，低有效。如果不使用字节使能，请保持�???0
    output wire ext_ram_ce_n,       //ExtRAM片�?�，低有�???
    output wire ext_ram_oe_n,       //ExtRAM读使能，低有�???
    output wire ext_ram_we_n,       //ExtRAM写使能，低有�???

    //直连串口信号
    output wire txd,  //直连串口发�?�端
    input  wire rxd,  //直连串口接收�???

    //Flash存储器信号，参�?? JS28F640 芯片手册
    output wire [22:0]flash_a,      //Flash地址，a0仅在8bit模式有效�???16bit模式无意�???
    inout  wire [15:0]flash_d,      //Flash数据
    output wire flash_rp_n,         //Flash复位信号，低有效
    output wire flash_vpen,         //Flash写保护信号，低电平时不能擦除、烧�???
    output wire flash_ce_n,         //Flash片�?�信号，低有�???
    output wire flash_oe_n,         //Flash读使能信号，低有�???
    output wire flash_we_n,         //Flash写使能信号，低有�???
    output wire flash_byte_n,       //Flash 8bit模式选择，低有效。在使用flash�???16位模式时请设�???1

    //USB 控制器信号，参�?? SL811 芯片手册
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //网络控制器信号，参�?? DM9000A 芯片手册
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //图像输出信号
    output wire[2:0] video_red,    //红色像素�???3�???
    output wire[2:0] video_green,  //绿色像素�???3�???
    output wire[1:0] video_blue,   //蓝色像素�???2�???
    output wire video_hsync,       //行同步（水平同步）信�???
    output wire video_vsync,       //场同步（垂直同步）信�???
    output wire video_clk,         //像素时钟输出
    output wire video_de           //行数据有效信号，用于区分消隐�???
);
wire reg_clk;
wire[31:0] reg_data;
wire[31:0] reg_addr;
wire[31:0] reg_data_out;
wire reg_ce,reg_write,reg_read;
wire flash_finished;

//assign leds = reg_data_out[15:0];
//assign dpy0 = reg_data_out[23:16];
//assign dpy1 = reg_data_out[31:24];

assign reg_data[31:15] = 17'b0;
assign reg_addr[15:0] = dip_sw[15:0];
assign reg_addr[31:16] = 16'b0;
assign reg_data[14:0] = 15'b0;
assign reg_ce = 'b0;
assign reg_write = 'b0;
assign reg_read = 'b0;
assign reg_clk = (flash_finished) ? 'b0 : clk_50M;
assign dpy0[0] = flash_finished;
/*
test_memory test(
    .clk(clk_50M),
    .rst(reset_btn),
    .clk_out(reg_clk),
    .data(reg_data),
    .addr(reg_addr),
    .ram_ce_n(reg_ce),
    .mem_write(reg_write),
    .mem_read(reg_read),
    .ready(dpy0[4])
);*/
memory mem(
    .clk(reg_clk),
    .rst(reset_btn),
    .addr_in(reg_addr),
    .data_in(reg_data),
    .mem_read(reg_read),
    .mem_write(reg_write),
    .mem_ce_n(reg_ce),
    .data_out(reg_data_out),
    .sram_data(base_ram_data),
    .sram_addr(base_ram_addr),
    .sram_ce_n(base_ram_ce_n),
    .sram_oe_n(base_ram_oe_n),
    .sram_we_n(base_ram_we_n),
    .sram_be_n(base_ram_be_n),
   	.uart_dataready(uart_dataready),
	.uart_tbre(uart_tbre),
	.uart_tsre(uart_tsre),
	.uart_rdn(uart_rdn),
	.uart_wrn(uart_wrn),
    .ram_ready(dpy1[0]),
    .flash_finished(flash_finished),
    .flash_addr(flash_a),
    .flash_data(flash_d),
    .flash_byte(flash_byte_n),
    .flash_vpen(flash_rp_n),
    .flash_rp(flash_rp_n),
    .flash_ce(flash_ce_n),
    .flash_oe(flash_oe_n),
    .flash_we(flash_we_n)
);

endmodule
