Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 31 13:40:54 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |           15 |
| Yes          | No                    | No                     |              97 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                                      Enable Signal                                                                                      |                                     Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                                                                         | bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_1230 |                5 |              6 |         1.20 |
|  ap_clk      |                                                                                                                                                                                         | bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_NS_fsm11_out     |                6 |              8 |         1.33 |
|  ap_clk      |                                                                                                                                                                                         | ap_rst                                                                                  |                4 |             10 |         2.50 |
|  ap_clk      |                                                                                                                                                                                         |                                                                                         |                4 |             12 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/f_m_v_v_reg_134[63]_i_1_n_0                                                                                         | bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_NS_fsm11_out     |               10 |             24 |         2.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready                                                             | ap_rst                                                                                  |               16 |             32 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154/flow_control_loop_pipe_sequential_init_U/E[0] |                                                                                         |               16 |             32 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_state1                                                                                                    |                                                                                         |               26 |             65 |         2.50 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+


