<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_lab19_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/FPGA/logtel/lab19_axi/lab19_axi.runs/design_lab19_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_lab19_jtag_axi_0_0_synth_1" LaunchDir="C:/FPGA/logtel/lab19_axi/lab19_axi.runs/design_lab19_jtag_axi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_lab19_axi_smc_0_synth_1" LaunchDir="C:/FPGA/logtel/lab19_axi/lab19_axi.runs/design_lab19_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_lab19_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="C:/FPGA/logtel/lab19_axi/lab19_axi.runs/design_lab19_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_lab19_clk_wiz_0_synth_1" LaunchDir="C:/FPGA/logtel/lab19_axi/lab19_axi.runs/design_lab19_clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_lab19_rst_clk_wiz_100M_0_synth_1" LaunchDir="C:/FPGA/logtel/lab19_axi/lab19_axi.runs/design_lab19_rst_clk_wiz_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_lab19_system_ila_0_0_synth_1" LaunchDir="C:/FPGA/logtel/lab19_axi/lab19_axi.runs/design_lab19_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/FPGA/logtel/lab19_axi/lab19_axi.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_lab19_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_lab19_jtag_axi_0_0_synth_1"/>
		<Parent Id="design_lab19_axi_smc_0_synth_1"/>
		<Parent Id="design_lab19_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="design_lab19_clk_wiz_0_synth_1"/>
		<Parent Id="design_lab19_rst_clk_wiz_100M_0_synth_1"/>
		<Parent Id="design_lab19_system_ila_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/FPGA/logtel/lab19_axi/lab19_axi.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_lab19_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_lab19_jtag_axi_0_0_synth_1"/>
		<Parent Id="design_lab19_axi_smc_0_synth_1"/>
		<Parent Id="design_lab19_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="design_lab19_clk_wiz_0_synth_1"/>
		<Parent Id="design_lab19_rst_clk_wiz_100M_0_synth_1"/>
		<Parent Id="design_lab19_system_ila_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

