$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module tb_ALU $end
  $var wire 32 # OP_A [31:0] $end
  $var wire 32 $ OP_B [31:0] $end
  $var wire 4 % ALU_FUN [3:0] $end
  $scope module UUT $end
   $var wire 32 ( n [31:0] $end
   $var wire 32 # OP_A [31:0] $end
   $var wire 32 $ OP_B [31:0] $end
   $var wire 4 % ALU_FUN [3:0] $end
   $var wire 1 & ZERO $end
   $var wire 32 ' RESULT [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b0000 %
1&
b00000000000000000000000000000000 '
b00000000000000000000000000100000 (
#10000
#20000
b00010000000000000000000000000000 #
b00010000000000000000000000000000 $
0&
b00100000000000000000000000000000 '
#30000
b1000 %
1&
b00000000000000000000000000000000 '
#40000
b00010000000000001111111111111111 #
b0110 %
0&
b00010000000000001111111111111111 '
#50000
b0111 %
b00010000000000000000000000000000 '
#60000
b11110000111100001111000011110000 #
b11111111111111111111111111111111 $
b0100 %
1&
b00000000000000000000000000000000 '
#70000
b00000000000000000000000000000100 #
b00000000000000000000000000000010 $
b0101 %
0&
b00000000000000000000000000000001 '
#80000
b0001 %
b00000000000000000000000000010000 '
#90000
b00000000000000000000000000001111 #
b00000000000000000000000000000001 $
b1101 %
b00000000000000000000000000000111 '
#100000
b10000000000000000000000000000001 #
b10000000000000000000000000010000 $
b0010 %
b00000000000000000000000000000001 '
#110000
b00000000000000000000000000010001 #
b00000000000000000000000000010000 $
1&
b00000000000000000000000000000000 '
#120000
b00000000000000000000000000000001 #
b0011 %
0&
b00000000000000000000000000000001 '
#130000
b00000000000000000000000000010001 #
1&
b00000000000000000000000000000000 '
#140000
b11111111111111110000000000000000 #
b00000000000000001111111111111111 $
b1001 %
0&
b11111111111111110000000000000000 '
#150000
