/*
 *  CMSIS Pack Debug Access Sequence Log
 *  File        : C:\Users\ische\Desktop\STM32F4_Template\Src_template\Project\STM32F4_Sequences_0002.log
 *  Created     : 12:50:16 (11/06/2023)
 *  Device      : STM32F407ZG
 *  PDSC File   : C:\Users\ische\AppData\Local\Arm\Packs\Keil\STM32F4xx_DFP\2.17.0\Keil.STM32F4xx_DFP.pdsc
 *  Config File : C:\Users\ische\Desktop\STM32F4_Template\Src_template\Project\DebugConfig\STM32F4_STM32F407ZG.dbgconf
 *
 */

[12:50:16.008]  **********  Sequence "DebugDeviceUnlock"  (Context="Connect", Pname="", info="")
[12:50:16.008]  
[12:50:16.008]  <debugvars>
[12:50:16.013]    // Pre-defined
[12:50:16.013]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[12:50:16.013]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[12:50:16.013]    __dp=0x00000000
[12:50:16.013]    __ap=0x00000000
[12:50:16.013]    __traceout=0x00000000      (Trace Disabled)
[12:50:16.013]    __errorcontrol=0x00000000  (Skip Errors="False")
[12:50:16.013]    __FlashAddr=0x00000000
[12:50:16.013]    __FlashLen=0x00000000
[12:50:16.013]    __FlashArg=0x00000000
[12:50:16.013]    __FlashOp=0x00000000
[12:50:16.013]    __Result=0x00000000
[12:50:16.013]    
[12:50:16.013]    // User-defined
[12:50:16.013]    DbgMCU_CR=0x00000007
[12:50:16.013]    DbgMCU_APB1_Fz=0x00000000
[12:50:16.013]    DbgMCU_APB2_Fz=0x00000000
[12:50:16.013]    TraceClk_Pin=0x00040002
[12:50:16.013]    TraceD0_Pin=0x00040003
[12:50:16.013]    TraceD1_Pin=0x00040004
[12:50:16.013]    TraceD2_Pin=0x00040005
[12:50:16.013]    TraceD3_Pin=0x00040006
[12:50:16.013]  </debugvars>
[12:50:16.013]  
[12:50:16.013]  <sequence name="DebugDeviceUnlock" Pname="" disable="false" info="">
[12:50:16.013]    <block atomic="false" info="">
[12:50:16.013]      Sequence("CheckID");
[12:50:16.013]        <sequence name="CheckID" Pname="" disable="false" info="">
[12:50:16.013]          <block atomic="false" info="">
[12:50:16.013]            __var pidr1 = 0;
[12:50:16.013]              // -> [pidr1 <= 0x00000000]
[12:50:16.013]            __var pidr2 = 0;
[12:50:16.013]              // -> [pidr2 <= 0x00000000]
[12:50:16.013]            __var jep106id = 0;
[12:50:16.013]              // -> [jep106id <= 0x00000000]
[12:50:16.013]            __var ROMTableBase = 0;
[12:50:16.013]              // -> [ROMTableBase <= 0x00000000]
[12:50:16.013]            __ap = 0;      // AHB-AP
[12:50:16.013]              // -> [__ap <= 0x00000000]
[12:50:16.013]            ROMTableBase = ReadAP(0xF8) & ~0x3;
[12:50:16.018]              // -> [ReadAP(0x000000F8) => 0xE00FF003]   (__dp=0x00000000, __ap=0x00000000)
[12:50:16.018]              // -> [ROMTableBase <= 0xE00FF000]
[12:50:16.018]            pidr1 = Read32(ROMTableBase + 0x0FE4);
[12:50:16.028]              // -> [Read32(0xE00FFFE4) => 0x00000004]   (__dp=0x00000000, __ap=0x00000000)
[12:50:16.028]              // -> [pidr1 <= 0x00000004]
[12:50:16.028]            pidr2 = Read32(ROMTableBase + 0x0FE8);
[12:50:16.028]              // -> [Read32(0xE00FFFE8) => 0x0000000A]   (__dp=0x00000000, __ap=0x00000000)
[12:50:16.028]              // -> [pidr2 <= 0x0000000A]
[12:50:16.028]            jep106id = ((pidr2 & 0x7) << 4 ) | ((pidr1 >> 4) & 0xF);
[12:50:16.028]              // -> [jep106id <= 0x00000020]
[12:50:16.028]          </block>
[12:50:16.028]          <control if="jep106id != 0x20" while="" timeout="0" info="">
[12:50:16.028]            // if-block "jep106id != 0x20"
[12:50:16.028]              // =>  FALSE
[12:50:16.028]            // skip if-block "jep106id != 0x20"
[12:50:16.028]          </control>
[12:50:16.028]        </sequence>
[12:50:16.028]    </block>
[12:50:16.028]  </sequence>
[12:50:16.038]  
[12:50:16.169]  **********  Sequence "DebugCoreStart"  (Context="Target Access", Pname="", info="")
[12:50:16.169]  
[12:50:16.169]  <debugvars>
[12:50:16.169]    // Pre-defined
[12:50:16.169]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[12:50:16.169]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[12:50:16.169]    __dp=0x00000000
[12:50:16.169]    __ap=0x00000000
[12:50:16.169]    __traceout=0x00000000      (Trace Disabled)
[12:50:16.169]    __errorcontrol=0x00000000  (Skip Errors="False")
[12:50:16.169]    __FlashAddr=0x00000000
[12:50:16.169]    __FlashLen=0x00000000
[12:50:16.169]    __FlashArg=0x00000000
[12:50:16.169]    __FlashOp=0x00000000
[12:50:16.169]    __Result=0x00000000
[12:50:16.169]    
[12:50:16.169]    // User-defined
[12:50:16.169]    DbgMCU_CR=0x00000007
[12:50:16.169]    DbgMCU_APB1_Fz=0x00000000
[12:50:16.169]    DbgMCU_APB2_Fz=0x00000000
[12:50:16.169]    TraceClk_Pin=0x00040002
[12:50:16.169]    TraceD0_Pin=0x00040003
[12:50:16.169]    TraceD1_Pin=0x00040004
[12:50:16.169]    TraceD2_Pin=0x00040005
[12:50:16.169]    TraceD3_Pin=0x00040006
[12:50:16.169]  </debugvars>
[12:50:16.169]  
[12:50:16.169]  <sequence name="DebugCoreStart" Pname="" disable="false" info="">
[12:50:16.169]    <block atomic="false" info="">
[12:50:16.169]      Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR
[12:50:16.178]        // -> [Write32(0xE000EDF0, 0xA05F0001)]   (__dp=0x00000000, __ap=0x00000000)
[12:50:16.178]      Write32(0xE0042004, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
[12:50:16.189]        // -> [Write32(0xE0042004, 0x00000007)]   (__dp=0x00000000, __ap=0x00000000)
[12:50:16.189]      Write32(0xE0042008, DbgMCU_APB1_Fz);                                    // DBGMCU_APB1_FZ: Configure APB1 Peripheral Freeze Behavior
[12:50:16.189]        // -> [Write32(0xE0042008, 0x00000000)]   (__dp=0x00000000, __ap=0x00000000)
[12:50:16.189]      Write32(0xE004200C, DbgMCU_APB2_Fz);                                    // DBGMCU_APB1_FZ: Configure APB2 Peripheral Freeze Behavior
[12:50:16.199]        // -> [Write32(0xE004200C, 0x00000000)]   (__dp=0x00000000, __ap=0x00000000)
[12:50:16.199]    </block>
[12:50:16.199]  </sequence>
[12:50:16.199]  
