// Seed: 97864766
module module_0 ();
  assign id_1 = 1;
  supply1 id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_3 or posedge 1)
    if (1)
      if (1'b0) begin
        id_5 <= 1;
      end else if (1) begin
        disable id_8;
      end
  xnor (id_1, id_2, id_3, id_6);
  module_0();
endmodule
