# VerilogProjects
Repository for Verilog Projects
This is repository for simple test Verilog designs.
Each module contains compile.txt file, which should be given to IcarusVerilog compiler.
Each testbench dumps values into the .vcd file(GTKWave or other VCD viewer to view it).
