/**
 *
 * @file SCB_Enum.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 19 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 19 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_ENUM_H_
#define XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_ENUM_H_

#include <xUtils/Standard/Standard.h>

typedef enum
{
    SCB_enOK=0U,
    SCB_enERROR=1U,
}SCB_nSTATUS;

typedef enum
{
    SCB_enPRIGROUP_XXX =0U,
    SCB_enPRIGROUP_XXY =1U,
    SCB_enPRIGROUP_XYY =2U,
    SCB_enPRIGROUP_YYY =3U,
    SCB_enPRIGROUP_MAX =3U,
    SCB_enPRIGROUP_ERROR =0xFFFFFFFFU,
}SCB_nPRIGROUP;

typedef enum
{
    SCB_enNOPENDING=0U,
    SCB_enPENDING=1U,
}SCB_nPENDSTATE;

typedef enum
{
    SCB_enUCFSR_UNDEFINSTR=0x0001U,
    SCB_enUCFSR_INVSTATE=0x0002U,
    SCB_enUCFSR_INVPC=0x0004U,
    SCB_enUCFSR_NOCP=0x0008U,
    SCB_enUCFSR_UNALIGNED=0x0100U,
    SCB_enUCFSR_DIVBYZERO=0x0200U,
}SCB_nUCFSR;

typedef enum
{
    SCB_enBCFSR_BFARVALID=0x80U,
    SCB_enBCFSR_LSPERR=0x20U,
    SCB_enBCFSR_STKERR=0x10U,
    SCB_enBCFSR_UNSTKERR=0x08U,
    SCB_enBCFSR_IMPRECISERR=0x04U,
    SCB_enBCFSR_PRECISERR=0x02U,
    SCB_enBCFSR_IBUSERR=0x01U,
}SCB_nBCFSR;

typedef enum
{
    SCB_enMCFSR_MMARVALID=0x80U,
    SCB_enMCFSR_MLSPERR=0x20U,
    SCB_enMCFSR_MSTKERR=0x10U,
    SCB_enMCFSR_MUNSTKERR=0x08U,
    SCB_enMCFSR_DACCVIOL=0x02U,
    SCB_enMCFSR_IACCVIOL=0x01U,
}SCB_nMCFSR;

typedef enum
{
    SCB_enSHPR0 =0U,
    SCB_enSHPR1 =1U,
    SCB_enSHPR2 =2U,
    SCB_enSHPR3 =3U,
    SCB_enSHPR4 =4U,
    SCB_enSHPR5 =5U,
    SCB_enSHPR6 =6U,
    SCB_enSHPR7 =7U,
}SCB_nSHPR;

typedef enum
{
    SCB_enALIGN_4BYTE =0U,
    SCB_enALIGN_8BYTE =1U,
    SCB_enALIGN_ERROR =0xFFFFFFFFU,
}SCB_nAlignment;

typedef enum
{
    SCB_enWAKEUP_ONLY =0U,
    SCB_enWAKEUP_ALL   =1U,
    SCB_enWAKEUP_ERROR   =0xFFFFFFFFU,
}SCB_nWAKEUPSOURCE;

typedef enum
{
    SCB_enSLEEPONEXIT_NOSLEEP =0U,
    SCB_enSLEEPONEXIT_SLEEP   =1U,
    SCB_enSLEEPONEXIT_ERROR   =0xFFFFFFFFU,
}SCB_nSLEEPONEXIT;

typedef enum
{
    SCB_enSleepDeep_Sleep=0U,
    SCB_enSleepDeep_DeepSleep=1U,
    SCB_enSleepDeep_ERROR=0xFFFFFFFFU,
}SCB_nSleepDeep;

typedef enum
{
 SCB_enVECISR_THREAD      =((uint32_t)0x00000000U),
 SCB_enVECISR_RESET      =((uint32_t)0x00000001U),
 SCB_enVECISR_NMI        =((uint32_t)0x00000002U),
 SCB_enVECISR_HARDFAULT  =((uint32_t)0x00000003U),
 SCB_enVECISR_MEMMANAGE  =((uint32_t)0x00000004U),
 SCB_enVECISR_BUSFAULT   =((uint32_t)0x00000005U),
 SCB_enVECISR_USAGEFAULT =((uint32_t)0x00000006U),
 SCB_enVECISR_RES7       =((uint32_t)0x00000007U),
 SCB_enVECISR_RES8       =((uint32_t)0x00000008U),
 SCB_enVECISR_RES9       =((uint32_t)0x00000009U),
 SCB_enVECISR_RES10      =((uint32_t)0x0000000AU),
 SCB_enVECISR_SVCALL     =((uint32_t)0x0000000BU),
 SCB_enVECISR_DEBUGMON   =((uint32_t)0x0000000CU),
 SCB_enVECISR_RES13      =((uint32_t)0x0000000DU),
 SCB_enVECISR_PENDSV     =((uint32_t)0x0000000EU),
 SCB_enVECISR_SYSTICK    =((uint32_t)0x0000000FU),
 SCB_enVECISR_GPIOA      =((uint32_t)0x00000010U),
 SCB_enVECISR_GPIOB      =((uint32_t)0x00000011U),
 SCB_enVECISR_GPIOC      =((uint32_t)0x00000012U),
 SCB_enVECISR_GPIOD      =((uint32_t)0x00000013U),
 SCB_enVECISR_GPIOE      =((uint32_t)0x00000014U),
 SCB_enVECISR_UART0      =((uint32_t)0x00000015U),
 SCB_enVECISR_UART1      =((uint32_t)0x00000016U),
 SCB_enVECISR_SSI0       =((uint32_t)0x00000017U),
 SCB_enVECISR_I2C0       =((uint32_t)0x00000018U),
 SCB_enVECISR_PWM0FAULT   =((uint32_t)0x00000019U),
 SCB_enVECISR_PWM0GEN0    =((uint32_t)0x0000001AU),
 SCB_enVECISR_PWM0GEN1    =((uint32_t)0x0000001BU),
 SCB_enVECISR_PWM0GEN2    =((uint32_t)0x0000001CU),
 SCB_enVECISR_QEI0       =((uint32_t)0x0000001DU),
 SCB_enVECISR_ADC0SEQ0   =((uint32_t)0x0000001EU),
 SCB_enVECISR_ADC0SEQ1   =((uint32_t)0x0000001FU),
 SCB_enVECISR_ADC0SEQ2   =((uint32_t)0x00000020U),
 SCB_enVECISR_ADC0SEQ3   =((uint32_t)0x00000021U),
 SCB_enVECISR_WDT01      =((uint32_t)0x00000022U),
 SCB_enVECISR_TIMER0A    =((uint32_t)0x00000023U),
 SCB_enVECISR_TIMER0B    =((uint32_t)0x00000024U),
 SCB_enVECISR_TIMER1A    =((uint32_t)0x00000025U),
 SCB_enVECISR_TIMER1B    =((uint32_t)0x00000026U),
 SCB_enVECISR_TIMER2A    =((uint32_t)0x00000027U),
 SCB_enVECISR_TIMER2B    =((uint32_t)0x00000028U),
 SCB_enVECISR_ACOMP0     =((uint32_t)0x00000029U),
 SCB_enVECISR_ACOMP1     =((uint32_t)0x0000002AU),
 SCB_enVECISR_RES43      =((uint32_t)0x0000002BU),
 SCB_enVECISR_SYSCTL     =((uint32_t)0x0000002CU),
 SCB_enVECISR_FLASH      =((uint32_t)0x0000002DU),
 SCB_enVECISR_GPIOF      =((uint32_t)0x0000002EU),
 SCB_enVECISR_RES47      =((uint32_t)0x0000002FU),
 SCB_enVECISR_RES48      =((uint32_t)0x00000030U),
 SCB_enVECISR_UART2      =((uint32_t)0x00000031U),
 SCB_enVECISR_SSI1       =((uint32_t)0x00000032U),
 SCB_enVECISR_TIMER3A    =((uint32_t)0x00000033U),
 SCB_enVECISR_TIMER3B    =((uint32_t)0x00000034U),
 SCB_enVECISR_I2C1       =((uint32_t)0x00000035U),
 SCB_enVECISR_QEI1       =((uint32_t)0x00000036U),
 SCB_enVECISR_CAN0       =((uint32_t)0x00000037U),
 SCB_enVECISR_CAN1       =((uint32_t)0x00000038U),
 SCB_enVECISR_RES57      =((uint32_t)0x00000039U),
 SCB_enVECISR_RES58      =((uint32_t)0x0000003AU),
 SCB_enVECISR_HIB        =((uint32_t)0x0000003BU),
 SCB_enVECISR_USB        =((uint32_t)0x0000003CU),
 SCB_enVECISR_PWM0GEN3   =((uint32_t)0x0000003DU),
 SCB_enVECISR_UDMASOFT   =((uint32_t)0x0000003EU),
 SCB_enVECISR_UDMAERROR  =((uint32_t)0x0000003FU),
 SCB_enVECISR_ADC1SEQ0   =((uint32_t)0x00000040U),
 SCB_enVECISR_ADC1SEQ1   =((uint32_t)0x00000041U),
 SCB_enVECISR_ADC1SEQ2   =((uint32_t)0x00000042U),
 SCB_enVECISR_ADC1SEQ3   =((uint32_t)0x00000043U),
 SCB_enVECISR_RES68      =((uint32_t)0x00000044U),
 SCB_enVECISR_RES69      =((uint32_t)0x00000045U),
 SCB_enVECISR_RES70      =((uint32_t)0x00000046U),
 SCB_enVECISR_RES71      =((uint32_t)0x00000047U),
 SCB_enVECISR_RES72      =((uint32_t)0x00000048U),
 SCB_enVECISR_SSI2       =((uint32_t)0x00000049U),
 SCB_enVECISR_SSI3       =((uint32_t)0x0000004AU),
 SCB_enVECISR_UART3      =((uint32_t)0x0000004BU),
 SCB_enVECISR_UART4      =((uint32_t)0x0000004CU),
 SCB_enVECISR_UART5      =((uint32_t)0x0000004DU),
 SCB_enVECISR_UART6      =((uint32_t)0x0000004EU),
 SCB_enVECISR_UART7      =((uint32_t)0x0000004FU),
 SCB_enVECISR_RES80      =((uint32_t)0x00000050U),
 SCB_enVECISR_RES81      =((uint32_t)0x00000051U),
 SCB_enVECISR_RES82      =((uint32_t)0x00000052U),
 SCB_enVECISR_RES83      =((uint32_t)0x00000053U),
 SCB_enVECISR_I2C2       =((uint32_t)0x00000054U),
 SCB_enVECISR_I2C3       =((uint32_t)0x00000055U),
 SCB_enVECISR_TIMER4A    =((uint32_t)0x00000056U),
 SCB_enVECISR_TIMER4B    =((uint32_t)0x00000057U),
 SCB_enVECISR_RES88      =((uint32_t)0x00000058U),
 SCB_enVECISR_RES89      =((uint32_t)0x00000059U),
 SCB_enVECISR_RES90      =((uint32_t)0x0000005AU),
 SCB_enVECISR_RES91      =((uint32_t)0x0000005BU),
 SCB_enVECISR_RES92      =((uint32_t)0x0000005CU),
 SCB_enVECISR_RES93      =((uint32_t)0x0000005DU),
 SCB_enVECISR_RES94      =((uint32_t)0x0000005EU),
 SCB_enVECISR_RES95      =((uint32_t)0x0000005FU),
 SCB_enVECISR_RES96      =((uint32_t)0x00000060U),
 SCB_enVECISR_RES97      =((uint32_t)0x00000061U),
 SCB_enVECISR_RES98      =((uint32_t)0x00000062U),
 SCB_enVECISR_RES99      =((uint32_t)0x00000063U),
 SCB_enVECISR_RES100     =((uint32_t)0x00000064U),
 SCB_enVECISR_RES101     =((uint32_t)0x00000065U),
 SCB_enVECISR_RES102     =((uint32_t)0x00000066U),
 SCB_enVECISR_RES103     =((uint32_t)0x00000067U),
 SCB_enVECISR_RES104     =((uint32_t)0x00000068U),
 SCB_enVECISR_RES105     =((uint32_t)0x00000069U),
 SCB_enVECISR_RES106     =((uint32_t)0x0000006AU),
 SCB_enVECISR_RES107     =((uint32_t)0x0000006BU),
 SCB_enVECISR_TIMER5A    =((uint32_t)0x0000006CU),
 SCB_enVECISR_TIMER5B    =((uint32_t)0x0000006DU),
 SCB_enVECISR_WTIMER0A   =((uint32_t)0x0000006EU),
 SCB_enVECISR_WTIMER0B   =((uint32_t)0x0000006FU),
 SCB_enVECISR_WTIMER1A   =((uint32_t)0x00000070U),
 SCB_enVECISR_WTIMER1B   =((uint32_t)0x00000071U),
 SCB_enVECISR_WTIMER2A   =((uint32_t)0x00000072U),
 SCB_enVECISR_WTIMER2B   =((uint32_t)0x00000073U),
 SCB_enVECISR_WTIMER3A   =((uint32_t)0x00000074U),
 SCB_enVECISR_WTIMER3B   =((uint32_t)0x00000075U),
 SCB_enVECISR_WTIMER4A   =((uint32_t)0x00000076U),
 SCB_enVECISR_WTIMER4B   =((uint32_t)0x00000077U),
 SCB_enVECISR_WTIMER5A   =((uint32_t)0x00000078U),
 SCB_enVECISR_WTIMER5B   =((uint32_t)0x00000079U),
 SCB_enVECISR_SYSEXC     =((uint32_t)0x0000007AU),
 SCB_enVECISR_RES123     =((uint32_t)0x0000007BU),
 SCB_enVECISR_RES124     =((uint32_t)0x0000007CU),
 SCB_enVECISR_RES125     =((uint32_t)0x0000007DU),
 SCB_enVECISR_RES126     =((uint32_t)0x0000007EU),
 SCB_enVECISR_RES127     =((uint32_t)0x0000007FU),
 SCB_enVECISR_RES128     =((uint32_t)0x00000080U),
 SCB_enVECISR_RES129     =((uint32_t)0x00000081U),
 SCB_enVECISR_RES130     =((uint32_t)0x00000082U),
 SCB_enVECISR_RES131     =((uint32_t)0x00000083U),
 SCB_enVECISR_RES132     =((uint32_t)0x00000084U),
 SCB_enVECISR_RES133     =((uint32_t)0x00000085U),
 SCB_enVECISR_RES134     =((uint32_t)0x00000086U),
 SCB_enVECISR_RES135     =((uint32_t)0x00000087U),
 SCB_enVECISR_RES136     =((uint32_t)0x00000088U),
 SCB_enVECISR_RES137     =((uint32_t)0x00000089U),
 SCB_enVECISR_RES138     =((uint32_t)0x0000008AU),
 SCB_enVECISR_RES139     =((uint32_t)0x0000008BU),
 SCB_enVECISR_RES140     =((uint32_t)0x0000008CU),
 SCB_enVECISR_RES141     =((uint32_t)0x0000008DU),
 SCB_enVECISR_RES142     =((uint32_t)0x0000008EU),
 SCB_enVECISR_RES143     =((uint32_t)0x0000008FU),
 SCB_enVECISR_RES144     =((uint32_t)0x00000090U),
 SCB_enVECISR_RES145     =((uint32_t)0x00000091U),
 SCB_enVECISR_RES146     =((uint32_t)0x00000092U),
 SCB_enVECISR_RES147     =((uint32_t)0x00000093U),
 SCB_enVECISR_RES148     =((uint32_t)0x00000094U),
 SCB_enVECISR_RES149     =((uint32_t)0x00000095U),
 SCB_enVECISR_PWM1GEN0   =((uint32_t)0x00000096U),
 SCB_enVECISR_PWM1GEN1   =((uint32_t)0x00000097U),
 SCB_enVECISR_PWM1GEN2   =((uint32_t)0x00000098U),
 SCB_enVECISR_PWM1GEN3   =((uint32_t)0x00000099U),
 SCB_enVECISR_PWM1FAULT  =((uint32_t)0x0000009AU),
}SCB_nVECISR;






#endif /* XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_ENUM_H_ */
