#ifndef _HI_DR_H_
#define _HI_DR_H_ 
#define USE_5_DR 
#define PMIC_DR01 0
#define PMIC_DR02 1
#define PMIC_DR03 2
#define PMIC_DR04 3
#define PMIC_DR05 4
#define LED_COLOR_RED PMIC_DR05
#define LED_COLOR_GREEN PMIC_DR04
#define LED_COLOR_BLUE PMIC_DR03
#define DR1_MODE_SEL_REG 0x0b2
#define DR1_MODE_SEL_BIT 0x0
#define DR1_CURRENT_REG 0x0b6
#define DR1_CURRENT_MASK 0x07
#define DR1_FLASH_ONOFF_REG 0xad
#define DR1_FLASH_ONOFF_BIT 0x0
#define DR1_FLASH_MODE_REG 0xad
#define DR1_FLASH_MODE_BIT 0x1
#define DR1_BREATH_ONOFF_REG 0xb3
#define DR1_BREATH_ONOFF_BIT 0x0
#define DR1_BREATH_MODE_REG 0xb3
#define DR1_BREATH_MODE_BIT 0x1
#define DR2_MODE_SEL_REG 0x0b2
#define DR2_MODE_SEL_BIT 0x1
#define DR2_CURRENT_REG 0x0b7
#define DR2_CURRENT_MASK 0x07
#define DR2_FLASH_ONOFF_REG 0xad
#define DR2_FLASH_ONOFF_BIT 0x2
#define DR2_FLASH_MODE_REG 0xad
#define DR2_FLASH_MODE_BIT 0x3
#define DR2_BREATH_ONOFF_REG 0xb3
#define DR2_BREATH_ONOFF_BIT 0x4
#define DR2_BREATH_MODE_REG 0xb3
#define DR2_BREATH_MODE_BIT 0x5
#define DR3_MODE_SEL_REG 0x0b2
#define DR3_MODE_SEL_BIT 0x2
#define DR3_CURRENT_REG 0x0ba
#define DR3_CURRENT_MASK 0x07
#define DR3_FLASH_ONOFF_REG 0xac
#define DR3_FLASH_ONOFF_BIT 0x0
#define DR3_FLASH_MODE_REG 0xac
#define DR3_FLASH_MODE_BIT 0x1
#define DR3_BREATH_ONOFF_REG 0xb8
#define DR3_BREATH_ONOFF_BIT 0x0
#define DR3_BREATH_MODE_REG 0x0
#define DR3_BREATH_MODE_BIT 0x0
#define DR4_MODE_SEL_REG 0x0b2
#define DR4_MODE_SEL_BIT 0x3
#define DR4_CURRENT_REG 0x0bc
#define DR4_CURRENT_MASK 0x07
#define DR4_FLASH_ONOFF_REG 0xac
#define DR4_FLASH_ONOFF_BIT 0x2
#define DR4_FLASH_MODE_REG 0xac
#define DR4_FLASH_MODE_BIT 0x3
#define DR4_BREATH_ONOFF_REG 0xb8
#define DR4_BREATH_ONOFF_BIT 0x1
#define DR4_BREATH_MODE_REG 0x0
#define DR4_BREATH_MODE_BIT 0x0
#define DR5_MODE_SEL_REG 0x0b2
#define DR5_MODE_SEL_BIT 0x4
#define DR5_CURRENT_REG 0x0be
#define DR5_CURRENT_MASK 0x07
#define DR5_FLASH_ONOFF_REG 0xac
#define DR5_FLASH_ONOFF_BIT 0x4
#define DR5_FLASH_MODE_REG 0xac
#define DR5_FLASH_MODE_BIT 0x5
#define DR5_BREATH_ONOFF_REG 0xb8
#define DR5_BREATH_ONOFF_BIT 0x2
#define DR5_BREATH_MODE_REG 0x0
#define DR5_BREATH_MODE_BIT 0x0
typedef enum _dr_id_e
{
    PMU_DR01 = 0,
    PMU_DR02 ,
    PMU_DR03 ,
    PMU_DR04 ,
    PMU_DR05 ,
    DR_ID_BUTTOM
}dr_id_e;
#define PMU_TLED_DR_MIN PMIC_DR03
#define PMU_TLED_DR_MAX PMIC_DR05
#define PMU_DR_MIN PMIC_DR01
#define PMU_DR_MAX PMIC_DR05
#define PMU_DR_NUM 5
#define DR_CUR_NUMS 8
#define DR1_CURRENT_TABLE {3000, 6000, 9000, 12000, 15000, 18000, 21000, 24000,}
#define DR2_CURRENT_TABLE {3000, 6000, 9000, 12000, 15000, 18000, 21000, 24000,}
#define DR3_CURRENT_TABLE {1000, 1500, 2000, 2500, 3000, 3500, 4000, 4500,}
#define DR4_CURRENT_TABLE {1000, 1500, 2000, 2500, 3000, 3500, 4000, 4500,}
#define DR5_CURRENT_TABLE {1000, 1500, 2000, 2500, 3000, 3500, 4000, 4500,}
#endif
