

================================================================
== Vitis HLS Report for 'mulmod'
================================================================
* Date:           Mon Aug 23 09:42:28 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_udivrem_512u_s_fu_296  |udivrem_512u_s  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        7|        7|         1|          -|          -|     8|        no|
        |- Loop 2  |       20|       20|         5|          5|          1|     4|       yes|
        |- Loop 3  |        7|        7|         1|          1|          1|     8|       yes|
        |- Loop 4  |        4|        4|         2|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 3
  Pipeline-0 : II = 5, D = 5, States = { 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 1, States = { 9 }
  Pipeline-2 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 9 
10 --> 11 
11 --> 13 12 
12 --> 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mod_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mod_r"   --->   Operation 17 'read' 'mod_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read38 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3"   --->   Operation 18 'read' 'p_read38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read27 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2"   --->   Operation 19 'read' 'p_read27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read16 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 20 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_14 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 21 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_15 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read13"   --->   Operation 22 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_16 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read12"   --->   Operation 23 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read112 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read11"   --->   Operation 24 'read' 'p_read112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read41 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4"   --->   Operation 25 'read' 'p_read41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 27 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.73ns)   --->   "%ref_tmp_1_i_i = alloca i64 1"   --->   Operation 28 'alloca' 'ref_tmp_1_i_i' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.73ns)   --->   "%y_word_num_bits_assign = alloca i64 1"   --->   Operation 29 'alloca' 'y_word_num_bits_assign' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.73ns)   --->   "%p_word_num_bits = alloca i64 1" [./intx/intx.hpp:377]   --->   Operation 30 'alloca' 'p_word_num_bits' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 31 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%idx = phi i3 0, void, i3 %add_ln29, void" [./intx/intx.hpp:29]   --->   Operation 32 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.71ns)   --->   "%add_ln29 = add i3 %idx, i3 1" [./intx/intx.hpp:29]   --->   Operation 33 'add' 'add_ln29' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %idx" [./intx/intx.hpp:29]   --->   Operation 34 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_word_num_bits_addr = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln29" [./intx/intx.hpp:29]   --->   Operation 35 'getelementptr' 'p_word_num_bits_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i3 %p_word_num_bits_addr" [./intx/intx.hpp:29]   --->   Operation 36 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.56ns)   --->   "%icmp_ln29 = icmp_eq  i3 %idx, i3 7" [./intx/intx.hpp:29]   --->   Operation 37 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void, void %_ZN4intx4uintILj512EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 39 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln397_9 = zext i64 %p_read41" [./intx/int128.hpp:397]   --->   Operation 40 'zext' 'zext_ln397_9' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln397_10 = zext i64 %p_read112" [./intx/int128.hpp:397]   --->   Operation 41 'zext' 'zext_ln397_10' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln397_11 = zext i64 %p_read_16" [./intx/int128.hpp:397]   --->   Operation 42 'zext' 'zext_ln397_11' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln397_12 = zext i64 %p_read_15" [./intx/int128.hpp:397]   --->   Operation 43 'zext' 'zext_ln397_12' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj512EEC2Ev.exit.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln29)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j = phi i3 %j_3, void %.split4, i3 0, void %_ZN4intx4uintILj512EEC2Ev.exit.i.preheader"   --->   Operation 45 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.71ns)   --->   "%j_3 = add i3 %j, i3 1" [./intx/intx.hpp:383]   --->   Operation 46 'add' 'j_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.56ns)   --->   "%icmp_ln378 = icmp_eq  i3 %j, i3 4" [./intx/intx.hpp:378]   --->   Operation 48 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_168 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 49 'speclooptripcount' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378, void %.split4, void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit.preheader" [./intx/intx.hpp:378]   --->   Operation 50 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%j_6_cast = zext i3 %j" [./intx/intx.hpp:383]   --->   Operation 51 'zext' 'j_6_cast' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_169 = trunc i3 %j" [./intx/intx.hpp:383]   --->   Operation 52 'trunc' 'empty_169' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.54ns)   --->   "%y_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_14, i64 %p_read16, i64 %p_read27, i64 %p_read38, i2 %empty_169" [./intx/intx.hpp:383]   --->   Operation 53 'mux' 'y_assign' <Predicate = (!icmp_ln378)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i64 %y_assign" [./intx/int128.hpp:397]   --->   Operation 54 'zext' 'zext_ln397' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_9, i128 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 55 'mul' 'mul_ln397' <Predicate = (!icmp_ln378)> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 56 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 57 'partselect' 'trunc_ln107_3' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_word_num_bits_addr_1 = getelementptr i64 %p_word_num_bits, i64 0, i64 %j_6_cast" [./intx/intx.hpp:48]   --->   Operation 58 'getelementptr' 'p_word_num_bits_addr_1' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (0.73ns)   --->   "%p_word_num_bits_load = load i3 %p_word_num_bits_addr_1" [./intx/intx.hpp:383]   --->   Operation 59 'load' 'p_word_num_bits_load' <Predicate = (!icmp_ln378)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %j_3" [./intx/intx.hpp:48]   --->   Operation 60 'zext' 'zext_ln48' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_word_num_bits_addr_2 = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln48" [./intx/intx.hpp:48]   --->   Operation 61 'getelementptr' 'p_word_num_bits_addr_2' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.73ns)   --->   "%p_word_num_bits_load_1 = load i3 %p_word_num_bits_addr_2" [./intx/intx.hpp:383]   --->   Operation 62 'load' 'p_word_num_bits_load_1' <Predicate = (!icmp_ln378)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 63 [1/2] (0.73ns)   --->   "%p_word_num_bits_load = load i3 %p_word_num_bits_addr_1" [./intx/intx.hpp:383]   --->   Operation 63 'load' 'p_word_num_bits_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 64 [1/1] (1.36ns)   --->   "%add_ln175 = add i64 %p_word_num_bits_load, i64 %trunc_ln107" [./intx/int128.hpp:175]   --->   Operation 64 'add' 'add_ln175' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %add_ln175, i64 %trunc_ln107" [./intx/int128.hpp:176]   --->   Operation 65 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (5.47ns)   --->   "%mul_ln397_1 = mul i128 %zext_ln397_10, i128 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 66 'mul' 'mul_ln397_1' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i128 %mul_ln397_1" [./intx/int128.hpp:107]   --->   Operation 67 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln107_5 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_1, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 68 'partselect' 'trunc_ln107_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.73ns)   --->   "%p_word_num_bits_load_1 = load i3 %p_word_num_bits_addr_2" [./intx/intx.hpp:383]   --->   Operation 69 'load' 'p_word_num_bits_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 70 [1/1] (0.71ns)   --->   "%add_ln383_1 = add i3 %j, i3 2" [./intx/intx.hpp:383]   --->   Operation 70 'add' 'add_ln383_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i3 %add_ln383_1" [./intx/intx.hpp:48]   --->   Operation 71 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_word_num_bits_addr_3 = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln48_1" [./intx/intx.hpp:48]   --->   Operation 72 'getelementptr' 'p_word_num_bits_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (0.73ns)   --->   "%p_word_num_bits_load_2 = load i3 %p_word_num_bits_addr_3" [./intx/intx.hpp:383]   --->   Operation 73 'load' 'p_word_num_bits_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 74 [1/1] (0.71ns)   --->   "%add_ln383_2 = add i3 %j, i3 3" [./intx/intx.hpp:383]   --->   Operation 74 'add' 'add_ln383_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %add_ln383_2" [./intx/intx.hpp:48]   --->   Operation 75 'zext' 'zext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_word_num_bits_addr_4 = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln48_2" [./intx/intx.hpp:48]   --->   Operation 76 'getelementptr' 'p_word_num_bits_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (0.73ns)   --->   "%p_word_num_bits_load_3 = load i3 %p_word_num_bits_addr_4" [./intx/intx.hpp:383]   --->   Operation 77 'load' 'p_word_num_bits_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 78 [1/1] (0.14ns)   --->   "%xor_ln387 = xor i3 %j, i3 4" [./intx/intx.hpp:387]   --->   Operation 78 'xor' 'xor_ln387' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.47>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %icmp_ln176" [./intx/int128.hpp:177]   --->   Operation 79 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.73ns)   --->   "%store_ln384 = store i64 %add_ln175, i3 %p_word_num_bits_addr_1" [./intx/intx.hpp:384]   --->   Operation 80 'store' 'store_ln384' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 81 [1/1] (1.36ns)   --->   "%add_ln175_6 = add i64 %p_word_num_bits_load_1, i64 %trunc_ln107_1" [./intx/int128.hpp:175]   --->   Operation 81 'add' 'add_ln175_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.14ns)   --->   "%icmp_ln176_3 = icmp_ult  i64 %add_ln175_6, i64 %trunc_ln107_1" [./intx/int128.hpp:176]   --->   Operation 82 'icmp' 'icmp_ln176_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln175_7 = add i64 %add_ln175_6, i64 %zext_ln177" [./intx/int128.hpp:175]   --->   Operation 83 'add' 'add_ln175_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 84 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln175_8 = add i64 %add_ln175_7, i64 %trunc_ln107_3" [./intx/int128.hpp:175]   --->   Operation 84 'add' 'add_ln175_8' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 85 [1/1] (1.14ns)   --->   "%icmp_ln176_4 = icmp_ult  i64 %add_ln175_8, i64 %add_ln175_6" [./intx/int128.hpp:176]   --->   Operation 85 'icmp' 'icmp_ln176_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.73ns)   --->   "%store_ln384 = store i64 %add_ln175_8, i3 %p_word_num_bits_addr_2" [./intx/intx.hpp:384]   --->   Operation 86 'store' 'store_ln384' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 87 [1/1] (5.47ns)   --->   "%mul_ln397_2 = mul i128 %zext_ln397_11, i128 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 87 'mul' 'mul_ln397_2' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i128 %mul_ln397_2" [./intx/int128.hpp:107]   --->   Operation 88 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln107_7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_2, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 89 'partselect' 'trunc_ln107_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (0.73ns)   --->   "%p_word_num_bits_load_2 = load i3 %p_word_num_bits_addr_3" [./intx/intx.hpp:383]   --->   Operation 90 'load' 'p_word_num_bits_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 91 [1/2] (0.73ns)   --->   "%p_word_num_bits_load_3 = load i3 %p_word_num_bits_addr_4" [./intx/intx.hpp:383]   --->   Operation 91 'load' 'p_word_num_bits_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 5.47>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i1 %icmp_ln176_3" [./intx/int128.hpp:175]   --->   Operation 92 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i1 %icmp_ln176_4" [./intx/intx.hpp:384]   --->   Operation 93 'zext' 'zext_ln384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.36ns)   --->   "%add_ln175_9 = add i64 %p_word_num_bits_load_2, i64 %trunc_ln107_2" [./intx/int128.hpp:175]   --->   Operation 94 'add' 'add_ln175_9' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.14ns)   --->   "%icmp_ln176_5 = icmp_ult  i64 %add_ln175_9, i64 %trunc_ln107_2" [./intx/int128.hpp:176]   --->   Operation 95 'icmp' 'icmp_ln176_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln175_10 = add i64 %trunc_ln107_5, i64 %add_ln175_9" [./intx/int128.hpp:175]   --->   Operation 96 'add' 'add_ln175_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 97 [1/1] (0.62ns)   --->   "%add_ln175_11 = add i2 %zext_ln175, i2 %zext_ln384" [./intx/int128.hpp:175]   --->   Operation 97 'add' 'add_ln175_11' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i2 %add_ln175_11" [./intx/int128.hpp:175]   --->   Operation 98 'zext' 'zext_ln175_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln175_12 = add i64 %zext_ln175_2, i64 %add_ln175_10" [./intx/int128.hpp:175]   --->   Operation 99 'add' 'add_ln175_12' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 100 [1/1] (1.14ns)   --->   "%icmp_ln176_6 = icmp_ult  i64 %add_ln175_12, i64 %add_ln175_9" [./intx/int128.hpp:176]   --->   Operation 100 'icmp' 'icmp_ln176_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.73ns)   --->   "%store_ln384 = store i64 %add_ln175_12, i3 %p_word_num_bits_addr_3" [./intx/intx.hpp:384]   --->   Operation 101 'store' 'store_ln384' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 102 [1/1] (5.47ns)   --->   "%mul_ln397_3 = mul i128 %zext_ln397_12, i128 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 102 'mul' 'mul_ln397_3' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln107_4 = trunc i128 %mul_ln397_3" [./intx/int128.hpp:107]   --->   Operation 103 'trunc' 'trunc_ln107_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln107_9 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_3, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 104 'partselect' 'trunc_ln107_9' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.27>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i1 %icmp_ln176_5" [./intx/int128.hpp:175]   --->   Operation 105 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln384_1 = zext i1 %icmp_ln176_6" [./intx/intx.hpp:384]   --->   Operation 106 'zext' 'zext_ln384_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.36ns)   --->   "%add_ln175_13 = add i64 %p_word_num_bits_load_3, i64 %trunc_ln107_4" [./intx/int128.hpp:175]   --->   Operation 107 'add' 'add_ln175_13' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.14ns)   --->   "%icmp_ln176_7 = icmp_ult  i64 %add_ln175_13, i64 %trunc_ln107_4" [./intx/int128.hpp:176]   --->   Operation 108 'icmp' 'icmp_ln176_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln175_3 = zext i1 %icmp_ln176_7" [./intx/int128.hpp:175]   --->   Operation 109 'zext' 'zext_ln175_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln175_15 = add i64 %trunc_ln107_7, i64 %add_ln175_13" [./intx/int128.hpp:175]   --->   Operation 110 'add' 'add_ln175_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 111 [1/1] (0.62ns)   --->   "%add_ln175_16 = add i2 %zext_ln175_1, i2 %zext_ln384_1" [./intx/int128.hpp:175]   --->   Operation 111 'add' 'add_ln175_16' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln175_4 = zext i2 %add_ln175_16" [./intx/int128.hpp:175]   --->   Operation 112 'zext' 'zext_ln175_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln175_14 = add i64 %zext_ln175_4, i64 %add_ln175_15" [./intx/int128.hpp:175]   --->   Operation 113 'add' 'add_ln175_14' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 114 [1/1] (1.14ns)   --->   "%icmp_ln176_8 = icmp_ult  i64 %add_ln175_14, i64 %add_ln175_13" [./intx/int128.hpp:176]   --->   Operation 114 'icmp' 'icmp_ln176_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln177_6 = zext i1 %icmp_ln176_8" [./intx/int128.hpp:177]   --->   Operation 115 'zext' 'zext_ln177_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.62ns)   --->   "%add_ln177_7 = add i2 %zext_ln175_3, i2 %zext_ln177_6" [./intx/int128.hpp:177]   --->   Operation 116 'add' 'add_ln177_7' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln177_7 = zext i2 %add_ln177_7" [./intx/int128.hpp:177]   --->   Operation 117 'zext' 'zext_ln177_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %zext_ln177_7, i64 %trunc_ln107_9" [./intx/int128.hpp:177]   --->   Operation 118 'add' 'add_ln177' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.73ns)   --->   "%store_ln384 = store i64 %add_ln175_14, i3 %p_word_num_bits_addr_4" [./intx/intx.hpp:384]   --->   Operation 119 'store' 'store_ln384' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i3 %xor_ln387" [./intx/intx.hpp:48]   --->   Operation 120 'zext' 'zext_ln48_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%p_word_num_bits_addr_5 = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln48_3" [./intx/intx.hpp:48]   --->   Operation 121 'getelementptr' 'p_word_num_bits_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.73ns)   --->   "%store_ln387 = store i64 %add_ln177, i3 %p_word_num_bits_addr_5" [./intx/intx.hpp:387]   --->   Operation 122 'store' 'store_ln387' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj512EEC2Ev.exit.i"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.46>
ST_8 : Operation 124 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit"   --->   Operation 124 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 9 <SV = 4> <Delay = 0.73>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%idx11 = phi i3 %add_ln29_16, void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit, i3 0, void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit.preheader" [./intx/intx.hpp:29]   --->   Operation 125 'phi' 'idx11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.71ns)   --->   "%add_ln29_16 = add i3 %idx11, i3 1" [./intx/intx.hpp:29]   --->   Operation 126 'add' 'add_ln29_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%idx11_cast2 = zext i3 %idx11" [./intx/intx.hpp:29]   --->   Operation 127 'zext' 'idx11_cast2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 128 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%y_word_num_bits_assign_addr_1 = getelementptr i64 %y_word_num_bits_assign, i64 0, i64 %idx11_cast2" [./intx/intx.hpp:29]   --->   Operation 129 'getelementptr' 'y_word_num_bits_assign_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i3 %y_word_num_bits_assign_addr_1" [./intx/intx.hpp:29]   --->   Operation 130 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 131 [1/1] (0.56ns)   --->   "%icmp_ln29_26 = icmp_eq  i3 %idx11, i3 7" [./intx/intx.hpp:29]   --->   Operation 131 'icmp' 'icmp_ln29_26' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%empty_170 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 132 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_26, void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit, void %.preheader.preheader" [./intx/intx.hpp:29]   --->   Operation 133 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.46>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i19 %mod_read" [./intx/intx.hpp:50]   --->   Operation 134 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 135 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 11 <SV = 6> <Delay = 2.42>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%i = phi i3 %i_68, void %.split, i3 0, void %.preheader.preheader"   --->   Operation 136 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.71ns)   --->   "%i_68 = add i3 %i, i3 1" [./intx/intx.hpp:38]   --->   Operation 137 'add' 'i_68' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.56ns)   --->   "%icmp_ln38 = icmp_eq  i3 %i, i3 4" [./intx/intx.hpp:38]   --->   Operation 139 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%empty_171 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 140 'speclooptripcount' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split, void %_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit" [./intx/intx.hpp:38]   --->   Operation 141 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln50_24 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 142 'trunc' 'trunc_ln50_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_24, i3 0" [./intx/intx.hpp:50]   --->   Operation 143 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %shl_ln" [./intx/intx.hpp:50]   --->   Operation 144 'zext' 'zext_ln50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (1.12ns)   --->   "%add_ln50 = add i19 %zext_ln50, i19 %mod_read" [./intx/intx.hpp:50]   --->   Operation 145 'add' 'add_ln50' <Predicate = (!icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%lshr_ln39_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18" [./intx/intx.hpp:39]   --->   Operation 146 'partselect' 'lshr_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i14 %lshr_ln39_1" [./intx/intx.hpp:39]   --->   Operation 147 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln39" [./intx/intx.hpp:39]   --->   Operation 148 'getelementptr' 'state_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:39]   --->   Operation 149 'load' 'state_load' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 150 [1/1] (0.82ns)   --->   "%add_ln39 = add i5 %shl_ln, i5 %trunc_ln50" [./intx/intx.hpp:39]   --->   Operation 150 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 3.46>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%i_99_cast3 = zext i3 %i" [./intx/intx.hpp:38]   --->   Operation 151 'zext' 'i_99_cast3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 152 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:39]   --->   Operation 152 'load' 'state_load' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln39, i3 0" [./intx/intx.hpp:39]   --->   Operation 153 'bitconcatenate' 'shl_ln21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %shl_ln21" [./intx/intx.hpp:39]   --->   Operation 154 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.44ns)   --->   "%lshr_ln39 = lshr i256 %state_load, i256 %zext_ln39_1" [./intx/intx.hpp:39]   --->   Operation 155 'lshr' 'lshr_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i256 %lshr_ln39" [./intx/intx.hpp:39]   --->   Operation 156 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%y_word_num_bits_assign_addr = getelementptr i64 %y_word_num_bits_assign, i64 0, i64 %i_99_cast3" [./intx/intx.hpp:39]   --->   Operation 157 'getelementptr' 'y_word_num_bits_assign_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.73ns)   --->   "%store_ln39 = store i64 %trunc_ln39, i3 %y_word_num_bits_assign_addr" [./intx/intx.hpp:39]   --->   Operation 158 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln718 = call void @udivrem<512u>, i64 %ref_tmp_1_i_i, i64 %p_word_num_bits, i64 %y_word_num_bits_assign, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:718]   --->   Operation 160 'call' 'call_ln718' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln718 = call void @udivrem<512u>, i64 %ref_tmp_1_i_i, i64 %p_word_num_bits, i64 %y_word_num_bits_assign, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:718]   --->   Operation 161 'call' 'call_ln718' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 9> <Delay = 0.73>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_addr = getelementptr i64 %ref_tmp_1_i_i, i64 0, i64 0" [./intx/intx.hpp:718]   --->   Operation 162 'getelementptr' 'ref_tmp_1_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [2/2] (0.73ns)   --->   "%ref_tmp_1_i_i_load = load i3 %ref_tmp_1_i_i_addr" [./intx/intx.hpp:718]   --->   Operation 163 'load' 'ref_tmp_1_i_i_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 16 <SV = 10> <Delay = 0.73>
ST_16 : Operation 164 [1/2] (0.73ns)   --->   "%ref_tmp_1_i_i_load = load i3 %ref_tmp_1_i_i_addr" [./intx/intx.hpp:718]   --->   Operation 164 'load' 'ref_tmp_1_i_i_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln718 = ret i64 %ref_tmp_1_i_i_load" [./intx/intx.hpp:718]   --->   Operation 165 'ret' 'ret_ln718' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mod_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ intx_internal_reciprocal_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mod_read                      (read                  ) [ 00111111111110000]
p_read38                      (read                  ) [ 00111111000000000]
p_read27                      (read                  ) [ 00111111000000000]
p_read16                      (read                  ) [ 00111111000000000]
p_read_14                     (read                  ) [ 00111111000000000]
p_read_15                     (read                  ) [ 00100000000000000]
p_read_16                     (read                  ) [ 00100000000000000]
p_read112                     (read                  ) [ 00100000000000000]
p_read41                      (read                  ) [ 00100000000000000]
specinterface_ln0             (specinterface         ) [ 00000000000000000]
specbramwithbyteenable_ln0    (specbramwithbyteenable) [ 00000000000000000]
ref_tmp_1_i_i                 (alloca                ) [ 00111111111111110]
y_word_num_bits_assign        (alloca                ) [ 00111111111111100]
p_word_num_bits               (alloca                ) [ 00111111111111100]
br_ln29                       (br                    ) [ 01100000000000000]
idx                           (phi                   ) [ 00100000000000000]
add_ln29                      (add                   ) [ 01100000000000000]
zext_ln29                     (zext                  ) [ 00000000000000000]
p_word_num_bits_addr          (getelementptr         ) [ 00000000000000000]
store_ln29                    (store                 ) [ 00000000000000000]
icmp_ln29                     (icmp                  ) [ 00111111000000000]
empty                         (speclooptripcount     ) [ 00000000000000000]
br_ln29                       (br                    ) [ 01100000000000000]
zext_ln397_9                  (zext                  ) [ 00011111000000000]
zext_ln397_10                 (zext                  ) [ 00011111000000000]
zext_ln397_11                 (zext                  ) [ 00011111000000000]
zext_ln397_12                 (zext                  ) [ 00011111000000000]
br_ln0                        (br                    ) [ 00111111000000000]
j                             (phi                   ) [ 00011000000000000]
j_3                           (add                   ) [ 00111111000000000]
specpipeline_ln0              (specpipeline          ) [ 00000000000000000]
icmp_ln378                    (icmp                  ) [ 00011111000000000]
empty_168                     (speclooptripcount     ) [ 00000000000000000]
br_ln378                      (br                    ) [ 00000000000000000]
j_6_cast                      (zext                  ) [ 00000000000000000]
empty_169                     (trunc                 ) [ 00000000000000000]
y_assign                      (mux                   ) [ 00000000000000000]
zext_ln397                    (zext                  ) [ 00001110000000000]
mul_ln397                     (mul                   ) [ 00000000000000000]
trunc_ln107                   (trunc                 ) [ 00001000000000000]
trunc_ln107_3                 (partselect            ) [ 00001100000000000]
p_word_num_bits_addr_1        (getelementptr         ) [ 00001100000000000]
zext_ln48                     (zext                  ) [ 00000000000000000]
p_word_num_bits_addr_2        (getelementptr         ) [ 00001100000000000]
p_word_num_bits_load          (load                  ) [ 00000000000000000]
add_ln175                     (add                   ) [ 00000100000000000]
icmp_ln176                    (icmp                  ) [ 00000100000000000]
mul_ln397_1                   (mul                   ) [ 00000000000000000]
trunc_ln107_1                 (trunc                 ) [ 00000100000000000]
trunc_ln107_5                 (partselect            ) [ 00000110000000000]
p_word_num_bits_load_1        (load                  ) [ 00000100000000000]
add_ln383_1                   (add                   ) [ 00000000000000000]
zext_ln48_1                   (zext                  ) [ 00000000000000000]
p_word_num_bits_addr_3        (getelementptr         ) [ 00000110000000000]
add_ln383_2                   (add                   ) [ 00000000000000000]
zext_ln48_2                   (zext                  ) [ 00000000000000000]
p_word_num_bits_addr_4        (getelementptr         ) [ 00000111000000000]
xor_ln387                     (xor                   ) [ 00000111000000000]
zext_ln177                    (zext                  ) [ 00000000000000000]
store_ln384                   (store                 ) [ 00000000000000000]
add_ln175_6                   (add                   ) [ 00000000000000000]
icmp_ln176_3                  (icmp                  ) [ 00000010000000000]
add_ln175_7                   (add                   ) [ 00000000000000000]
add_ln175_8                   (add                   ) [ 00000000000000000]
icmp_ln176_4                  (icmp                  ) [ 00000010000000000]
store_ln384                   (store                 ) [ 00000000000000000]
mul_ln397_2                   (mul                   ) [ 00000000000000000]
trunc_ln107_2                 (trunc                 ) [ 00000010000000000]
trunc_ln107_7                 (partselect            ) [ 00000011000000000]
p_word_num_bits_load_2        (load                  ) [ 00000010000000000]
p_word_num_bits_load_3        (load                  ) [ 00000011000000000]
zext_ln175                    (zext                  ) [ 00000000000000000]
zext_ln384                    (zext                  ) [ 00000000000000000]
add_ln175_9                   (add                   ) [ 00000000000000000]
icmp_ln176_5                  (icmp                  ) [ 00000001000000000]
add_ln175_10                  (add                   ) [ 00000000000000000]
add_ln175_11                  (add                   ) [ 00000000000000000]
zext_ln175_2                  (zext                  ) [ 00000000000000000]
add_ln175_12                  (add                   ) [ 00000000000000000]
icmp_ln176_6                  (icmp                  ) [ 00000001000000000]
store_ln384                   (store                 ) [ 00000000000000000]
mul_ln397_3                   (mul                   ) [ 00000000000000000]
trunc_ln107_4                 (trunc                 ) [ 00000001000000000]
trunc_ln107_9                 (partselect            ) [ 00000001000000000]
zext_ln175_1                  (zext                  ) [ 00000000000000000]
zext_ln384_1                  (zext                  ) [ 00000000000000000]
add_ln175_13                  (add                   ) [ 00000000000000000]
icmp_ln176_7                  (icmp                  ) [ 00000000000000000]
zext_ln175_3                  (zext                  ) [ 00000000000000000]
add_ln175_15                  (add                   ) [ 00000000000000000]
add_ln175_16                  (add                   ) [ 00000000000000000]
zext_ln175_4                  (zext                  ) [ 00000000000000000]
add_ln175_14                  (add                   ) [ 00000000000000000]
icmp_ln176_8                  (icmp                  ) [ 00000000000000000]
zext_ln177_6                  (zext                  ) [ 00000000000000000]
add_ln177_7                   (add                   ) [ 00000000000000000]
zext_ln177_7                  (zext                  ) [ 00000000000000000]
add_ln177                     (add                   ) [ 00000000000000000]
store_ln384                   (store                 ) [ 00000000000000000]
zext_ln48_3                   (zext                  ) [ 00000000000000000]
p_word_num_bits_addr_5        (getelementptr         ) [ 00000000000000000]
store_ln387                   (store                 ) [ 00000000000000000]
br_ln0                        (br                    ) [ 00111111000000000]
br_ln0                        (br                    ) [ 00000000110000000]
idx11                         (phi                   ) [ 00000000010000000]
add_ln29_16                   (add                   ) [ 00000000110000000]
idx11_cast2                   (zext                  ) [ 00000000000000000]
specpipeline_ln0              (specpipeline          ) [ 00000000000000000]
y_word_num_bits_assign_addr_1 (getelementptr         ) [ 00000000000000000]
store_ln29                    (store                 ) [ 00000000000000000]
icmp_ln29_26                  (icmp                  ) [ 00000000010000000]
empty_170                     (speclooptripcount     ) [ 00000000000000000]
br_ln29                       (br                    ) [ 00000000110000000]
trunc_ln50                    (trunc                 ) [ 00000000000110000]
br_ln0                        (br                    ) [ 00000000001110000]
i                             (phi                   ) [ 00000000000110000]
i_68                          (add                   ) [ 00000000001110000]
specpipeline_ln0              (specpipeline          ) [ 00000000000000000]
icmp_ln38                     (icmp                  ) [ 00000000000110000]
empty_171                     (speclooptripcount     ) [ 00000000000000000]
br_ln38                       (br                    ) [ 00000000000000000]
trunc_ln50_24                 (trunc                 ) [ 00000000000000000]
shl_ln                        (bitconcatenate        ) [ 00000000000000000]
zext_ln50                     (zext                  ) [ 00000000000000000]
add_ln50                      (add                   ) [ 00000000000000000]
lshr_ln39_1                   (partselect            ) [ 00000000000000000]
zext_ln39                     (zext                  ) [ 00000000000000000]
state_addr                    (getelementptr         ) [ 00000000000110000]
add_ln39                      (add                   ) [ 00000000000110000]
i_99_cast3                    (zext                  ) [ 00000000000000000]
state_load                    (load                  ) [ 00000000000000000]
shl_ln21                      (bitconcatenate        ) [ 00000000000000000]
zext_ln39_1                   (zext                  ) [ 00000000000000000]
lshr_ln39                     (lshr                  ) [ 00000000000000000]
trunc_ln39                    (trunc                 ) [ 00000000000000000]
y_word_num_bits_assign_addr   (getelementptr         ) [ 00000000000000000]
store_ln39                    (store                 ) [ 00000000000000000]
br_ln0                        (br                    ) [ 00000000001110000]
call_ln718                    (call                  ) [ 00000000000000000]
ref_tmp_1_i_i_addr            (getelementptr         ) [ 00000000000000001]
ref_tmp_1_i_i_load            (load                  ) [ 00000000000000000]
ret_ln718                     (ret                   ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mod_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="intx_internal_reciprocal_table">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intx_internal_reciprocal_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udivrem<512u>"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="ref_tmp_1_i_i_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ref_tmp_1_i_i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="y_word_num_bits_assign_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_word_num_bits_assign/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_word_num_bits_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mod_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="19" slack="0"/>
<pin id="100" dir="0" index="1" bw="19" slack="0"/>
<pin id="101" dir="1" index="2" bw="19" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mod_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read38_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read38/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read27_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read27/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read16_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_14_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_15_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_16_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read112_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read112/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read41_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read41/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_word_num_bits_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_word_num_bits_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="3" slack="0"/>
<pin id="172" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="64" slack="1"/>
<pin id="174" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln29/2 p_word_num_bits_load/3 p_word_num_bits_load_1/3 p_word_num_bits_load_2/4 p_word_num_bits_load_3/4 store_ln384/5 store_ln384/5 store_ln384/6 store_ln384/7 store_ln387/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_word_num_bits_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_word_num_bits_addr_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_word_num_bits_addr_2_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_word_num_bits_addr_2/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_word_num_bits_addr_3_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_word_num_bits_addr_3/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_word_num_bits_addr_4_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_word_num_bits_addr_4/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_word_num_bits_addr_5_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_word_num_bits_addr_5/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="y_word_num_bits_assign_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_word_num_bits_assign_addr_1/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 store_ln39/12 "/>
</bind>
</comp>

<comp id="217" class="1004" name="state_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="256" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="14" slack="0"/>
<pin id="221" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="y_word_num_bits_assign_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_word_num_bits_assign_addr/12 "/>
</bind>
</comp>

<comp id="237" class="1004" name="ref_tmp_1_i_i_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_tmp_1_i_i_addr/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ref_tmp_1_i_i_load/15 "/>
</bind>
</comp>

<comp id="250" class="1005" name="idx_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="1"/>
<pin id="252" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="idx_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="j_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="1"/>
<pin id="263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="j_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="273" class="1005" name="idx11_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="1"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="idx11 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="idx11_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx11/9 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="1"/>
<pin id="286" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_udivrem_512u_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="300" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="11" slack="0"/>
<pin id="302" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln718/13 "/>
</bind>
</comp>

<comp id="305" class="1005" name="reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_load_1 p_word_num_bits_load_2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln29_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln29_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln29_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln397_9_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_9/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln397_10_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_10/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln397_11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_11/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln397_12_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_12/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="j_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln378_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln378/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="j_6_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_6_cast/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="empty_169_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_169/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="y_assign_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="2"/>
<pin id="362" dir="0" index="2" bw="64" slack="2"/>
<pin id="363" dir="0" index="3" bw="64" slack="2"/>
<pin id="364" dir="0" index="4" bw="64" slack="2"/>
<pin id="365" dir="0" index="5" bw="2" slack="0"/>
<pin id="366" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="y_assign/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln397_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mul_ln397_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln107_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="128" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln107_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="128" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="0" index="3" bw="8" slack="0"/>
<pin id="387" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_3/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln48_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln175_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="1"/>
<pin id="400" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln176_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="1"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="mul_ln397_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="2"/>
<pin id="409" dir="0" index="1" bw="64" slack="1"/>
<pin id="410" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397_1/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln107_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="128" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_1/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln107_5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="0" index="1" bw="128" slack="0"/>
<pin id="418" dir="0" index="2" bw="8" slack="0"/>
<pin id="419" dir="0" index="3" bw="8" slack="0"/>
<pin id="420" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_5/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln383_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="1"/>
<pin id="427" dir="0" index="1" bw="3" slack="0"/>
<pin id="428" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln383_1/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln48_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln383_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="1"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln383_2/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln48_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln387_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="1"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln387/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln177_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln175_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="0" index="1" bw="64" slack="1"/>
<pin id="459" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_6/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln176_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_3/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln175_7_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_7/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln175_8_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="2"/>
<pin id="475" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_8/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln176_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_4/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mul_ln397_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="3"/>
<pin id="486" dir="0" index="1" bw="64" slack="2"/>
<pin id="487" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397_2/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln107_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="128" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_2/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln107_7_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="128" slack="0"/>
<pin id="495" dir="0" index="2" bw="8" slack="0"/>
<pin id="496" dir="0" index="3" bw="8" slack="0"/>
<pin id="497" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_7/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln175_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln384_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln175_9_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="0" index="1" bw="64" slack="1"/>
<pin id="511" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_9/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln176_5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="1"/>
<pin id="516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_5/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln175_10_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="2"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_10/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln175_11_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_11/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln175_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175_2/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln175_12_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_12/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln176_6_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_6/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="mul_ln397_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="4"/>
<pin id="548" dir="0" index="1" bw="64" slack="3"/>
<pin id="549" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397_3/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln107_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="128" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_4/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln107_9_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="0"/>
<pin id="556" dir="0" index="1" bw="128" slack="0"/>
<pin id="557" dir="0" index="2" bw="8" slack="0"/>
<pin id="558" dir="0" index="3" bw="8" slack="0"/>
<pin id="559" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_9/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln175_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175_1/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln384_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384_1/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln175_13_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="2"/>
<pin id="572" dir="0" index="1" bw="64" slack="1"/>
<pin id="573" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_13/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln176_7_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="1"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_7/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln175_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175_3/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln175_15_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="2"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_15/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln175_16_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_16/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln175_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175_4/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln175_14_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="64" slack="0"/>
<pin id="601" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_14/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="icmp_ln176_8_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_8/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln177_6_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_6/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln177_7_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_7/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln177_7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_7/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln177_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="1"/>
<pin id="628" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln48_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="3"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln29_16_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_16/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="idx11_cast2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx11_cast2/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln29_26_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_26/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln50_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="19" slack="5"/>
<pin id="654" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/10 "/>
</bind>
</comp>

<comp id="655" class="1004" name="i_68_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_68/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln38_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="0"/>
<pin id="663" dir="0" index="1" bw="3" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/11 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln50_24_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_24/11 "/>
</bind>
</comp>

<comp id="671" class="1004" name="shl_ln_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="0" index="1" bw="2" slack="0"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln50_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="0"/>
<pin id="681" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/11 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln50_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="0"/>
<pin id="685" dir="0" index="1" bw="19" slack="6"/>
<pin id="686" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/11 "/>
</bind>
</comp>

<comp id="688" class="1004" name="lshr_ln39_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="14" slack="0"/>
<pin id="690" dir="0" index="1" bw="19" slack="0"/>
<pin id="691" dir="0" index="2" bw="4" slack="0"/>
<pin id="692" dir="0" index="3" bw="6" slack="0"/>
<pin id="693" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln39_1/11 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln39_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="14" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln39_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="0" index="1" bw="5" slack="1"/>
<pin id="706" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/11 "/>
</bind>
</comp>

<comp id="708" class="1004" name="i_99_cast3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_99_cast3/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="shl_ln21_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="0" index="1" bw="5" slack="1"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln21/12 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln39_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/12 "/>
</bind>
</comp>

<comp id="724" class="1004" name="lshr_ln39_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="256" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln39/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="trunc_ln39_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="256" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/12 "/>
</bind>
</comp>

<comp id="735" class="1005" name="mod_read_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="19" slack="5"/>
<pin id="737" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="mod_read "/>
</bind>
</comp>

<comp id="741" class="1005" name="p_read38_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="2"/>
<pin id="743" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read38 "/>
</bind>
</comp>

<comp id="746" class="1005" name="p_read27_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="2"/>
<pin id="748" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read27 "/>
</bind>
</comp>

<comp id="751" class="1005" name="p_read16_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="2"/>
<pin id="753" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read16 "/>
</bind>
</comp>

<comp id="756" class="1005" name="p_read_14_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="2"/>
<pin id="758" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="761" class="1005" name="p_read_15_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="1"/>
<pin id="763" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="766" class="1005" name="p_read_16_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="771" class="1005" name="p_read112_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="1"/>
<pin id="773" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read112 "/>
</bind>
</comp>

<comp id="776" class="1005" name="p_read41_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read41 "/>
</bind>
</comp>

<comp id="781" class="1005" name="add_ln29_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="0"/>
<pin id="783" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="786" class="1005" name="icmp_ln29_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln397_9_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="128" slack="1"/>
<pin id="792" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln397_9 "/>
</bind>
</comp>

<comp id="795" class="1005" name="zext_ln397_10_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="128" slack="2"/>
<pin id="797" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln397_10 "/>
</bind>
</comp>

<comp id="800" class="1005" name="zext_ln397_11_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="128" slack="3"/>
<pin id="802" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln397_11 "/>
</bind>
</comp>

<comp id="805" class="1005" name="zext_ln397_12_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="128" slack="4"/>
<pin id="807" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln397_12 "/>
</bind>
</comp>

<comp id="810" class="1005" name="j_3_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="0"/>
<pin id="812" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="818" class="1005" name="zext_ln397_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="128" slack="1"/>
<pin id="820" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln397 "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln107_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="1"/>
<pin id="827" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107 "/>
</bind>
</comp>

<comp id="831" class="1005" name="trunc_ln107_3_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="64" slack="2"/>
<pin id="833" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln107_3 "/>
</bind>
</comp>

<comp id="836" class="1005" name="p_word_num_bits_addr_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="1"/>
<pin id="838" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_addr_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="p_word_num_bits_addr_2_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="1"/>
<pin id="844" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_addr_2 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln175_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln175 "/>
</bind>
</comp>

<comp id="853" class="1005" name="icmp_ln176_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="858" class="1005" name="trunc_ln107_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="1"/>
<pin id="860" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="trunc_ln107_5_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="64" slack="2"/>
<pin id="866" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln107_5 "/>
</bind>
</comp>

<comp id="869" class="1005" name="p_word_num_bits_addr_3_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="3" slack="1"/>
<pin id="871" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_addr_3 "/>
</bind>
</comp>

<comp id="875" class="1005" name="p_word_num_bits_addr_4_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="1"/>
<pin id="877" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_addr_4 "/>
</bind>
</comp>

<comp id="880" class="1005" name="xor_ln387_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="3" slack="3"/>
<pin id="882" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln387 "/>
</bind>
</comp>

<comp id="885" class="1005" name="icmp_ln176_3_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln176_3 "/>
</bind>
</comp>

<comp id="890" class="1005" name="icmp_ln176_4_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln176_4 "/>
</bind>
</comp>

<comp id="895" class="1005" name="trunc_ln107_2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="1"/>
<pin id="897" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_2 "/>
</bind>
</comp>

<comp id="901" class="1005" name="trunc_ln107_7_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="2"/>
<pin id="903" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln107_7 "/>
</bind>
</comp>

<comp id="906" class="1005" name="p_word_num_bits_load_3_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="2"/>
<pin id="908" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_word_num_bits_load_3 "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln176_5_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln176_5 "/>
</bind>
</comp>

<comp id="916" class="1005" name="icmp_ln176_6_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln176_6 "/>
</bind>
</comp>

<comp id="921" class="1005" name="trunc_ln107_4_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="1"/>
<pin id="923" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_4 "/>
</bind>
</comp>

<comp id="927" class="1005" name="trunc_ln107_9_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="1"/>
<pin id="929" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_9 "/>
</bind>
</comp>

<comp id="932" class="1005" name="add_ln29_16_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="0"/>
<pin id="934" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_16 "/>
</bind>
</comp>

<comp id="940" class="1005" name="trunc_ln50_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="5" slack="1"/>
<pin id="942" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="945" class="1005" name="i_68_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="3" slack="0"/>
<pin id="947" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_68 "/>
</bind>
</comp>

<comp id="950" class="1005" name="icmp_ln38_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="954" class="1005" name="state_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="14" slack="1"/>
<pin id="956" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="add_ln39_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="1"/>
<pin id="961" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="964" class="1005" name="ref_tmp_1_i_i_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="3" slack="1"/>
<pin id="966" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp_1_i_i_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="197" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="303"><net_src comp="84" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="296" pin=4"/></net>

<net id="308"><net_src comp="158" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="254" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="254" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="324"><net_src comp="254" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="342"><net_src comp="265" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="265" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="58" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="265" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="358"><net_src comp="265" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="355" pin="1"/><net_sink comp="359" pin=5"/></net>

<net id="372"><net_src comp="359" pin="6"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="373" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="68" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="395"><net_src comp="338" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="401"><net_src comp="158" pin="7"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="407" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="407" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="429"><net_src comp="261" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="440"><net_src comp="261" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="72" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="451"><net_src comp="261" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="58" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="460"><net_src comp="305" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="456" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="453" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="472" pin="2"/><net_sink comp="158" pin=4"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="456" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="491"><net_src comp="484" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="484" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="512"><net_src comp="305" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="508" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="502" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="505" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="518" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="533" pin="2"/><net_sink comp="158" pin=4"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="508" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="553"><net_src comp="546" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="64" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="546" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="66" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="68" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="570" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="564" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="567" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="583" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="598" pin="2"/><net_sink comp="158" pin=4"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="570" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="579" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="625" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="634"><net_src comp="631" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="639"><net_src comp="277" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="42" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="277" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="650"><net_src comp="277" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="46" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="659"><net_src comp="288" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="42" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="288" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="58" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="288" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="74" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="40" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="671" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="694"><net_src comp="76" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="78" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="80" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="701"><net_src comp="688" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="707"><net_src comp="671" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="284" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="718"><net_src comp="82" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="40" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="723"><net_src comp="713" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="224" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="738"><net_src comp="98" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="744"><net_src comp="104" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="749"><net_src comp="110" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="359" pin=3"/></net>

<net id="754"><net_src comp="116" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="759"><net_src comp="122" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="764"><net_src comp="128" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="769"><net_src comp="134" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="774"><net_src comp="140" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="779"><net_src comp="146" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="784"><net_src comp="309" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="789"><net_src comp="320" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="326" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="798"><net_src comp="329" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="803"><net_src comp="332" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="808"><net_src comp="335" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="813"><net_src comp="338" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="821"><net_src comp="369" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="828"><net_src comp="378" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="834"><net_src comp="382" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="839"><net_src comp="165" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="845"><net_src comp="176" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="851"><net_src comp="397" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="856"><net_src comp="402" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="861"><net_src comp="411" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="867"><net_src comp="415" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="872"><net_src comp="183" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="878"><net_src comp="190" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="883"><net_src comp="447" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="888"><net_src comp="461" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="893"><net_src comp="478" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="898"><net_src comp="488" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="904"><net_src comp="492" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="909"><net_src comp="158" pin="7"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="914"><net_src comp="513" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="919"><net_src comp="540" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="924"><net_src comp="550" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="930"><net_src comp="554" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="935"><net_src comp="635" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="943"><net_src comp="652" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="948"><net_src comp="655" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="953"><net_src comp="661" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="217" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="962"><net_src comp="703" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="967"><net_src comp="237" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mulmod : state | {11 12 }
	Port: mulmod : p_read4 | {1 }
	Port: mulmod : p_read11 | {1 }
	Port: mulmod : p_read12 | {1 }
	Port: mulmod : p_read13 | {1 }
	Port: mulmod : p_read | {1 }
	Port: mulmod : p_read1 | {1 }
	Port: mulmod : p_read2 | {1 }
	Port: mulmod : p_read3 | {1 }
	Port: mulmod : mod_r | {1 }
	Port: mulmod : intx_internal_reciprocal_table | {13 14 }
  - Chain level:
	State 1
	State 2
		add_ln29 : 1
		zext_ln29 : 1
		p_word_num_bits_addr : 2
		store_ln29 : 3
		icmp_ln29 : 1
		br_ln29 : 2
	State 3
		j_3 : 1
		icmp_ln378 : 1
		br_ln378 : 2
		j_6_cast : 1
		empty_169 : 1
		y_assign : 2
		zext_ln397 : 3
		mul_ln397 : 4
		trunc_ln107 : 5
		trunc_ln107_3 : 5
		p_word_num_bits_addr_1 : 2
		p_word_num_bits_load : 3
		zext_ln48 : 2
		p_word_num_bits_addr_2 : 3
		p_word_num_bits_load_1 : 4
	State 4
		add_ln175 : 1
		icmp_ln176 : 2
		trunc_ln107_1 : 1
		trunc_ln107_5 : 1
		zext_ln48_1 : 1
		p_word_num_bits_addr_3 : 2
		p_word_num_bits_load_2 : 3
		zext_ln48_2 : 1
		p_word_num_bits_addr_4 : 2
		p_word_num_bits_load_3 : 3
	State 5
		icmp_ln176_3 : 1
		add_ln175_7 : 1
		add_ln175_8 : 2
		icmp_ln176_4 : 3
		store_ln384 : 3
		trunc_ln107_2 : 1
		trunc_ln107_7 : 1
	State 6
		icmp_ln176_5 : 1
		add_ln175_10 : 1
		add_ln175_11 : 1
		zext_ln175_2 : 2
		add_ln175_12 : 3
		icmp_ln176_6 : 4
		store_ln384 : 4
		trunc_ln107_4 : 1
		trunc_ln107_9 : 1
	State 7
		icmp_ln176_7 : 1
		zext_ln175_3 : 2
		add_ln175_15 : 1
		add_ln175_16 : 1
		zext_ln175_4 : 2
		add_ln175_14 : 3
		icmp_ln176_8 : 4
		zext_ln177_6 : 5
		add_ln177_7 : 6
		zext_ln177_7 : 7
		add_ln177 : 8
		store_ln384 : 4
		p_word_num_bits_addr_5 : 1
		store_ln387 : 9
	State 8
	State 9
		add_ln29_16 : 1
		idx11_cast2 : 1
		y_word_num_bits_assign_addr_1 : 2
		store_ln29 : 3
		icmp_ln29_26 : 1
		br_ln29 : 2
	State 10
	State 11
		i_68 : 1
		icmp_ln38 : 1
		br_ln38 : 2
		trunc_ln50_24 : 1
		shl_ln : 2
		zext_ln50 : 3
		add_ln50 : 4
		lshr_ln39_1 : 5
		zext_ln39 : 6
		state_addr : 7
		state_load : 8
		add_ln39 : 3
	State 12
		zext_ln39_1 : 1
		lshr_ln39 : 2
		trunc_ln39 : 3
		y_word_num_bits_assign_addr : 1
		store_ln39 : 4
	State 13
	State 14
	State 15
		ref_tmp_1_i_i_load : 1
	State 16
		ret_ln718 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   call   | grp_udivrem_512u_s_fu_296 |    0    |   173   | 27.2122 |  10288  |  17500  |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   lshr   |      lshr_ln39_fu_724     |    0    |    0    |    0    |    0    |   950   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      add_ln29_fu_309      |    0    |    0    |    0    |    0    |    10   |
|          |         j_3_fu_338        |    0    |    0    |    0    |    0    |    10   |
|          |      add_ln175_fu_397     |    0    |    0    |    0    |    0    |    71   |
|          |     add_ln383_1_fu_425    |    0    |    0    |    0    |    0    |    10   |
|          |     add_ln383_2_fu_436    |    0    |    0    |    0    |    0    |    10   |
|          |     add_ln175_6_fu_456    |    0    |    0    |    0    |    0    |    71   |
|          |     add_ln175_7_fu_466    |    0    |    0    |    0    |    0    |    64   |
|          |     add_ln175_8_fu_472    |    0    |    0    |    0    |    0    |    64   |
|          |     add_ln175_9_fu_508    |    0    |    0    |    0    |    0    |    71   |
|          |    add_ln175_10_fu_518    |    0    |    0    |    0    |    0    |    64   |
|    add   |    add_ln175_11_fu_523    |    0    |    0    |    0    |    0    |    9    |
|          |    add_ln175_12_fu_533    |    0    |    0    |    0    |    0    |    64   |
|          |    add_ln175_13_fu_570    |    0    |    0    |    0    |    0    |    71   |
|          |    add_ln175_15_fu_583    |    0    |    0    |    0    |    0    |    64   |
|          |    add_ln175_16_fu_588    |    0    |    0    |    0    |    0    |    9    |
|          |    add_ln175_14_fu_598    |    0    |    0    |    0    |    0    |    64   |
|          |     add_ln177_7_fu_615    |    0    |    0    |    0    |    0    |    9    |
|          |      add_ln177_fu_625     |    0    |    0    |    0    |    0    |    71   |
|          |     add_ln29_16_fu_635    |    0    |    0    |    0    |    0    |    10   |
|          |        i_68_fu_655        |    0    |    0    |    0    |    0    |    10   |
|          |      add_ln50_fu_683      |    0    |    0    |    0    |    0    |    26   |
|          |      add_ln39_fu_703      |    0    |    0    |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      icmp_ln29_fu_320     |    0    |    0    |    0    |    0    |    8    |
|          |     icmp_ln378_fu_344     |    0    |    0    |    0    |    0    |    8    |
|          |     icmp_ln176_fu_402     |    0    |    0    |    0    |    0    |    29   |
|          |    icmp_ln176_3_fu_461    |    0    |    0    |    0    |    0    |    29   |
|          |    icmp_ln176_4_fu_478    |    0    |    0    |    0    |    0    |    29   |
|   icmp   |    icmp_ln176_5_fu_513    |    0    |    0    |    0    |    0    |    29   |
|          |    icmp_ln176_6_fu_540    |    0    |    0    |    0    |    0    |    29   |
|          |    icmp_ln176_7_fu_574    |    0    |    0    |    0    |    0    |    29   |
|          |    icmp_ln176_8_fu_605    |    0    |    0    |    0    |    0    |    29   |
|          |    icmp_ln29_26_fu_646    |    0    |    0    |    0    |    0    |    8    |
|          |      icmp_ln38_fu_661     |    0    |    0    |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      mul_ln397_fu_373     |    0    |    8    |    0    |    0    |    45   |
|    mul   |     mul_ln397_1_fu_407    |    0    |    8    |    0    |    0    |    45   |
|          |     mul_ln397_2_fu_484    |    0    |    8    |    0    |    0    |    45   |
|          |     mul_ln397_3_fu_546    |    0    |    8    |    0    |    0    |    45   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|    mux   |      y_assign_fu_359      |    0    |    0    |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|    xor   |      xor_ln387_fu_447     |    0    |    0    |    0    |    0    |    3    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |    mod_read_read_fu_98    |    0    |    0    |    0    |    0    |    0    |
|          |    p_read38_read_fu_104   |    0    |    0    |    0    |    0    |    0    |
|          |    p_read27_read_fu_110   |    0    |    0    |    0    |    0    |    0    |
|          |    p_read16_read_fu_116   |    0    |    0    |    0    |    0    |    0    |
|   read   |   p_read_14_read_fu_122   |    0    |    0    |    0    |    0    |    0    |
|          |   p_read_15_read_fu_128   |    0    |    0    |    0    |    0    |    0    |
|          |   p_read_16_read_fu_134   |    0    |    0    |    0    |    0    |    0    |
|          |   p_read112_read_fu_140   |    0    |    0    |    0    |    0    |    0    |
|          |    p_read41_read_fu_146   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      zext_ln29_fu_315     |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln397_9_fu_326    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln397_10_fu_329   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln397_11_fu_332   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln397_12_fu_335   |    0    |    0    |    0    |    0    |    0    |
|          |      j_6_cast_fu_350      |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln397_fu_369     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln48_fu_392     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln48_1_fu_431    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln48_2_fu_442    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln177_fu_453     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln175_fu_502     |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln384_fu_505     |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln175_2_fu_529    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln175_1_fu_564    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln384_1_fu_567    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln175_3_fu_579    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln175_4_fu_594    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln177_6_fu_611    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln177_7_fu_621    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln48_3_fu_631    |    0    |    0    |    0    |    0    |    0    |
|          |     idx11_cast2_fu_641    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln50_fu_679     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln39_fu_698     |    0    |    0    |    0    |    0    |    0    |
|          |     i_99_cast3_fu_708     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln39_1_fu_720    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      empty_169_fu_355     |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln107_fu_378    |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln107_1_fu_411   |    0    |    0    |    0    |    0    |    0    |
|   trunc  |    trunc_ln107_2_fu_488   |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln107_4_fu_550   |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln50_fu_652     |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln50_24_fu_667   |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln39_fu_730     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |    trunc_ln107_3_fu_382   |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln107_5_fu_415   |    0    |    0    |    0    |    0    |    0    |
|partselect|    trunc_ln107_7_fu_492   |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln107_9_fu_554   |    0    |    0    |    0    |    0    |    0    |
|          |     lshr_ln39_1_fu_688    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_671       |    0    |    0    |    0    |    0    |    0    |
|          |      shl_ln21_fu_713      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    0    |   205   | 27.2122 |  10288  |  19752  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|    p_word_num_bits   |    0   |   128  |    8   |
|     ref_tmp_1_i_i    |    0   |   128  |    8   |
|y_word_num_bits_assign|    0   |   128  |    8   |
+----------------------+--------+--------+--------+
|         Total        |    0   |   384  |   24   |
+----------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln175_reg_848      |   64   |
|      add_ln29_16_reg_932     |    3   |
|       add_ln29_reg_781       |    3   |
|       add_ln39_reg_959       |    5   |
|         i_68_reg_945         |    3   |
|           i_reg_284          |    3   |
|     icmp_ln176_3_reg_885     |    1   |
|     icmp_ln176_4_reg_890     |    1   |
|     icmp_ln176_5_reg_911     |    1   |
|     icmp_ln176_6_reg_916     |    1   |
|      icmp_ln176_reg_853      |    1   |
|       icmp_ln29_reg_786      |    1   |
|       icmp_ln38_reg_950      |    1   |
|         idx11_reg_273        |    3   |
|          idx_reg_250         |    3   |
|          j_3_reg_810         |    3   |
|           j_reg_261          |    3   |
|       mod_read_reg_735       |   19   |
|       p_read112_reg_771      |   64   |
|       p_read16_reg_751       |   64   |
|       p_read27_reg_746       |   64   |
|       p_read38_reg_741       |   64   |
|       p_read41_reg_776       |   64   |
|       p_read_14_reg_756      |   64   |
|       p_read_15_reg_761      |   64   |
|       p_read_16_reg_766      |   64   |
|p_word_num_bits_addr_1_reg_836|    3   |
|p_word_num_bits_addr_2_reg_842|    3   |
|p_word_num_bits_addr_3_reg_869|    3   |
|p_word_num_bits_addr_4_reg_875|    3   |
|p_word_num_bits_load_3_reg_906|   64   |
|  ref_tmp_1_i_i_addr_reg_964  |    3   |
|            reg_305           |   64   |
|      state_addr_reg_954      |   14   |
|     trunc_ln107_1_reg_858    |   64   |
|     trunc_ln107_2_reg_895    |   64   |
|     trunc_ln107_3_reg_831    |   64   |
|     trunc_ln107_4_reg_921    |   64   |
|     trunc_ln107_5_reg_864    |   64   |
|     trunc_ln107_7_reg_901    |   64   |
|     trunc_ln107_9_reg_927    |   64   |
|      trunc_ln107_reg_825     |   64   |
|      trunc_ln50_reg_940      |    5   |
|       xor_ln387_reg_880      |    3   |
|     zext_ln397_10_reg_795    |   128  |
|     zext_ln397_11_reg_800    |   128  |
|     zext_ln397_12_reg_805    |   128  |
|     zext_ln397_9_reg_790     |   128  |
|      zext_ln397_reg_818      |   128  |
+------------------------------+--------+
|             Total            |  1948  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_158 |  p0  |   7  |   3  |   21   ||    37   |
| grp_access_fu_158 |  p1  |   3  |  64  |   192  ||    14   |
| grp_access_fu_158 |  p2  |   6  |   0  |    0   ||    31   |
| grp_access_fu_158 |  p4  |   3  |   3  |    9   ||    14   |
| grp_access_fu_210 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_210 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_224 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   3  |    6   ||    9    |
|     j_reg_261     |  p0  |   2  |   3  |    6   ||    9    |
|     i_reg_284     |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   402  || 5.06357 ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   205  |   27   |  10288 |  19752 |
|   Memory  |    0   |    -   |    -   |   384  |   24   |
|Multiplexer|    -   |    -   |    5   |    -   |   150  |
|  Register |    -   |    -   |    -   |  1948  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   205  |   32   |  12620 |  19926 |
+-----------+--------+--------+--------+--------+--------+
