{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 19:19:06 2020 " "Info: Processing started: Tue Oct 13 19:19:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLightsControl -c TrafficLightsControl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLightsControl -c TrafficLightsControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maincomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficLightsControl-TrafficLightsControl_arch " "Info: Found design unit 1: TrafficLightsControl-TrafficLightsControl_arch" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightsControl " "Info: Found entity 1: TrafficLightsControl" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossover1000.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crossover1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crossover1000-crossover1000_arch " "Info: Found design unit 1: crossover1000-crossover1000_arch" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crossover1000 " "Info: Found entity 1: crossover1000" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Info: Found design unit 1: counter-counter_arch" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotdisp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dotdisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dotdisp-dotdisp_arch " "Info: Found design unit 1: dotdisp-dotdisp_arch" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dotdisp " "Info: Found entity 1: dotdisp" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaltube.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digitaltube.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalTube-DigitalTube_arch " "Info: Found design unit 1: DigitalTube-DigitalTube_arch" {  } { { "DigitalTube.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTube.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DigitalTube " "Info: Found entity 1: DigitalTube" {  } { { "DigitalTube.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTube.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaltubecounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digitaltubecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalTubeCounter-DigitalTubeCounter_arch " "Info: Found design unit 1: DigitalTubeCounter-DigitalTubeCounter_arch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DigitalTubeCounter " "Info: Found entity 1: DigitalTubeCounter" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stabilizer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file stabilizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stabilizer-Stabilizer_arch " "Info: Found design unit 1: Stabilizer-Stabilizer_arch" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stabilizer " "Info: Found entity 1: Stabilizer" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaltubecomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digitaltubecomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalTubeComp-DigitalTubeComp_arch " "Info: Found design unit 1: DigitalTubeComp-DigitalTubeComp_arch" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DigitalTubeComp " "Info: Found entity 1: DigitalTubeComp" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beep-Beep_arch " "Info: Found design unit 1: Beep-Beep_arch" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Beep " "Info: Found entity 1: Beep" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLightsControl " "Info: Elaborating entity \"TrafficLightsControl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stabilizer Stabilizer:stab " "Info: Elaborating entity \"Stabilizer\" for hierarchy \"Stabilizer:stab\"" {  } { { "MainComp.vhd" "stab" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Stabilizer.vhd(34) " "Warning (10492): VHDL Process Statement warning at Stabilizer.vhd(34): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossover1000 crossover1000:crossover " "Info: Elaborating entity \"crossover1000\" for hierarchy \"crossover1000:crossover\"" {  } { { "MainComp.vhd" "crossover" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:maincounter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:maincounter\"" {  } { { "MainComp.vhd" "maincounter" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalTubeCounter DigitalTubeCounter:DTC " "Info: Elaborating entity \"DigitalTubeCounter\" for hierarchy \"DigitalTubeCounter:DTC\"" {  } { { "MainComp.vhd" "DTC" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TubeCode7Out DigitalTubeCounter.vhd(20) " "Warning (10631): VHDL Process Statement warning at DigitalTubeCounter.vhd(20): inferring latch(es) for signal or variable \"TubeCode7Out\", which holds its previous value in one or more paths through the process" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TubeCode6Out DigitalTubeCounter.vhd(20) " "Warning (10631): VHDL Process Statement warning at DigitalTubeCounter.vhd(20): inferring latch(es) for signal or variable \"TubeCode6Out\", which holds its previous value in one or more paths through the process" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TubeCode1Out DigitalTubeCounter.vhd(20) " "Warning (10631): VHDL Process Statement warning at DigitalTubeCounter.vhd(20): inferring latch(es) for signal or variable \"TubeCode1Out\", which holds its previous value in one or more paths through the process" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TubeCode0Out DigitalTubeCounter.vhd(20) " "Warning (10631): VHDL Process Statement warning at DigitalTubeCounter.vhd(20): inferring latch(es) for signal or variable \"TubeCode0Out\", which holds its previous value in one or more paths through the process" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode0Out\[0\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode0Out\[0\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode0Out\[1\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode0Out\[1\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode0Out\[2\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode0Out\[2\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode0Out\[3\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode0Out\[3\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode1Out\[0\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode1Out\[0\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode1Out\[1\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode1Out\[1\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode1Out\[2\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode1Out\[2\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode1Out\[3\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode1Out\[3\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode6Out\[0\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode6Out\[0\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode6Out\[1\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode6Out\[1\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode6Out\[2\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode6Out\[2\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode6Out\[3\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode6Out\[3\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode7Out\[0\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode7Out\[0\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode7Out\[1\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode7Out\[1\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode7Out\[2\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode7Out\[2\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode7Out\[3\] DigitalTubeCounter.vhd(20) " "Info (10041): Inferred latch for \"TubeCode7Out\[3\]\" at DigitalTubeCounter.vhd(20)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalTube DigitalTube:DT7 " "Info: Elaborating entity \"DigitalTube\" for hierarchy \"DigitalTube:DT7\"" {  } { { "MainComp.vhd" "DT7" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalTubeComp DigitalTubeComp:DigTube " "Info: Elaborating entity \"DigitalTubeComp\" for hierarchy \"DigitalTubeComp:DigTube\"" {  } { { "MainComp.vhd" "DigTube" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TubeDisp7In DigitalTubeComp.vhd(36) " "Warning (10492): VHDL Process Statement warning at DigitalTubeComp.vhd(36): signal \"TubeDisp7In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TubeDisp6In DigitalTubeComp.vhd(37) " "Warning (10492): VHDL Process Statement warning at DigitalTubeComp.vhd(37): signal \"TubeDisp6In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TubeDisp1In DigitalTubeComp.vhd(38) " "Warning (10492): VHDL Process Statement warning at DigitalTubeComp.vhd(38): signal \"TubeDisp1In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TubeDisp0In DigitalTubeComp.vhd(39) " "Warning (10492): VHDL Process Statement warning at DigitalTubeComp.vhd(39): signal \"TubeDisp0In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotdisp dotdisp:dot_array " "Info: Elaborating entity \"dotdisp\" for hierarchy \"dotdisp:dot_array\"" {  } { { "MainComp.vhd" "dot_array" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row dotdisp.vhd(31) " "Warning (10631): VHDL Process Statement warning at dotdisp.vhd(31): inferring latch(es) for signal or variable \"row\", which holds its previous value in one or more paths through the process" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_r dotdisp.vhd(31) " "Warning (10631): VHDL Process Statement warning at dotdisp.vhd(31): inferring latch(es) for signal or variable \"col_r\", which holds its previous value in one or more paths through the process" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_g dotdisp.vhd(31) " "Warning (10631): VHDL Process Statement warning at dotdisp.vhd(31): inferring latch(es) for signal or variable \"col_g\", which holds its previous value in one or more paths through the process" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[0\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[1\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[2\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[3\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[4\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[5\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[6\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[7\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[0\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[1\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[2\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[3\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[4\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[5\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[6\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[7\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[0\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[1\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[2\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[3\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[4\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[5\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[6\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[7\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beep Beep:BP " "Info: Elaborating entity \"Beep\" for hierarchy \"Beep:BP\"" {  } { { "MainComp.vhd" "BP" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slowclk Beep.vhd(63) " "Warning (10492): VHDL Process Statement warning at Beep.vhd(63): signal \"slowclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alert Beep.vhd(63) " "Warning (10492): VHDL Process Statement warning at Beep.vhd(63): signal \"alert\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fastclk Beep.vhd(65) " "Warning (10492): VHDL Process Statement warning at Beep.vhd(65): signal \"fastclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alert Beep.vhd(65) " "Warning (10492): VHDL Process Statement warning at Beep.vhd(65): signal \"alert\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|row\[0\] " "Warning: LATCH primitive \"dotdisp:dot_array\|row\[0\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|row\[1\] " "Warning: LATCH primitive \"dotdisp:dot_array\|row\[1\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|row\[2\] " "Warning: LATCH primitive \"dotdisp:dot_array\|row\[2\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|row\[3\] " "Warning: LATCH primitive \"dotdisp:dot_array\|row\[3\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|row\[4\] " "Warning: LATCH primitive \"dotdisp:dot_array\|row\[4\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|row\[5\] " "Warning: LATCH primitive \"dotdisp:dot_array\|row\[5\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|row\[6\] " "Warning: LATCH primitive \"dotdisp:dot_array\|row\[6\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|row\[7\] " "Warning: LATCH primitive \"dotdisp:dot_array\|row\[7\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_r\[0\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_r\[0\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_r\[1\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_r\[1\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_r\[2\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_r\[2\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_r\[5\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_r\[5\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_r\[6\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_r\[6\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_r\[7\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_r\[7\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_g\[0\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_g\[0\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_g\[1\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_g\[1\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_g\[2\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_g\[2\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_g\[5\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_g\[5\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_g\[6\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_g\[6\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dotdisp:dot_array\|col_g\[7\] " "Warning: LATCH primitive \"dotdisp:dot_array\|col_g\[7\]\" is permanently enabled" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode1Out\[1\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode1Out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode6Out\[0\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode6Out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode6Out\[1\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode6Out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[4\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode6Out\[2\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode6Out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[5\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode6Out\[3\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode6Out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[5\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode7Out\[1\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode7Out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode0Out\[0\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode0Out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[4\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode0Out\[1\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode0Out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[4\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode0Out\[2\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode0Out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[5\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode0Out\[3\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode0Out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[3\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode1Out\[0\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode1Out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[5\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DigitalTubeCounter:DTC\|TubeCode7Out\[0\] " "Warning: Latch DigitalTubeCounter:DTC\|TubeCode7Out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:maincounter\|cnt_tmp\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:maincounter\|cnt_tmp\[5\]" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "col_r\[3\] GND " "Warning (13410): Pin \"col_r\[3\]\" is stuck at GND" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col_r\[4\] GND " "Warning (13410): Pin \"col_r\[4\]\" is stuck at GND" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col_g\[3\] GND " "Warning (13410): Pin \"col_g\[3\]\" is stuck at GND" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col_g\[4\] GND " "Warning (13410): Pin \"col_g\[4\]\" is stuck at GND" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TubeDispScan\[2\] VCC " "Warning (13410): Pin \"TubeDispScan\[2\]\" is stuck at VCC" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TubeDispScan\[3\] VCC " "Warning (13410): Pin \"TubeDispScan\[3\]\" is stuck at VCC" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TubeDispScan\[4\] VCC " "Warning (13410): Pin \"TubeDispScan\[4\]\" is stuck at VCC" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TubeDispScan\[5\] VCC " "Warning (13410): Pin \"TubeDispScan\[5\]\" is stuck at VCC" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Info: Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Info: Implemented 183 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4457 " "Info: Peak virtual memory: 4457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 19:19:09 2020 " "Info: Processing ended: Tue Oct 13 19:19:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 19:19:09 2020 " "Info: Processing started: Tue Oct 13 19:19:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TrafficLightsControl EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"TrafficLightsControl\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 42 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BeepOut " "Info: Pin BeepOut not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { BeepOut } } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BeepOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/" 0 { } { { 0 { 0 ""} 0 452 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DigitalTubeCounter:DTC\|Mux14~1 Global clock " "Info: Automatically promoted signal \"DigitalTubeCounter:DTC\|Mux14~1\" to use Global clock" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "crossover1000:crossover\|clk_tmp Global clock " "Info: Automatically promoted some destinations of signal \"crossover1000:crossover\|clk_tmp\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "crossover1000:crossover\|clk_tmp " "Info: Destination \"crossover1000:crossover\|clk_tmp\" may be non-global or may not use global clock" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Stabilizer:stab\|OutputButton~0 Global clock " "Info: Automatically promoted signal \"Stabilizer:stab\|OutputButton~0\" to use Global clock" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 10 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 7 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 29 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 21 9 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.669 ns register pin " "Info: Estimated most critical path is register to pin delay of 10.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalTubeCounter:DTC\|TubeCode0Out\[3\] 1 REG LAB_X9_Y7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y7; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode0Out\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigitalTubeCounter:DTC|TubeCode0Out[3] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.200 ns) 2.243 ns DigitalTube:DT0\|Mux3~0 2 COMB LAB_X12_Y7 1 " "Info: 2: + IC(2.043 ns) + CELL(0.200 ns) = 2.243 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'DigitalTube:DT0\|Mux3~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.243 ns" { DigitalTubeCounter:DTC|TubeCode0Out[3] DigitalTube:DT0|Mux3~0 } "NODE_NAME" } } { "DigitalTube.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTube.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.760 ns) + CELL(0.200 ns) 5.203 ns DigitalTubeComp:DigTube\|Mux7~1 3 COMB LAB_X10_Y10 1 " "Info: 3: + IC(2.760 ns) + CELL(0.200 ns) = 5.203 ns; Loc. = LAB_X10_Y10; Fanout = 1; COMB Node = 'DigitalTubeComp:DigTube\|Mux7~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.960 ns" { DigitalTube:DT0|Mux3~0 DigitalTubeComp:DigTube|Mux7~1 } "NODE_NAME" } } { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.144 ns) + CELL(2.322 ns) 10.669 ns TubeDispOut\[3\] 4 PIN PIN_57 0 " "Info: 4: + IC(3.144 ns) + CELL(2.322 ns) = 10.669 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'TubeDispOut\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.466 ns" { DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.722 ns ( 25.51 % ) " "Info: Total cell delay = 2.722 ns ( 25.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.947 ns ( 74.49 % ) " "Info: Total interconnect delay = 7.947 ns ( 74.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.669 ns" { DigitalTubeCounter:DTC|TubeCode0Out[3] DigitalTube:DT0|Mux3~0 DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/TrafficLightsControl.fit.smsg " "Info: Generated suppressed messages file C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/TrafficLightsControl.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4514 " "Info: Peak virtual memory: 4514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 19:19:11 2020 " "Info: Processing ended: Tue Oct 13 19:19:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 19:19:12 2020 " "Info: Processing started: Tue Oct 13 19:19:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4371 " "Info: Peak virtual memory: 4371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 19:19:12 2020 " "Info: Processing ended: Tue Oct 13 19:19:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 19:19:13 2020 " "Info: Processing started: Tue Oct 13 19:19:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[2\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[2\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[3\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[3\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode7Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode7Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[2\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[2\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[3\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[3\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode1Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode1Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode7Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode7Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode1Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode1Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "DigitalTubeCounter:DTC\|Mux14~0 " "Info: Detected gated clock \"DigitalTubeCounter:DTC\|Mux14~0\" as buffer" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigitalTubeCounter:DTC\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DigitalTubeCounter:DTC\|Mux14~1 " "Info: Detected gated clock \"DigitalTubeCounter:DTC\|Mux14~1\" as buffer" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigitalTubeCounter:DTC\|Mux14~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[4\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[4\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[1\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[1\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[0\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[0\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[3\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[3\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[2\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[2\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "crossover1000:crossover\|clk_tmp " "Info: Detected ripple clock \"crossover1000:crossover\|clk_tmp\" as buffer" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "crossover1000:crossover\|clk_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[5\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[5\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Beep:BP\|\\P2:c3\[2\] register Beep:BP\|\\P2:c3\[5\] 108.7 MHz 9.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 108.7 MHz between source register \"Beep:BP\|\\P2:c3\[2\]\" and destination register \"Beep:BP\|\\P2:c3\[5\]\" (period= 9.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.491 ns + Longest register register " "Info: + Longest register to register delay is 8.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Beep:BP\|\\P2:c3\[2\] 1 REG LC_X12_Y9_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y9_N1; Fanout = 4; REG Node = 'Beep:BP\|\\P2:c3\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Beep:BP|\P2:c3[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.898 ns) + CELL(0.747 ns) 3.645 ns Beep:BP\|Add2~27 2 COMB LC_X13_Y3_N2 2 " "Info: 2: + IC(2.898 ns) + CELL(0.747 ns) = 3.645 ns; Loc. = LC_X13_Y3_N2; Fanout = 2; COMB Node = 'Beep:BP\|Add2~27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.645 ns" { Beep:BP|\P2:c3[2] Beep:BP|Add2~27 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.768 ns Beep:BP\|Add2~22 3 COMB LC_X13_Y3_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.768 ns; Loc. = LC_X13_Y3_N3; Fanout = 2; COMB Node = 'Beep:BP\|Add2~22'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:BP|Add2~27 Beep:BP|Add2~22 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.029 ns Beep:BP\|Add2~17 4 COMB LC_X13_Y3_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 4.029 ns; Loc. = LC_X13_Y3_N4; Fanout = 3; COMB Node = 'Beep:BP\|Add2~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Beep:BP|Add2~22 Beep:BP|Add2~17 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.004 ns Beep:BP\|Add2~10 5 COMB LC_X13_Y3_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.975 ns) = 5.004 ns; Loc. = LC_X13_Y3_N5; Fanout = 1; COMB Node = 'Beep:BP\|Add2~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.975 ns" { Beep:BP|Add2~17 Beep:BP|Add2~10 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.683 ns) + CELL(0.804 ns) 8.491 ns Beep:BP\|\\P2:c3\[5\] 6 REG LC_X12_Y9_N6 4 " "Info: 6: + IC(2.683 ns) + CELL(0.804 ns) = 8.491 ns; Loc. = LC_X12_Y9_N6; Fanout = 4; REG Node = 'Beep:BP\|\\P2:c3\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.487 ns" { Beep:BP|Add2~10 Beep:BP|\P2:c3[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 34.27 % ) " "Info: Total cell delay = 2.910 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.581 ns ( 65.73 % ) " "Info: Total interconnect delay = 5.581 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.491 ns" { Beep:BP|\P2:c3[2] Beep:BP|Add2~27 Beep:BP|Add2~22 Beep:BP|Add2~17 Beep:BP|Add2~10 Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.491 ns" { Beep:BP|\P2:c3[2] {} Beep:BP|Add2~27 {} Beep:BP|Add2~22 {} Beep:BP|Add2~17 {} Beep:BP|Add2~10 {} Beep:BP|\P2:c3[5] {} } { 0.000ns 2.898ns 0.000ns 0.000ns 0.000ns 2.683ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Beep:BP\|\\P2:c3\[5\] 2 REG LC_X12_Y9_N6 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y9_N6; Fanout = 4; REG Node = 'Beep:BP\|\\P2:c3\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Beep:BP|\P2:c3[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Beep:BP\|\\P2:c3\[2\] 2 REG LC_X12_Y9_N1 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y9_N1; Fanout = 4; REG Node = 'Beep:BP\|\\P2:c3\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Beep:BP|\P2:c3[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.491 ns" { Beep:BP|\P2:c3[2] Beep:BP|Add2~27 Beep:BP|Add2~22 Beep:BP|Add2~17 Beep:BP|Add2~10 Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.491 ns" { Beep:BP|\P2:c3[2] {} Beep:BP|Add2~27 {} Beep:BP|Add2~22 {} Beep:BP|Add2~17 {} Beep:BP|Add2~10 {} Beep:BP|\P2:c3[5] {} } { 0.000ns 2.898ns 0.000ns 0.000ns 0.000ns 2.683ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.804ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 69 " "Warning: Circuit may not operate. Detected 69 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:maincounter\|cnt_tmp\[2\] DigitalTubeCounter:DTC\|TubeCode6Out\[2\] clk 5.162 ns " "Info: Found hold time violation between source  pin or register \"counter:maincounter\|cnt_tmp\[2\]\" and destination pin or register \"DigitalTubeCounter:DTC\|TubeCode6Out\[2\]\" for clock \"clk\" (Hold time is 5.162 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.796 ns + Largest " "Info: + Largest clock skew is 10.796 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.610 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X4_Y10_N8 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X4_Y10_N8; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.701 ns) + CELL(1.294 ns) 11.190 ns counter:maincounter\|cnt_tmp\[3\] 3 REG LC_X11_Y9_N4 35 " "Info: 3: + IC(5.701 ns) + CELL(1.294 ns) = 11.190 ns; Loc. = LC_X11_Y9_N4; Fanout = 35; REG Node = 'counter:maincounter\|cnt_tmp\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.995 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.843 ns) + CELL(0.511 ns) 14.544 ns DigitalTubeCounter:DTC\|Mux14~0 4 COMB LC_X11_Y8_N3 1 " "Info: 4: + IC(2.843 ns) + CELL(0.511 ns) = 14.544 ns; Loc. = LC_X11_Y8_N3; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux14~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.354 ns" { counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 15.454 ns DigitalTubeCounter:DTC\|Mux14~1 5 COMB LC_X11_Y8_N0 12 " "Info: 5: + IC(0.710 ns) + CELL(0.200 ns) = 15.454 ns; Loc. = LC_X11_Y8_N0; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux14~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.416 ns) + CELL(0.740 ns) 21.610 ns DigitalTubeCounter:DTC\|TubeCode6Out\[2\] 6 REG LC_X10_Y10_N0 7 " "Info: 6: + IC(5.416 ns) + CELL(0.740 ns) = 21.610 ns; Loc. = LC_X10_Y10_N0; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.156 ns" { DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.202 ns ( 24.07 % ) " "Info: Total cell delay = 5.202 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.408 ns ( 75.93 % ) " "Info: Total interconnect delay = 16.408 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.610 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.610 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.416ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.814 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 10.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X4_Y10_N8 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X4_Y10_N8; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.701 ns) + CELL(0.918 ns) 10.814 ns counter:maincounter\|cnt_tmp\[2\] 3 REG LC_X11_Y9_N3 27 " "Info: 3: + IC(5.701 ns) + CELL(0.918 ns) = 10.814 ns; Loc. = LC_X11_Y9_N3; Fanout = 27; REG Node = 'counter:maincounter\|cnt_tmp\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.619 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 31.21 % ) " "Info: Total cell delay = 3.375 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.439 ns ( 68.79 % ) " "Info: Total interconnect delay = 7.439 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.814 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.814 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.610 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.610 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.416ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.814 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.814 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.258 ns - Shortest register register " "Info: - Shortest register to register delay is 5.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:maincounter\|cnt_tmp\[2\] 1 REG LC_X11_Y9_N3 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N3; Fanout = 27; REG Node = 'counter:maincounter\|cnt_tmp\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.740 ns) 2.872 ns DigitalTubeCounter:DTC\|Mux8~4 2 COMB LC_X10_Y9_N5 1 " "Info: 2: + IC(2.132 ns) + CELL(0.740 ns) = 2.872 ns; Loc. = LC_X10_Y9_N5; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux8~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.872 ns" { counter:maincounter|cnt_tmp[2] DigitalTubeCounter:DTC|Mux8~4 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.511 ns) 5.258 ns DigitalTubeCounter:DTC\|TubeCode6Out\[2\] 3 REG LC_X10_Y10_N0 7 " "Info: 3: + IC(1.875 ns) + CELL(0.511 ns) = 5.258 ns; Loc. = LC_X10_Y10_N0; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.386 ns" { DigitalTubeCounter:DTC|Mux8~4 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 23.79 % ) " "Info: Total cell delay = 1.251 ns ( 23.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.007 ns ( 76.21 % ) " "Info: Total interconnect delay = 4.007 ns ( 76.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.258 ns" { counter:maincounter|cnt_tmp[2] DigitalTubeCounter:DTC|Mux8~4 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.258 ns" { counter:maincounter|cnt_tmp[2] {} DigitalTubeCounter:DTC|Mux8~4 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 2.132ns 1.875ns } { 0.000ns 0.740ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.610 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.610 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.416ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.814 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.814 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.258 ns" { counter:maincounter|cnt_tmp[2] DigitalTubeCounter:DTC|Mux8~4 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.258 ns" { counter:maincounter|cnt_tmp[2] {} DigitalTubeCounter:DTC|Mux8~4 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 2.132ns 1.875ns } { 0.000ns 0.740ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Stabilizer:stab\|tmp1 rst clk 2.036 ns register " "Info: tsu for register \"Stabilizer:stab\|tmp1\" (data pin = \"rst\", clock pin = \"clk\") is 2.036 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.522 ns + Longest pin register " "Info: + Longest pin to register delay is 5.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_124 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.207 ns) + CELL(1.183 ns) 5.522 ns Stabilizer:stab\|tmp1 2 REG LC_X10_Y5_N6 2 " "Info: 2: + IC(3.207 ns) + CELL(1.183 ns) = 5.522 ns; Loc. = LC_X10_Y5_N6; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.390 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 41.92 % ) " "Info: Total cell delay = 2.315 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.207 ns ( 58.08 % ) " "Info: Total interconnect delay = 3.207 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.522 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.522 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.207ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Stabilizer:stab\|tmp1 2 REG LC_X10_Y5_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y5_N6; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.522 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.522 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.207ns } { 0.000ns 1.132ns 1.183ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk TubeDispOut\[3\] DigitalTubeCounter:DTC\|TubeCode0Out\[2\] 32.436 ns register " "Info: tco from clock \"clk\" to destination pin \"TubeDispOut\[3\]\" through register \"DigitalTubeCounter:DTC\|TubeCode0Out\[2\]\" is 32.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.160 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 21.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X4_Y10_N8 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X4_Y10_N8; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.701 ns) + CELL(1.294 ns) 11.190 ns counter:maincounter\|cnt_tmp\[3\] 3 REG LC_X11_Y9_N4 35 " "Info: 3: + IC(5.701 ns) + CELL(1.294 ns) = 11.190 ns; Loc. = LC_X11_Y9_N4; Fanout = 35; REG Node = 'counter:maincounter\|cnt_tmp\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.995 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.843 ns) + CELL(0.511 ns) 14.544 ns DigitalTubeCounter:DTC\|Mux14~0 4 COMB LC_X11_Y8_N3 1 " "Info: 4: + IC(2.843 ns) + CELL(0.511 ns) = 14.544 ns; Loc. = LC_X11_Y8_N3; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux14~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.354 ns" { counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 15.454 ns DigitalTubeCounter:DTC\|Mux14~1 5 COMB LC_X11_Y8_N0 12 " "Info: 5: + IC(0.710 ns) + CELL(0.200 ns) = 15.454 ns; Loc. = LC_X11_Y8_N0; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux14~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.506 ns) + CELL(0.200 ns) 21.160 ns DigitalTubeCounter:DTC\|TubeCode0Out\[2\] 6 REG LC_X9_Y7_N9 7 " "Info: 6: + IC(5.506 ns) + CELL(0.200 ns) = 21.160 ns; Loc. = LC_X9_Y7_N9; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode0Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.706 ns" { DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode0Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.662 ns ( 22.03 % ) " "Info: Total cell delay = 4.662 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.498 ns ( 77.97 % ) " "Info: Total interconnect delay = 16.498 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.160 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode0Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.160 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode0Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.506ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.276 ns + Longest register pin " "Info: + Longest register to pin delay is 11.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalTubeCounter:DTC\|TubeCode0Out\[2\] 1 REG LC_X9_Y7_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N9; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode0Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigitalTubeCounter:DTC|TubeCode0Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.914 ns) 2.772 ns DigitalTube:DT0\|Mux3~0 2 COMB LC_X12_Y7_N8 1 " "Info: 2: + IC(1.858 ns) + CELL(0.914 ns) = 2.772 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; COMB Node = 'DigitalTube:DT0\|Mux3~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.772 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] DigitalTube:DT0|Mux3~0 } "NODE_NAME" } } { "DigitalTube.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTube.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.511 ns) 5.797 ns DigitalTubeComp:DigTube\|Mux7~1 3 COMB LC_X10_Y10_N6 1 " "Info: 3: + IC(2.514 ns) + CELL(0.511 ns) = 5.797 ns; Loc. = LC_X10_Y10_N6; Fanout = 1; COMB Node = 'DigitalTubeComp:DigTube\|Mux7~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.025 ns" { DigitalTube:DT0|Mux3~0 DigitalTubeComp:DigTube|Mux7~1 } "NODE_NAME" } } { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.157 ns) + CELL(2.322 ns) 11.276 ns TubeDispOut\[3\] 4 PIN PIN_57 0 " "Info: 4: + IC(3.157 ns) + CELL(2.322 ns) = 11.276 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'TubeDispOut\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.479 ns" { DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.747 ns ( 33.23 % ) " "Info: Total cell delay = 3.747 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.529 ns ( 66.77 % ) " "Info: Total interconnect delay = 7.529 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.276 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] DigitalTube:DT0|Mux3~0 DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.276 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] {} DigitalTube:DT0|Mux3~0 {} DigitalTubeComp:DigTube|Mux7~1 {} TubeDispOut[3] {} } { 0.000ns 1.858ns 2.514ns 3.157ns } { 0.000ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.160 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode0Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.160 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode0Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.506ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.200ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.276 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] DigitalTube:DT0|Mux3~0 DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.276 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] {} DigitalTube:DT0|Mux3~0 {} DigitalTubeComp:DigTube|Mux7~1 {} TubeDispOut[3] {} } { 0.000ns 1.858ns 2.514ns 3.157ns } { 0.000ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Stabilizer:stab\|tmp1 rst clk -1.482 ns register " "Info: th for register \"Stabilizer:stab\|tmp1\" (data pin = \"rst\", clock pin = \"clk\") is -1.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Stabilizer:stab\|tmp1 2 REG LC_X10_Y5_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y5_N6; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.522 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_124 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.207 ns) + CELL(1.183 ns) 5.522 ns Stabilizer:stab\|tmp1 2 REG LC_X10_Y5_N6 2 " "Info: 2: + IC(3.207 ns) + CELL(1.183 ns) = 5.522 ns; Loc. = LC_X10_Y5_N6; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.390 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 41.92 % ) " "Info: Total cell delay = 2.315 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.207 ns ( 58.08 % ) " "Info: Total interconnect delay = 3.207 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.522 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.522 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.207ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.522 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.522 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.207ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 19:19:14 2020 " "Info: Processing ended: Tue Oct 13 19:19:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Info: Quartus II Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
