// Seed: 1830605397
module module_0 #(
    parameter id_5 = 32'd65
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_4;
  tri1 _id_5 = id_3 + 1;
  wire id_6, id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd52
) (
    input tri   _id_0,
    input uwire id_1
);
  integer [id_0 : 1 'b0] id_3;
  ;
  logic [7:0] id_4;
  parameter id_5 = -1'b0 - -1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5
  );
  pmos (!id_4[-1'b0], id_3);
endmodule
