

================================================================
== Vivado HLS Report for 'top_function'
================================================================
* Date:           Fri Jul 24 17:56:21 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       simple_optimizada_parada
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.090|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    7|  3077|    7|  3077|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+------+-----+------+---------+
        |                        |              |   Latency  |  Interval  | Pipeline|
        |        Instance        |    Module    | min |  max | min |  max |   Type  |
        +------------------------+--------------+-----+------+-----+------+---------+
        |grp_busqueda_cam_fu_64  |busqueda_cam  |    6|  3076|    6|  3076|   none  |
        +------------------------+--------------+-----+------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      93|    218|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     24|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      96|    242|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+----+-----+-----+
    |        Instance        |    Module    | BRAM_18K| DSP48E| FF | LUT | URAM|
    +------------------------+--------------+---------+-------+----+-----+-----+
    |grp_busqueda_cam_fu_64  |busqueda_cam  |        0|      0|  93|  218|    0|
    +------------------------+--------------+---------+-------+----+-----+-----+
    |Total                   |              |        0|      0|  93|  218|    0|
    +------------------------+--------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|          3|    1|          3|
    |result_V_V_write  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  24|          5|    2|          5|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  2|   0|    2|          0|
    |grp_busqueda_cam_fu_64_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  3|   0|    3|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  top_function  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  top_function  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  top_function  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  top_function  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  top_function  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  top_function  | return value |
|tree_V_address0    | out |   10|  ap_memory |     tree_V     |     array    |
|tree_V_ce0         | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_q0          |  in |   24|  ap_memory |     tree_V     |     array    |
|nodo_V             |  in |   11|   ap_none  |     nodo_V     |    scalar    |
|relationship_V     |  in |    2|   ap_none  | relationship_V |    scalar    |
|fatherSearch       |  in |    1|   ap_none  |  fatherSearch  |    scalar    |
|result_V_V_din     | out |   11|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |   result_V_V   |    pointer   |
+-------------------+-----+-----+------------+----------------+--------------+

