[PARSE_INFO 1]: Reading design file test.v .....
[PARSE_INFO 2]: Analyzing module test .....
[PARSE_INFO 3]: Done reading source file test.v. 
[PARSE_INFO 4]: Starting elaboration of design .....
[PARSE_INFO 5]: Eaboration done.
[PARSE_INFO 6]: Successfully parsed the design.
[SYNTH_INFO 1]: Doing synthesizability check .....
[ERROR 32 ]: In module test, can not infer clock signal from always block logic. 
[SYNTH_INFO 500]: Synthesis completed with 1 error(s) and 0 warning(s).

=================================================================
                         AREA REPORT
=================================================================
Cell                Type                Count               Area                
=================================================================
=================================================================
Total               -                   0                   0

