// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Tue Sep  8 11:23:49 2020
// Host        : Ion-Notebook running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_espulsore_0_1_sim_netlist.v
// Design      : design_1_axi_espulsore_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z007sclg225-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_espulsore_v1_0
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_wstrb,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aclk;
  input [5:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [5:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_espulsore_v1_0_S00_AXI_inst_n_4;
  wire axi_rvalid_i_1_n_0;
  wire reset;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  LUT6 #(
    .INIT(64'hF8F8F8F808F8F8F8)) 
    aw_en_i_1
       (.I0(s00_axi_bvalid),
        .I1(s00_axi_bready),
        .I2(axi_espulsore_v1_0_S00_AXI_inst_n_4),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .I5(S_AXI_AWREADY),
        .O(aw_en_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(reset));
  LUT6 #(
    .INIT(64'h55555555C0000000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_bready),
        .I1(S_AXI_WREADY),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(S_AXI_AWREADY),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_espulsore_v1_0_S00_AXI axi_espulsore_v1_0_S00_AXI_inst
       (.SR(reset),
        .aw_en_reg_0(axi_espulsore_v1_0_S00_AXI_inst_n_4),
        .aw_en_reg_1(aw_en_i_1_n_0),
        .axi_arready_reg_0(S_AXI_ARREADY),
        .axi_awready_reg_0(S_AXI_AWREADY),
        .axi_bvalid_reg_0(axi_bvalid_i_1_n_0),
        .axi_rvalid_reg_0(axi_rvalid_i_1_n_0),
        .axi_wready_reg_0(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_espulsore_v1_0_S00_AXI
   (axi_wready_reg_0,
    axi_awready_reg_0,
    axi_arready_reg_0,
    s00_axi_bvalid,
    aw_en_reg_0,
    s00_axi_rvalid,
    s00_axi_rdata,
    SR,
    s00_axi_aclk,
    axi_bvalid_reg_0,
    aw_en_reg_1,
    axi_rvalid_reg_0,
    s00_axi_wstrb,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_arvalid);
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output s00_axi_bvalid;
  output aw_en_reg_0;
  output s00_axi_rvalid;
  output [31:0]s00_axi_rdata;
  input [0:0]SR;
  input s00_axi_aclk;
  input axi_bvalid_reg_0;
  input aw_en_reg_1;
  input axi_rvalid_reg_0;
  input [3:0]s00_axi_wstrb;
  input [5:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [5:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_arvalid;

  wire [0:0]SR;
  wire aw_en_reg_0;
  wire aw_en_reg_1;
  wire [7:2]axi_araddr;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_reg_0;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata_reg[0]_i_2_n_0 ;
  wire \axi_rdata_reg[10]_i_2_n_0 ;
  wire \axi_rdata_reg[11]_i_2_n_0 ;
  wire \axi_rdata_reg[12]_i_2_n_0 ;
  wire \axi_rdata_reg[13]_i_2_n_0 ;
  wire \axi_rdata_reg[14]_i_2_n_0 ;
  wire \axi_rdata_reg[15]_i_2_n_0 ;
  wire \axi_rdata_reg[16]_i_2_n_0 ;
  wire \axi_rdata_reg[17]_i_2_n_0 ;
  wire \axi_rdata_reg[18]_i_2_n_0 ;
  wire \axi_rdata_reg[19]_i_2_n_0 ;
  wire \axi_rdata_reg[1]_i_2_n_0 ;
  wire \axi_rdata_reg[20]_i_2_n_0 ;
  wire \axi_rdata_reg[21]_i_2_n_0 ;
  wire \axi_rdata_reg[22]_i_2_n_0 ;
  wire \axi_rdata_reg[23]_i_2_n_0 ;
  wire \axi_rdata_reg[24]_i_2_n_0 ;
  wire \axi_rdata_reg[25]_i_2_n_0 ;
  wire \axi_rdata_reg[26]_i_2_n_0 ;
  wire \axi_rdata_reg[27]_i_2_n_0 ;
  wire \axi_rdata_reg[28]_i_2_n_0 ;
  wire \axi_rdata_reg[29]_i_2_n_0 ;
  wire \axi_rdata_reg[2]_i_2_n_0 ;
  wire \axi_rdata_reg[30]_i_2_n_0 ;
  wire \axi_rdata_reg[31]_i_3_n_0 ;
  wire \axi_rdata_reg[3]_i_2_n_0 ;
  wire \axi_rdata_reg[4]_i_2_n_0 ;
  wire \axi_rdata_reg[5]_i_2_n_0 ;
  wire \axi_rdata_reg[6]_i_2_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[8]_i_2_n_0 ;
  wire \axi_rdata_reg[9]_i_2_n_0 ;
  wire axi_rvalid_reg_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire load;
  wire [31:7]p_0_in;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [5:0]sel0;
  wire \slv_reg32[31]_i_2_n_0 ;
  wire \slv_reg32_reg_n_0_[0] ;
  wire \slv_reg32_reg_n_0_[10] ;
  wire \slv_reg32_reg_n_0_[11] ;
  wire \slv_reg32_reg_n_0_[12] ;
  wire \slv_reg32_reg_n_0_[13] ;
  wire \slv_reg32_reg_n_0_[14] ;
  wire \slv_reg32_reg_n_0_[15] ;
  wire \slv_reg32_reg_n_0_[16] ;
  wire \slv_reg32_reg_n_0_[17] ;
  wire \slv_reg32_reg_n_0_[18] ;
  wire \slv_reg32_reg_n_0_[19] ;
  wire \slv_reg32_reg_n_0_[1] ;
  wire \slv_reg32_reg_n_0_[20] ;
  wire \slv_reg32_reg_n_0_[21] ;
  wire \slv_reg32_reg_n_0_[22] ;
  wire \slv_reg32_reg_n_0_[23] ;
  wire \slv_reg32_reg_n_0_[24] ;
  wire \slv_reg32_reg_n_0_[25] ;
  wire \slv_reg32_reg_n_0_[26] ;
  wire \slv_reg32_reg_n_0_[27] ;
  wire \slv_reg32_reg_n_0_[28] ;
  wire \slv_reg32_reg_n_0_[29] ;
  wire \slv_reg32_reg_n_0_[2] ;
  wire \slv_reg32_reg_n_0_[30] ;
  wire \slv_reg32_reg_n_0_[31] ;
  wire \slv_reg32_reg_n_0_[3] ;
  wire \slv_reg32_reg_n_0_[4] ;
  wire \slv_reg32_reg_n_0_[5] ;
  wire \slv_reg32_reg_n_0_[6] ;
  wire \slv_reg32_reg_n_0_[7] ;
  wire \slv_reg32_reg_n_0_[8] ;
  wire \slv_reg32_reg_n_0_[9] ;
  wire \slv_reg33[15]_i_1_n_0 ;
  wire \slv_reg33[23]_i_1_n_0 ;
  wire \slv_reg33[31]_i_1_n_0 ;
  wire \slv_reg33[7]_i_1_n_0 ;
  wire \slv_reg33_reg_n_0_[0] ;
  wire \slv_reg33_reg_n_0_[10] ;
  wire \slv_reg33_reg_n_0_[11] ;
  wire \slv_reg33_reg_n_0_[12] ;
  wire \slv_reg33_reg_n_0_[13] ;
  wire \slv_reg33_reg_n_0_[14] ;
  wire \slv_reg33_reg_n_0_[15] ;
  wire \slv_reg33_reg_n_0_[16] ;
  wire \slv_reg33_reg_n_0_[17] ;
  wire \slv_reg33_reg_n_0_[18] ;
  wire \slv_reg33_reg_n_0_[19] ;
  wire \slv_reg33_reg_n_0_[20] ;
  wire \slv_reg33_reg_n_0_[21] ;
  wire \slv_reg33_reg_n_0_[22] ;
  wire \slv_reg33_reg_n_0_[23] ;
  wire \slv_reg33_reg_n_0_[24] ;
  wire \slv_reg33_reg_n_0_[25] ;
  wire \slv_reg33_reg_n_0_[26] ;
  wire \slv_reg33_reg_n_0_[27] ;
  wire \slv_reg33_reg_n_0_[28] ;
  wire \slv_reg33_reg_n_0_[29] ;
  wire \slv_reg33_reg_n_0_[2] ;
  wire \slv_reg33_reg_n_0_[30] ;
  wire \slv_reg33_reg_n_0_[31] ;
  wire \slv_reg33_reg_n_0_[3] ;
  wire \slv_reg33_reg_n_0_[4] ;
  wire \slv_reg33_reg_n_0_[5] ;
  wire \slv_reg33_reg_n_0_[6] ;
  wire \slv_reg33_reg_n_0_[7] ;
  wire \slv_reg33_reg_n_0_[8] ;
  wire \slv_reg33_reg_n_0_[9] ;
  wire \slv_reg34[15]_i_1_n_0 ;
  wire \slv_reg34[23]_i_1_n_0 ;
  wire \slv_reg34[31]_i_1_n_0 ;
  wire \slv_reg34[7]_i_1_n_0 ;
  wire \slv_reg34_reg_n_0_[0] ;
  wire \slv_reg34_reg_n_0_[10] ;
  wire \slv_reg34_reg_n_0_[11] ;
  wire \slv_reg34_reg_n_0_[12] ;
  wire \slv_reg34_reg_n_0_[13] ;
  wire \slv_reg34_reg_n_0_[14] ;
  wire \slv_reg34_reg_n_0_[15] ;
  wire \slv_reg34_reg_n_0_[16] ;
  wire \slv_reg34_reg_n_0_[17] ;
  wire \slv_reg34_reg_n_0_[18] ;
  wire \slv_reg34_reg_n_0_[19] ;
  wire \slv_reg34_reg_n_0_[1] ;
  wire \slv_reg34_reg_n_0_[20] ;
  wire \slv_reg34_reg_n_0_[21] ;
  wire \slv_reg34_reg_n_0_[22] ;
  wire \slv_reg34_reg_n_0_[23] ;
  wire \slv_reg34_reg_n_0_[24] ;
  wire \slv_reg34_reg_n_0_[25] ;
  wire \slv_reg34_reg_n_0_[26] ;
  wire \slv_reg34_reg_n_0_[27] ;
  wire \slv_reg34_reg_n_0_[28] ;
  wire \slv_reg34_reg_n_0_[29] ;
  wire \slv_reg34_reg_n_0_[2] ;
  wire \slv_reg34_reg_n_0_[30] ;
  wire \slv_reg34_reg_n_0_[31] ;
  wire \slv_reg34_reg_n_0_[3] ;
  wire \slv_reg34_reg_n_0_[4] ;
  wire \slv_reg34_reg_n_0_[5] ;
  wire \slv_reg34_reg_n_0_[6] ;
  wire \slv_reg34_reg_n_0_[7] ;
  wire \slv_reg34_reg_n_0_[8] ;
  wire \slv_reg34_reg_n_0_[9] ;
  wire \slv_reg35[15]_i_1_n_0 ;
  wire \slv_reg35[23]_i_1_n_0 ;
  wire \slv_reg35[31]_i_1_n_0 ;
  wire \slv_reg35[7]_i_1_n_0 ;
  wire \slv_reg35_reg_n_0_[0] ;
  wire \slv_reg35_reg_n_0_[10] ;
  wire \slv_reg35_reg_n_0_[11] ;
  wire \slv_reg35_reg_n_0_[12] ;
  wire \slv_reg35_reg_n_0_[13] ;
  wire \slv_reg35_reg_n_0_[14] ;
  wire \slv_reg35_reg_n_0_[15] ;
  wire \slv_reg35_reg_n_0_[16] ;
  wire \slv_reg35_reg_n_0_[17] ;
  wire \slv_reg35_reg_n_0_[18] ;
  wire \slv_reg35_reg_n_0_[19] ;
  wire \slv_reg35_reg_n_0_[1] ;
  wire \slv_reg35_reg_n_0_[20] ;
  wire \slv_reg35_reg_n_0_[21] ;
  wire \slv_reg35_reg_n_0_[22] ;
  wire \slv_reg35_reg_n_0_[23] ;
  wire \slv_reg35_reg_n_0_[24] ;
  wire \slv_reg35_reg_n_0_[25] ;
  wire \slv_reg35_reg_n_0_[26] ;
  wire \slv_reg35_reg_n_0_[27] ;
  wire \slv_reg35_reg_n_0_[28] ;
  wire \slv_reg35_reg_n_0_[29] ;
  wire \slv_reg35_reg_n_0_[2] ;
  wire \slv_reg35_reg_n_0_[30] ;
  wire \slv_reg35_reg_n_0_[31] ;
  wire \slv_reg35_reg_n_0_[3] ;
  wire \slv_reg35_reg_n_0_[4] ;
  wire \slv_reg35_reg_n_0_[5] ;
  wire \slv_reg35_reg_n_0_[6] ;
  wire \slv_reg35_reg_n_0_[7] ;
  wire \slv_reg35_reg_n_0_[8] ;
  wire \slv_reg35_reg_n_0_[9] ;
  wire \slv_reg36[15]_i_1_n_0 ;
  wire \slv_reg36[23]_i_1_n_0 ;
  wire \slv_reg36[31]_i_1_n_0 ;
  wire \slv_reg36[7]_i_1_n_0 ;
  wire \slv_reg36_reg_n_0_[0] ;
  wire \slv_reg36_reg_n_0_[10] ;
  wire \slv_reg36_reg_n_0_[11] ;
  wire \slv_reg36_reg_n_0_[12] ;
  wire \slv_reg36_reg_n_0_[13] ;
  wire \slv_reg36_reg_n_0_[14] ;
  wire \slv_reg36_reg_n_0_[15] ;
  wire \slv_reg36_reg_n_0_[16] ;
  wire \slv_reg36_reg_n_0_[17] ;
  wire \slv_reg36_reg_n_0_[18] ;
  wire \slv_reg36_reg_n_0_[19] ;
  wire \slv_reg36_reg_n_0_[1] ;
  wire \slv_reg36_reg_n_0_[20] ;
  wire \slv_reg36_reg_n_0_[21] ;
  wire \slv_reg36_reg_n_0_[22] ;
  wire \slv_reg36_reg_n_0_[23] ;
  wire \slv_reg36_reg_n_0_[24] ;
  wire \slv_reg36_reg_n_0_[25] ;
  wire \slv_reg36_reg_n_0_[26] ;
  wire \slv_reg36_reg_n_0_[27] ;
  wire \slv_reg36_reg_n_0_[28] ;
  wire \slv_reg36_reg_n_0_[29] ;
  wire \slv_reg36_reg_n_0_[2] ;
  wire \slv_reg36_reg_n_0_[30] ;
  wire \slv_reg36_reg_n_0_[31] ;
  wire \slv_reg36_reg_n_0_[3] ;
  wire \slv_reg36_reg_n_0_[4] ;
  wire \slv_reg36_reg_n_0_[5] ;
  wire \slv_reg36_reg_n_0_[6] ;
  wire \slv_reg36_reg_n_0_[7] ;
  wire \slv_reg36_reg_n_0_[8] ;
  wire \slv_reg36_reg_n_0_[9] ;
  wire \slv_reg37[15]_i_1_n_0 ;
  wire \slv_reg37[23]_i_1_n_0 ;
  wire \slv_reg37[31]_i_1_n_0 ;
  wire \slv_reg37[7]_i_1_n_0 ;
  wire \slv_reg37_reg_n_0_[0] ;
  wire \slv_reg37_reg_n_0_[10] ;
  wire \slv_reg37_reg_n_0_[11] ;
  wire \slv_reg37_reg_n_0_[12] ;
  wire \slv_reg37_reg_n_0_[13] ;
  wire \slv_reg37_reg_n_0_[14] ;
  wire \slv_reg37_reg_n_0_[15] ;
  wire \slv_reg37_reg_n_0_[16] ;
  wire \slv_reg37_reg_n_0_[17] ;
  wire \slv_reg37_reg_n_0_[18] ;
  wire \slv_reg37_reg_n_0_[19] ;
  wire \slv_reg37_reg_n_0_[1] ;
  wire \slv_reg37_reg_n_0_[20] ;
  wire \slv_reg37_reg_n_0_[21] ;
  wire \slv_reg37_reg_n_0_[22] ;
  wire \slv_reg37_reg_n_0_[23] ;
  wire \slv_reg37_reg_n_0_[24] ;
  wire \slv_reg37_reg_n_0_[25] ;
  wire \slv_reg37_reg_n_0_[26] ;
  wire \slv_reg37_reg_n_0_[27] ;
  wire \slv_reg37_reg_n_0_[28] ;
  wire \slv_reg37_reg_n_0_[29] ;
  wire \slv_reg37_reg_n_0_[2] ;
  wire \slv_reg37_reg_n_0_[30] ;
  wire \slv_reg37_reg_n_0_[31] ;
  wire \slv_reg37_reg_n_0_[3] ;
  wire \slv_reg37_reg_n_0_[4] ;
  wire \slv_reg37_reg_n_0_[5] ;
  wire \slv_reg37_reg_n_0_[6] ;
  wire \slv_reg37_reg_n_0_[7] ;
  wire \slv_reg37_reg_n_0_[8] ;
  wire \slv_reg37_reg_n_0_[9] ;
  wire \slv_reg38[15]_i_1_n_0 ;
  wire \slv_reg38[23]_i_1_n_0 ;
  wire \slv_reg38[31]_i_1_n_0 ;
  wire \slv_reg38[7]_i_1_n_0 ;
  wire \slv_reg38_reg_n_0_[0] ;
  wire \slv_reg38_reg_n_0_[10] ;
  wire \slv_reg38_reg_n_0_[11] ;
  wire \slv_reg38_reg_n_0_[12] ;
  wire \slv_reg38_reg_n_0_[13] ;
  wire \slv_reg38_reg_n_0_[14] ;
  wire \slv_reg38_reg_n_0_[15] ;
  wire \slv_reg38_reg_n_0_[16] ;
  wire \slv_reg38_reg_n_0_[17] ;
  wire \slv_reg38_reg_n_0_[18] ;
  wire \slv_reg38_reg_n_0_[19] ;
  wire \slv_reg38_reg_n_0_[1] ;
  wire \slv_reg38_reg_n_0_[20] ;
  wire \slv_reg38_reg_n_0_[21] ;
  wire \slv_reg38_reg_n_0_[22] ;
  wire \slv_reg38_reg_n_0_[23] ;
  wire \slv_reg38_reg_n_0_[24] ;
  wire \slv_reg38_reg_n_0_[25] ;
  wire \slv_reg38_reg_n_0_[26] ;
  wire \slv_reg38_reg_n_0_[27] ;
  wire \slv_reg38_reg_n_0_[28] ;
  wire \slv_reg38_reg_n_0_[29] ;
  wire \slv_reg38_reg_n_0_[2] ;
  wire \slv_reg38_reg_n_0_[30] ;
  wire \slv_reg38_reg_n_0_[31] ;
  wire \slv_reg38_reg_n_0_[3] ;
  wire \slv_reg38_reg_n_0_[4] ;
  wire \slv_reg38_reg_n_0_[5] ;
  wire \slv_reg38_reg_n_0_[6] ;
  wire \slv_reg38_reg_n_0_[7] ;
  wire \slv_reg38_reg_n_0_[8] ;
  wire \slv_reg38_reg_n_0_[9] ;
  wire \slv_reg39[15]_i_1_n_0 ;
  wire \slv_reg39[23]_i_1_n_0 ;
  wire \slv_reg39[31]_i_1_n_0 ;
  wire \slv_reg39[7]_i_1_n_0 ;
  wire \slv_reg39_reg_n_0_[0] ;
  wire \slv_reg39_reg_n_0_[10] ;
  wire \slv_reg39_reg_n_0_[11] ;
  wire \slv_reg39_reg_n_0_[12] ;
  wire \slv_reg39_reg_n_0_[13] ;
  wire \slv_reg39_reg_n_0_[14] ;
  wire \slv_reg39_reg_n_0_[15] ;
  wire \slv_reg39_reg_n_0_[16] ;
  wire \slv_reg39_reg_n_0_[17] ;
  wire \slv_reg39_reg_n_0_[18] ;
  wire \slv_reg39_reg_n_0_[19] ;
  wire \slv_reg39_reg_n_0_[1] ;
  wire \slv_reg39_reg_n_0_[20] ;
  wire \slv_reg39_reg_n_0_[21] ;
  wire \slv_reg39_reg_n_0_[22] ;
  wire \slv_reg39_reg_n_0_[23] ;
  wire \slv_reg39_reg_n_0_[24] ;
  wire \slv_reg39_reg_n_0_[25] ;
  wire \slv_reg39_reg_n_0_[26] ;
  wire \slv_reg39_reg_n_0_[27] ;
  wire \slv_reg39_reg_n_0_[28] ;
  wire \slv_reg39_reg_n_0_[29] ;
  wire \slv_reg39_reg_n_0_[2] ;
  wire \slv_reg39_reg_n_0_[30] ;
  wire \slv_reg39_reg_n_0_[31] ;
  wire \slv_reg39_reg_n_0_[3] ;
  wire \slv_reg39_reg_n_0_[4] ;
  wire \slv_reg39_reg_n_0_[5] ;
  wire \slv_reg39_reg_n_0_[6] ;
  wire \slv_reg39_reg_n_0_[7] ;
  wire \slv_reg39_reg_n_0_[8] ;
  wire \slv_reg39_reg_n_0_[9] ;
  wire slv_reg_rden;

  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_reg_1),
        .Q(aw_en_reg_0),
        .S(SR));
  FDSE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[0]),
        .Q(axi_araddr[2]),
        .S(SR));
  FDSE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[1]),
        .Q(axi_araddr[3]),
        .S(SR));
  FDSE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[2]),
        .Q(axi_araddr[4]),
        .S(SR));
  FDSE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[3]),
        .Q(axi_araddr[5]),
        .S(SR));
  FDSE \axi_araddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[4]),
        .Q(axi_araddr[6]),
        .S(SR));
  FDSE \axi_araddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[5]),
        .Q(axi_araddr[7]),
        .S(SR));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(SR));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(sel0[0]),
        .R(SR));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(sel0[1]),
        .R(SR));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(sel0[2]),
        .R(SR));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(sel0[3]),
        .R(SR));
  FDRE \axi_awaddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(sel0[4]),
        .R(SR));
  FDRE \axi_awaddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(sel0[5]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(aw_en_reg_0),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(SR));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_reg_0),
        .Q(s00_axi_bvalid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata_reg[0]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_3 
       (.I0(\slv_reg35_reg_n_0_[0] ),
        .I1(\slv_reg34_reg_n_0_[0] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[0] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_4 
       (.I0(\slv_reg39_reg_n_0_[0] ),
        .I1(\slv_reg38_reg_n_0_[0] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[0] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata_reg[10]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_3 
       (.I0(\slv_reg35_reg_n_0_[10] ),
        .I1(\slv_reg34_reg_n_0_[10] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[10] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_4 
       (.I0(\slv_reg39_reg_n_0_[10] ),
        .I1(\slv_reg38_reg_n_0_[10] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[10] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata_reg[11]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_3 
       (.I0(\slv_reg35_reg_n_0_[11] ),
        .I1(\slv_reg34_reg_n_0_[11] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[11] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_4 
       (.I0(\slv_reg39_reg_n_0_[11] ),
        .I1(\slv_reg38_reg_n_0_[11] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[11] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata_reg[12]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_3 
       (.I0(\slv_reg35_reg_n_0_[12] ),
        .I1(\slv_reg34_reg_n_0_[12] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[12] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_4 
       (.I0(\slv_reg39_reg_n_0_[12] ),
        .I1(\slv_reg38_reg_n_0_[12] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[12] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata_reg[13]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_3 
       (.I0(\slv_reg35_reg_n_0_[13] ),
        .I1(\slv_reg34_reg_n_0_[13] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[13] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_4 
       (.I0(\slv_reg39_reg_n_0_[13] ),
        .I1(\slv_reg38_reg_n_0_[13] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[13] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata_reg[14]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_3 
       (.I0(\slv_reg35_reg_n_0_[14] ),
        .I1(\slv_reg34_reg_n_0_[14] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[14] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_4 
       (.I0(\slv_reg39_reg_n_0_[14] ),
        .I1(\slv_reg38_reg_n_0_[14] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[14] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata_reg[15]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_3 
       (.I0(\slv_reg35_reg_n_0_[15] ),
        .I1(\slv_reg34_reg_n_0_[15] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[15] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_4 
       (.I0(\slv_reg39_reg_n_0_[15] ),
        .I1(\slv_reg38_reg_n_0_[15] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[15] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata_reg[16]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_3 
       (.I0(\slv_reg35_reg_n_0_[16] ),
        .I1(\slv_reg34_reg_n_0_[16] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[16] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_4 
       (.I0(\slv_reg39_reg_n_0_[16] ),
        .I1(\slv_reg38_reg_n_0_[16] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[16] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata_reg[17]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_3 
       (.I0(\slv_reg35_reg_n_0_[17] ),
        .I1(\slv_reg34_reg_n_0_[17] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[17] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_4 
       (.I0(\slv_reg39_reg_n_0_[17] ),
        .I1(\slv_reg38_reg_n_0_[17] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[17] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata_reg[18]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_3 
       (.I0(\slv_reg35_reg_n_0_[18] ),
        .I1(\slv_reg34_reg_n_0_[18] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[18] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_4 
       (.I0(\slv_reg39_reg_n_0_[18] ),
        .I1(\slv_reg38_reg_n_0_[18] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[18] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata_reg[19]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_3 
       (.I0(\slv_reg35_reg_n_0_[19] ),
        .I1(\slv_reg34_reg_n_0_[19] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[19] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_4 
       (.I0(\slv_reg39_reg_n_0_[19] ),
        .I1(\slv_reg38_reg_n_0_[19] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[19] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata_reg[1]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_3 
       (.I0(\slv_reg35_reg_n_0_[1] ),
        .I1(\slv_reg34_reg_n_0_[1] ),
        .I2(axi_araddr[3]),
        .I3(load),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_4 
       (.I0(\slv_reg39_reg_n_0_[1] ),
        .I1(\slv_reg38_reg_n_0_[1] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[1] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata_reg[20]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_3 
       (.I0(\slv_reg35_reg_n_0_[20] ),
        .I1(\slv_reg34_reg_n_0_[20] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[20] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_4 
       (.I0(\slv_reg39_reg_n_0_[20] ),
        .I1(\slv_reg38_reg_n_0_[20] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[20] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata_reg[21]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_3 
       (.I0(\slv_reg35_reg_n_0_[21] ),
        .I1(\slv_reg34_reg_n_0_[21] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[21] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_4 
       (.I0(\slv_reg39_reg_n_0_[21] ),
        .I1(\slv_reg38_reg_n_0_[21] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[21] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata_reg[22]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_3 
       (.I0(\slv_reg35_reg_n_0_[22] ),
        .I1(\slv_reg34_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_4 
       (.I0(\slv_reg39_reg_n_0_[22] ),
        .I1(\slv_reg38_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata_reg[23]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_3 
       (.I0(\slv_reg35_reg_n_0_[23] ),
        .I1(\slv_reg34_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_4 
       (.I0(\slv_reg39_reg_n_0_[23] ),
        .I1(\slv_reg38_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata_reg[24]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_3 
       (.I0(\slv_reg35_reg_n_0_[24] ),
        .I1(\slv_reg34_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_4 
       (.I0(\slv_reg39_reg_n_0_[24] ),
        .I1(\slv_reg38_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata_reg[25]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_3 
       (.I0(\slv_reg35_reg_n_0_[25] ),
        .I1(\slv_reg34_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_4 
       (.I0(\slv_reg39_reg_n_0_[25] ),
        .I1(\slv_reg38_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata_reg[26]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_3 
       (.I0(\slv_reg35_reg_n_0_[26] ),
        .I1(\slv_reg34_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_4 
       (.I0(\slv_reg39_reg_n_0_[26] ),
        .I1(\slv_reg38_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata_reg[27]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_3 
       (.I0(\slv_reg35_reg_n_0_[27] ),
        .I1(\slv_reg34_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_4 
       (.I0(\slv_reg39_reg_n_0_[27] ),
        .I1(\slv_reg38_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata_reg[28]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_3 
       (.I0(\slv_reg35_reg_n_0_[28] ),
        .I1(\slv_reg34_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_4 
       (.I0(\slv_reg39_reg_n_0_[28] ),
        .I1(\slv_reg38_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata_reg[29]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_3 
       (.I0(\slv_reg35_reg_n_0_[29] ),
        .I1(\slv_reg34_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_4 
       (.I0(\slv_reg39_reg_n_0_[29] ),
        .I1(\slv_reg38_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata_reg[2]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_3 
       (.I0(\slv_reg35_reg_n_0_[2] ),
        .I1(\slv_reg34_reg_n_0_[2] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[2] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_4 
       (.I0(\slv_reg39_reg_n_0_[2] ),
        .I1(\slv_reg38_reg_n_0_[2] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[2] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata_reg[30]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_3 
       (.I0(\slv_reg35_reg_n_0_[30] ),
        .I1(\slv_reg34_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_4 
       (.I0(\slv_reg39_reg_n_0_[30] ),
        .I1(\slv_reg38_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(slv_reg_rden));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata_reg[31]_i_3_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[31]));
  LUT3 #(
    .INIT(8'hBA)) 
    \axi_rdata[31]_i_4 
       (.I0(axi_araddr[6]),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[4]),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_5 
       (.I0(\slv_reg35_reg_n_0_[31] ),
        .I1(\slv_reg34_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_6 
       (.I0(\slv_reg39_reg_n_0_[31] ),
        .I1(\slv_reg38_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata_reg[3]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_3 
       (.I0(\slv_reg35_reg_n_0_[3] ),
        .I1(\slv_reg34_reg_n_0_[3] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[3] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_4 
       (.I0(\slv_reg39_reg_n_0_[3] ),
        .I1(\slv_reg38_reg_n_0_[3] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[3] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata_reg[4]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_3 
       (.I0(\slv_reg35_reg_n_0_[4] ),
        .I1(\slv_reg34_reg_n_0_[4] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[4] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_4 
       (.I0(\slv_reg39_reg_n_0_[4] ),
        .I1(\slv_reg38_reg_n_0_[4] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[4] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata_reg[5]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_3 
       (.I0(\slv_reg35_reg_n_0_[5] ),
        .I1(\slv_reg34_reg_n_0_[5] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[5] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_4 
       (.I0(\slv_reg39_reg_n_0_[5] ),
        .I1(\slv_reg38_reg_n_0_[5] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[5] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata_reg[6]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_3 
       (.I0(\slv_reg35_reg_n_0_[6] ),
        .I1(\slv_reg34_reg_n_0_[6] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[6] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_4 
       (.I0(\slv_reg39_reg_n_0_[6] ),
        .I1(\slv_reg38_reg_n_0_[6] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[6] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata_reg[7]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_3 
       (.I0(\slv_reg35_reg_n_0_[7] ),
        .I1(\slv_reg34_reg_n_0_[7] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[7] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_4 
       (.I0(\slv_reg39_reg_n_0_[7] ),
        .I1(\slv_reg38_reg_n_0_[7] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[7] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata_reg[8]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_3 
       (.I0(\slv_reg35_reg_n_0_[8] ),
        .I1(\slv_reg34_reg_n_0_[8] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_4 
       (.I0(\slv_reg39_reg_n_0_[8] ),
        .I1(\slv_reg38_reg_n_0_[8] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata_reg[9]_i_2_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[7]),
        .I3(axi_araddr[6]),
        .O(reg_data_out[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_3 
       (.I0(\slv_reg35_reg_n_0_[9] ),
        .I1(\slv_reg34_reg_n_0_[9] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_4 
       (.I0(\slv_reg39_reg_n_0_[9] ),
        .I1(\slv_reg38_reg_n_0_[9] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_4_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(SR));
  MUXF7 \axi_rdata_reg[0]_i_2 
       (.I0(\axi_rdata[0]_i_3_n_0 ),
        .I1(\axi_rdata[0]_i_4_n_0 ),
        .O(\axi_rdata_reg[0]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(SR));
  MUXF7 \axi_rdata_reg[10]_i_2 
       (.I0(\axi_rdata[10]_i_3_n_0 ),
        .I1(\axi_rdata[10]_i_4_n_0 ),
        .O(\axi_rdata_reg[10]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(SR));
  MUXF7 \axi_rdata_reg[11]_i_2 
       (.I0(\axi_rdata[11]_i_3_n_0 ),
        .I1(\axi_rdata[11]_i_4_n_0 ),
        .O(\axi_rdata_reg[11]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(SR));
  MUXF7 \axi_rdata_reg[12]_i_2 
       (.I0(\axi_rdata[12]_i_3_n_0 ),
        .I1(\axi_rdata[12]_i_4_n_0 ),
        .O(\axi_rdata_reg[12]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(SR));
  MUXF7 \axi_rdata_reg[13]_i_2 
       (.I0(\axi_rdata[13]_i_3_n_0 ),
        .I1(\axi_rdata[13]_i_4_n_0 ),
        .O(\axi_rdata_reg[13]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(SR));
  MUXF7 \axi_rdata_reg[14]_i_2 
       (.I0(\axi_rdata[14]_i_3_n_0 ),
        .I1(\axi_rdata[14]_i_4_n_0 ),
        .O(\axi_rdata_reg[14]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(SR));
  MUXF7 \axi_rdata_reg[15]_i_2 
       (.I0(\axi_rdata[15]_i_3_n_0 ),
        .I1(\axi_rdata[15]_i_4_n_0 ),
        .O(\axi_rdata_reg[15]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(SR));
  MUXF7 \axi_rdata_reg[16]_i_2 
       (.I0(\axi_rdata[16]_i_3_n_0 ),
        .I1(\axi_rdata[16]_i_4_n_0 ),
        .O(\axi_rdata_reg[16]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(SR));
  MUXF7 \axi_rdata_reg[17]_i_2 
       (.I0(\axi_rdata[17]_i_3_n_0 ),
        .I1(\axi_rdata[17]_i_4_n_0 ),
        .O(\axi_rdata_reg[17]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(SR));
  MUXF7 \axi_rdata_reg[18]_i_2 
       (.I0(\axi_rdata[18]_i_3_n_0 ),
        .I1(\axi_rdata[18]_i_4_n_0 ),
        .O(\axi_rdata_reg[18]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(SR));
  MUXF7 \axi_rdata_reg[19]_i_2 
       (.I0(\axi_rdata[19]_i_3_n_0 ),
        .I1(\axi_rdata[19]_i_4_n_0 ),
        .O(\axi_rdata_reg[19]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(SR));
  MUXF7 \axi_rdata_reg[1]_i_2 
       (.I0(\axi_rdata[1]_i_3_n_0 ),
        .I1(\axi_rdata[1]_i_4_n_0 ),
        .O(\axi_rdata_reg[1]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(SR));
  MUXF7 \axi_rdata_reg[20]_i_2 
       (.I0(\axi_rdata[20]_i_3_n_0 ),
        .I1(\axi_rdata[20]_i_4_n_0 ),
        .O(\axi_rdata_reg[20]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(SR));
  MUXF7 \axi_rdata_reg[21]_i_2 
       (.I0(\axi_rdata[21]_i_3_n_0 ),
        .I1(\axi_rdata[21]_i_4_n_0 ),
        .O(\axi_rdata_reg[21]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(SR));
  MUXF7 \axi_rdata_reg[22]_i_2 
       (.I0(\axi_rdata[22]_i_3_n_0 ),
        .I1(\axi_rdata[22]_i_4_n_0 ),
        .O(\axi_rdata_reg[22]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(SR));
  MUXF7 \axi_rdata_reg[23]_i_2 
       (.I0(\axi_rdata[23]_i_3_n_0 ),
        .I1(\axi_rdata[23]_i_4_n_0 ),
        .O(\axi_rdata_reg[23]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(SR));
  MUXF7 \axi_rdata_reg[24]_i_2 
       (.I0(\axi_rdata[24]_i_3_n_0 ),
        .I1(\axi_rdata[24]_i_4_n_0 ),
        .O(\axi_rdata_reg[24]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(SR));
  MUXF7 \axi_rdata_reg[25]_i_2 
       (.I0(\axi_rdata[25]_i_3_n_0 ),
        .I1(\axi_rdata[25]_i_4_n_0 ),
        .O(\axi_rdata_reg[25]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(SR));
  MUXF7 \axi_rdata_reg[26]_i_2 
       (.I0(\axi_rdata[26]_i_3_n_0 ),
        .I1(\axi_rdata[26]_i_4_n_0 ),
        .O(\axi_rdata_reg[26]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(SR));
  MUXF7 \axi_rdata_reg[27]_i_2 
       (.I0(\axi_rdata[27]_i_3_n_0 ),
        .I1(\axi_rdata[27]_i_4_n_0 ),
        .O(\axi_rdata_reg[27]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(SR));
  MUXF7 \axi_rdata_reg[28]_i_2 
       (.I0(\axi_rdata[28]_i_3_n_0 ),
        .I1(\axi_rdata[28]_i_4_n_0 ),
        .O(\axi_rdata_reg[28]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(SR));
  MUXF7 \axi_rdata_reg[29]_i_2 
       (.I0(\axi_rdata[29]_i_3_n_0 ),
        .I1(\axi_rdata[29]_i_4_n_0 ),
        .O(\axi_rdata_reg[29]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(SR));
  MUXF7 \axi_rdata_reg[2]_i_2 
       (.I0(\axi_rdata[2]_i_3_n_0 ),
        .I1(\axi_rdata[2]_i_4_n_0 ),
        .O(\axi_rdata_reg[2]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(SR));
  MUXF7 \axi_rdata_reg[30]_i_2 
       (.I0(\axi_rdata[30]_i_3_n_0 ),
        .I1(\axi_rdata[30]_i_4_n_0 ),
        .O(\axi_rdata_reg[30]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(SR));
  MUXF7 \axi_rdata_reg[31]_i_3 
       (.I0(\axi_rdata[31]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata_reg[31]_i_3_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(SR));
  MUXF7 \axi_rdata_reg[3]_i_2 
       (.I0(\axi_rdata[3]_i_3_n_0 ),
        .I1(\axi_rdata[3]_i_4_n_0 ),
        .O(\axi_rdata_reg[3]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(SR));
  MUXF7 \axi_rdata_reg[4]_i_2 
       (.I0(\axi_rdata[4]_i_3_n_0 ),
        .I1(\axi_rdata[4]_i_4_n_0 ),
        .O(\axi_rdata_reg[4]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(SR));
  MUXF7 \axi_rdata_reg[5]_i_2 
       (.I0(\axi_rdata[5]_i_3_n_0 ),
        .I1(\axi_rdata[5]_i_4_n_0 ),
        .O(\axi_rdata_reg[5]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(SR));
  MUXF7 \axi_rdata_reg[6]_i_2 
       (.I0(\axi_rdata[6]_i_3_n_0 ),
        .I1(\axi_rdata[6]_i_4_n_0 ),
        .O(\axi_rdata_reg[6]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(SR));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_3_n_0 ),
        .I1(\axi_rdata[7]_i_4_n_0 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(SR));
  MUXF7 \axi_rdata_reg[8]_i_2 
       (.I0(\axi_rdata[8]_i_3_n_0 ),
        .I1(\axi_rdata[8]_i_4_n_0 ),
        .O(\axi_rdata_reg[8]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(SR));
  MUXF7 \axi_rdata_reg[9]_i_2 
       (.I0(\axi_rdata[9]_i_3_n_0 ),
        .I1(\axi_rdata[9]_i_4_n_0 ),
        .O(\axi_rdata_reg[9]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_4_n_0 ));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_reg_0),
        .Q(s00_axi_rvalid),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_0),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(axi_wready_reg_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \slv_reg32[15]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \slv_reg32[23]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \slv_reg32[31]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg32[31]_i_2 
       (.I0(axi_awready_reg_0),
        .I1(s00_axi_awvalid),
        .I2(sel0[5]),
        .I3(sel0[3]),
        .I4(s00_axi_wvalid),
        .I5(axi_wready_reg_0),
        .O(\slv_reg32[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \slv_reg32[7]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(p_0_in[7]));
  FDRE \slv_reg32_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg32_reg_n_0_[0] ),
        .R(SR));
  FDRE \slv_reg32_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg32_reg_n_0_[10] ),
        .R(SR));
  FDRE \slv_reg32_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg32_reg_n_0_[11] ),
        .R(SR));
  FDRE \slv_reg32_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg32_reg_n_0_[12] ),
        .R(SR));
  FDRE \slv_reg32_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg32_reg_n_0_[13] ),
        .R(SR));
  FDRE \slv_reg32_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg32_reg_n_0_[14] ),
        .R(SR));
  FDRE \slv_reg32_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg32_reg_n_0_[15] ),
        .R(SR));
  FDRE \slv_reg32_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg32_reg_n_0_[16] ),
        .R(SR));
  FDRE \slv_reg32_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg32_reg_n_0_[17] ),
        .R(SR));
  FDRE \slv_reg32_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg32_reg_n_0_[18] ),
        .R(SR));
  FDRE \slv_reg32_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg32_reg_n_0_[19] ),
        .R(SR));
  FDRE \slv_reg32_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg32_reg_n_0_[1] ),
        .R(SR));
  FDRE \slv_reg32_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg32_reg_n_0_[20] ),
        .R(SR));
  FDRE \slv_reg32_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg32_reg_n_0_[21] ),
        .R(SR));
  FDRE \slv_reg32_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg32_reg_n_0_[22] ),
        .R(SR));
  FDRE \slv_reg32_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg32_reg_n_0_[23] ),
        .R(SR));
  FDRE \slv_reg32_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg32_reg_n_0_[24] ),
        .R(SR));
  FDRE \slv_reg32_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg32_reg_n_0_[25] ),
        .R(SR));
  FDRE \slv_reg32_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg32_reg_n_0_[26] ),
        .R(SR));
  FDRE \slv_reg32_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg32_reg_n_0_[27] ),
        .R(SR));
  FDRE \slv_reg32_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg32_reg_n_0_[28] ),
        .R(SR));
  FDRE \slv_reg32_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg32_reg_n_0_[29] ),
        .R(SR));
  FDRE \slv_reg32_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg32_reg_n_0_[2] ),
        .R(SR));
  FDRE \slv_reg32_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg32_reg_n_0_[30] ),
        .R(SR));
  FDRE \slv_reg32_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg32_reg_n_0_[31] ),
        .R(SR));
  FDRE \slv_reg32_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg32_reg_n_0_[3] ),
        .R(SR));
  FDRE \slv_reg32_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg32_reg_n_0_[4] ),
        .R(SR));
  FDRE \slv_reg32_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg32_reg_n_0_[5] ),
        .R(SR));
  FDRE \slv_reg32_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg32_reg_n_0_[6] ),
        .R(SR));
  FDRE \slv_reg32_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg32_reg_n_0_[7] ),
        .R(SR));
  FDRE \slv_reg32_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg32_reg_n_0_[8] ),
        .R(SR));
  FDRE \slv_reg32_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_0_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg32_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg33[15]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg33[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg33[23]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg33[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg33[31]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg33[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg33[7]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg33[7]_i_1_n_0 ));
  FDRE \slv_reg33_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg33_reg_n_0_[0] ),
        .R(SR));
  FDRE \slv_reg33_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg33_reg_n_0_[10] ),
        .R(SR));
  FDRE \slv_reg33_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg33_reg_n_0_[11] ),
        .R(SR));
  FDRE \slv_reg33_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg33_reg_n_0_[12] ),
        .R(SR));
  FDRE \slv_reg33_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg33_reg_n_0_[13] ),
        .R(SR));
  FDRE \slv_reg33_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg33_reg_n_0_[14] ),
        .R(SR));
  FDRE \slv_reg33_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg33_reg_n_0_[15] ),
        .R(SR));
  FDRE \slv_reg33_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg33_reg_n_0_[16] ),
        .R(SR));
  FDRE \slv_reg33_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg33_reg_n_0_[17] ),
        .R(SR));
  FDRE \slv_reg33_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg33_reg_n_0_[18] ),
        .R(SR));
  FDRE \slv_reg33_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg33_reg_n_0_[19] ),
        .R(SR));
  FDSE \slv_reg33_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(load),
        .S(SR));
  FDRE \slv_reg33_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg33_reg_n_0_[20] ),
        .R(SR));
  FDRE \slv_reg33_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg33_reg_n_0_[21] ),
        .R(SR));
  FDRE \slv_reg33_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg33_reg_n_0_[22] ),
        .R(SR));
  FDRE \slv_reg33_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg33_reg_n_0_[23] ),
        .R(SR));
  FDRE \slv_reg33_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg33_reg_n_0_[24] ),
        .R(SR));
  FDRE \slv_reg33_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg33_reg_n_0_[25] ),
        .R(SR));
  FDRE \slv_reg33_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg33_reg_n_0_[26] ),
        .R(SR));
  FDRE \slv_reg33_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg33_reg_n_0_[27] ),
        .R(SR));
  FDRE \slv_reg33_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg33_reg_n_0_[28] ),
        .R(SR));
  FDRE \slv_reg33_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg33_reg_n_0_[29] ),
        .R(SR));
  FDRE \slv_reg33_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg33_reg_n_0_[2] ),
        .R(SR));
  FDRE \slv_reg33_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg33_reg_n_0_[30] ),
        .R(SR));
  FDRE \slv_reg33_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg33_reg_n_0_[31] ),
        .R(SR));
  FDRE \slv_reg33_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg33_reg_n_0_[3] ),
        .R(SR));
  FDRE \slv_reg33_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg33_reg_n_0_[4] ),
        .R(SR));
  FDRE \slv_reg33_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg33_reg_n_0_[5] ),
        .R(SR));
  FDRE \slv_reg33_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg33_reg_n_0_[6] ),
        .R(SR));
  FDRE \slv_reg33_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg33_reg_n_0_[7] ),
        .R(SR));
  FDRE \slv_reg33_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg33_reg_n_0_[8] ),
        .R(SR));
  FDRE \slv_reg33_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg33_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg34[15]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg34[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg34[23]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg34[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg34[31]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg34[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg34[7]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg34[7]_i_1_n_0 ));
  FDRE \slv_reg34_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg34_reg_n_0_[0] ),
        .R(SR));
  FDRE \slv_reg34_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg34_reg_n_0_[10] ),
        .R(SR));
  FDRE \slv_reg34_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg34_reg_n_0_[11] ),
        .R(SR));
  FDRE \slv_reg34_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg34_reg_n_0_[12] ),
        .R(SR));
  FDRE \slv_reg34_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg34_reg_n_0_[13] ),
        .R(SR));
  FDRE \slv_reg34_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg34_reg_n_0_[14] ),
        .R(SR));
  FDRE \slv_reg34_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg34_reg_n_0_[15] ),
        .R(SR));
  FDRE \slv_reg34_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg34_reg_n_0_[16] ),
        .R(SR));
  FDRE \slv_reg34_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg34_reg_n_0_[17] ),
        .R(SR));
  FDRE \slv_reg34_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg34_reg_n_0_[18] ),
        .R(SR));
  FDRE \slv_reg34_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg34_reg_n_0_[19] ),
        .R(SR));
  FDRE \slv_reg34_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg34_reg_n_0_[1] ),
        .R(SR));
  FDRE \slv_reg34_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg34_reg_n_0_[20] ),
        .R(SR));
  FDRE \slv_reg34_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg34_reg_n_0_[21] ),
        .R(SR));
  FDRE \slv_reg34_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg34_reg_n_0_[22] ),
        .R(SR));
  FDRE \slv_reg34_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg34_reg_n_0_[23] ),
        .R(SR));
  FDRE \slv_reg34_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg34_reg_n_0_[24] ),
        .R(SR));
  FDRE \slv_reg34_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg34_reg_n_0_[25] ),
        .R(SR));
  FDRE \slv_reg34_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg34_reg_n_0_[26] ),
        .R(SR));
  FDRE \slv_reg34_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg34_reg_n_0_[27] ),
        .R(SR));
  FDRE \slv_reg34_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg34_reg_n_0_[28] ),
        .R(SR));
  FDRE \slv_reg34_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg34_reg_n_0_[29] ),
        .R(SR));
  FDRE \slv_reg34_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg34_reg_n_0_[2] ),
        .R(SR));
  FDRE \slv_reg34_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg34_reg_n_0_[30] ),
        .R(SR));
  FDRE \slv_reg34_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg34_reg_n_0_[31] ),
        .R(SR));
  FDRE \slv_reg34_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg34_reg_n_0_[3] ),
        .R(SR));
  FDRE \slv_reg34_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg34_reg_n_0_[4] ),
        .R(SR));
  FDRE \slv_reg34_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg34_reg_n_0_[5] ),
        .R(SR));
  FDRE \slv_reg34_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg34_reg_n_0_[6] ),
        .R(SR));
  FDRE \slv_reg34_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg34_reg_n_0_[7] ),
        .R(SR));
  FDRE \slv_reg34_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg34_reg_n_0_[8] ),
        .R(SR));
  FDRE \slv_reg34_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg34_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg35[15]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg35[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg35[23]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg35[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg35[31]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg35[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg35[7]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg35[7]_i_1_n_0 ));
  FDRE \slv_reg35_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg35_reg_n_0_[0] ),
        .R(SR));
  FDRE \slv_reg35_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg35_reg_n_0_[10] ),
        .R(SR));
  FDRE \slv_reg35_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg35_reg_n_0_[11] ),
        .R(SR));
  FDRE \slv_reg35_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg35_reg_n_0_[12] ),
        .R(SR));
  FDRE \slv_reg35_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg35_reg_n_0_[13] ),
        .R(SR));
  FDRE \slv_reg35_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg35_reg_n_0_[14] ),
        .R(SR));
  FDRE \slv_reg35_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg35_reg_n_0_[15] ),
        .R(SR));
  FDRE \slv_reg35_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg35_reg_n_0_[16] ),
        .R(SR));
  FDRE \slv_reg35_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg35_reg_n_0_[17] ),
        .R(SR));
  FDRE \slv_reg35_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg35_reg_n_0_[18] ),
        .R(SR));
  FDRE \slv_reg35_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg35_reg_n_0_[19] ),
        .R(SR));
  FDRE \slv_reg35_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg35_reg_n_0_[1] ),
        .R(SR));
  FDRE \slv_reg35_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg35_reg_n_0_[20] ),
        .R(SR));
  FDRE \slv_reg35_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg35_reg_n_0_[21] ),
        .R(SR));
  FDRE \slv_reg35_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg35_reg_n_0_[22] ),
        .R(SR));
  FDRE \slv_reg35_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg35_reg_n_0_[23] ),
        .R(SR));
  FDRE \slv_reg35_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg35_reg_n_0_[24] ),
        .R(SR));
  FDRE \slv_reg35_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg35_reg_n_0_[25] ),
        .R(SR));
  FDRE \slv_reg35_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg35_reg_n_0_[26] ),
        .R(SR));
  FDRE \slv_reg35_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg35_reg_n_0_[27] ),
        .R(SR));
  FDRE \slv_reg35_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg35_reg_n_0_[28] ),
        .R(SR));
  FDRE \slv_reg35_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg35_reg_n_0_[29] ),
        .R(SR));
  FDRE \slv_reg35_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg35_reg_n_0_[2] ),
        .R(SR));
  FDRE \slv_reg35_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg35_reg_n_0_[30] ),
        .R(SR));
  FDRE \slv_reg35_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg35_reg_n_0_[31] ),
        .R(SR));
  FDRE \slv_reg35_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg35_reg_n_0_[3] ),
        .R(SR));
  FDRE \slv_reg35_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg35_reg_n_0_[4] ),
        .R(SR));
  FDRE \slv_reg35_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg35_reg_n_0_[5] ),
        .R(SR));
  FDRE \slv_reg35_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg35_reg_n_0_[6] ),
        .R(SR));
  FDRE \slv_reg35_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg35_reg_n_0_[7] ),
        .R(SR));
  FDRE \slv_reg35_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg35_reg_n_0_[8] ),
        .R(SR));
  FDRE \slv_reg35_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg35_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg36[15]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg36[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg36[23]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg36[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg36[31]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg36[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg36[7]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg36[7]_i_1_n_0 ));
  FDRE \slv_reg36_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg36_reg_n_0_[0] ),
        .R(SR));
  FDRE \slv_reg36_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg36_reg_n_0_[10] ),
        .R(SR));
  FDRE \slv_reg36_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg36_reg_n_0_[11] ),
        .R(SR));
  FDRE \slv_reg36_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg36_reg_n_0_[12] ),
        .R(SR));
  FDRE \slv_reg36_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg36_reg_n_0_[13] ),
        .R(SR));
  FDRE \slv_reg36_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg36_reg_n_0_[14] ),
        .R(SR));
  FDRE \slv_reg36_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg36_reg_n_0_[15] ),
        .R(SR));
  FDRE \slv_reg36_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg36_reg_n_0_[16] ),
        .R(SR));
  FDRE \slv_reg36_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg36_reg_n_0_[17] ),
        .R(SR));
  FDRE \slv_reg36_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg36_reg_n_0_[18] ),
        .R(SR));
  FDRE \slv_reg36_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg36_reg_n_0_[19] ),
        .R(SR));
  FDRE \slv_reg36_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg36_reg_n_0_[1] ),
        .R(SR));
  FDRE \slv_reg36_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg36_reg_n_0_[20] ),
        .R(SR));
  FDRE \slv_reg36_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg36_reg_n_0_[21] ),
        .R(SR));
  FDRE \slv_reg36_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg36_reg_n_0_[22] ),
        .R(SR));
  FDRE \slv_reg36_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg36_reg_n_0_[23] ),
        .R(SR));
  FDRE \slv_reg36_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg36_reg_n_0_[24] ),
        .R(SR));
  FDRE \slv_reg36_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg36_reg_n_0_[25] ),
        .R(SR));
  FDRE \slv_reg36_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg36_reg_n_0_[26] ),
        .R(SR));
  FDRE \slv_reg36_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg36_reg_n_0_[27] ),
        .R(SR));
  FDRE \slv_reg36_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg36_reg_n_0_[28] ),
        .R(SR));
  FDRE \slv_reg36_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg36_reg_n_0_[29] ),
        .R(SR));
  FDRE \slv_reg36_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg36_reg_n_0_[2] ),
        .R(SR));
  FDRE \slv_reg36_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg36_reg_n_0_[30] ),
        .R(SR));
  FDRE \slv_reg36_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg36_reg_n_0_[31] ),
        .R(SR));
  FDRE \slv_reg36_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg36_reg_n_0_[3] ),
        .R(SR));
  FDRE \slv_reg36_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg36_reg_n_0_[4] ),
        .R(SR));
  FDRE \slv_reg36_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg36_reg_n_0_[5] ),
        .R(SR));
  FDRE \slv_reg36_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg36_reg_n_0_[6] ),
        .R(SR));
  FDRE \slv_reg36_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg36_reg_n_0_[7] ),
        .R(SR));
  FDRE \slv_reg36_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg36_reg_n_0_[8] ),
        .R(SR));
  FDRE \slv_reg36_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg36_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg37[15]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg37[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg37[23]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg37[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg37[31]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg37[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg37[7]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg37[7]_i_1_n_0 ));
  FDRE \slv_reg37_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg37_reg_n_0_[0] ),
        .R(SR));
  FDRE \slv_reg37_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg37_reg_n_0_[10] ),
        .R(SR));
  FDRE \slv_reg37_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg37_reg_n_0_[11] ),
        .R(SR));
  FDRE \slv_reg37_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg37_reg_n_0_[12] ),
        .R(SR));
  FDRE \slv_reg37_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg37_reg_n_0_[13] ),
        .R(SR));
  FDRE \slv_reg37_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg37_reg_n_0_[14] ),
        .R(SR));
  FDRE \slv_reg37_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg37_reg_n_0_[15] ),
        .R(SR));
  FDRE \slv_reg37_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg37_reg_n_0_[16] ),
        .R(SR));
  FDRE \slv_reg37_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg37_reg_n_0_[17] ),
        .R(SR));
  FDRE \slv_reg37_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg37_reg_n_0_[18] ),
        .R(SR));
  FDRE \slv_reg37_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg37_reg_n_0_[19] ),
        .R(SR));
  FDRE \slv_reg37_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg37_reg_n_0_[1] ),
        .R(SR));
  FDRE \slv_reg37_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg37_reg_n_0_[20] ),
        .R(SR));
  FDRE \slv_reg37_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg37_reg_n_0_[21] ),
        .R(SR));
  FDRE \slv_reg37_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg37_reg_n_0_[22] ),
        .R(SR));
  FDRE \slv_reg37_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg37_reg_n_0_[23] ),
        .R(SR));
  FDRE \slv_reg37_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg37_reg_n_0_[24] ),
        .R(SR));
  FDRE \slv_reg37_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg37_reg_n_0_[25] ),
        .R(SR));
  FDRE \slv_reg37_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg37_reg_n_0_[26] ),
        .R(SR));
  FDRE \slv_reg37_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg37_reg_n_0_[27] ),
        .R(SR));
  FDRE \slv_reg37_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg37_reg_n_0_[28] ),
        .R(SR));
  FDRE \slv_reg37_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg37_reg_n_0_[29] ),
        .R(SR));
  FDRE \slv_reg37_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg37_reg_n_0_[2] ),
        .R(SR));
  FDRE \slv_reg37_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg37_reg_n_0_[30] ),
        .R(SR));
  FDRE \slv_reg37_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg37_reg_n_0_[31] ),
        .R(SR));
  FDRE \slv_reg37_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg37_reg_n_0_[3] ),
        .R(SR));
  FDRE \slv_reg37_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg37_reg_n_0_[4] ),
        .R(SR));
  FDRE \slv_reg37_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg37_reg_n_0_[5] ),
        .R(SR));
  FDRE \slv_reg37_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg37_reg_n_0_[6] ),
        .R(SR));
  FDRE \slv_reg37_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg37_reg_n_0_[7] ),
        .R(SR));
  FDRE \slv_reg37_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg37_reg_n_0_[8] ),
        .R(SR));
  FDRE \slv_reg37_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg37_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg38[15]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg38[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg38[23]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg38[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg38[31]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg38[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg38[7]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg38[7]_i_1_n_0 ));
  FDRE \slv_reg38_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg38_reg_n_0_[0] ),
        .R(SR));
  FDRE \slv_reg38_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg38_reg_n_0_[10] ),
        .R(SR));
  FDRE \slv_reg38_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg38_reg_n_0_[11] ),
        .R(SR));
  FDRE \slv_reg38_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg38_reg_n_0_[12] ),
        .R(SR));
  FDRE \slv_reg38_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg38_reg_n_0_[13] ),
        .R(SR));
  FDRE \slv_reg38_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg38_reg_n_0_[14] ),
        .R(SR));
  FDRE \slv_reg38_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg38_reg_n_0_[15] ),
        .R(SR));
  FDRE \slv_reg38_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg38_reg_n_0_[16] ),
        .R(SR));
  FDRE \slv_reg38_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg38_reg_n_0_[17] ),
        .R(SR));
  FDRE \slv_reg38_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg38_reg_n_0_[18] ),
        .R(SR));
  FDRE \slv_reg38_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg38_reg_n_0_[19] ),
        .R(SR));
  FDRE \slv_reg38_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg38_reg_n_0_[1] ),
        .R(SR));
  FDRE \slv_reg38_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg38_reg_n_0_[20] ),
        .R(SR));
  FDRE \slv_reg38_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg38_reg_n_0_[21] ),
        .R(SR));
  FDRE \slv_reg38_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg38_reg_n_0_[22] ),
        .R(SR));
  FDRE \slv_reg38_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg38_reg_n_0_[23] ),
        .R(SR));
  FDRE \slv_reg38_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg38_reg_n_0_[24] ),
        .R(SR));
  FDRE \slv_reg38_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg38_reg_n_0_[25] ),
        .R(SR));
  FDRE \slv_reg38_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg38_reg_n_0_[26] ),
        .R(SR));
  FDRE \slv_reg38_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg38_reg_n_0_[27] ),
        .R(SR));
  FDRE \slv_reg38_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg38_reg_n_0_[28] ),
        .R(SR));
  FDRE \slv_reg38_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg38_reg_n_0_[29] ),
        .R(SR));
  FDRE \slv_reg38_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg38_reg_n_0_[2] ),
        .R(SR));
  FDRE \slv_reg38_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg38_reg_n_0_[30] ),
        .R(SR));
  FDRE \slv_reg38_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg38_reg_n_0_[31] ),
        .R(SR));
  FDRE \slv_reg38_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg38_reg_n_0_[3] ),
        .R(SR));
  FDRE \slv_reg38_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg38_reg_n_0_[4] ),
        .R(SR));
  FDRE \slv_reg38_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg38_reg_n_0_[5] ),
        .R(SR));
  FDRE \slv_reg38_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg38_reg_n_0_[6] ),
        .R(SR));
  FDRE \slv_reg38_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg38_reg_n_0_[7] ),
        .R(SR));
  FDRE \slv_reg38_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg38_reg_n_0_[8] ),
        .R(SR));
  FDRE \slv_reg38_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg38_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \slv_reg39[15]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg39[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \slv_reg39[23]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg39[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \slv_reg39[31]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg39[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \slv_reg39[7]_i_1 
       (.I0(\slv_reg32[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\slv_reg39[7]_i_1_n_0 ));
  FDRE \slv_reg39_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg39_reg_n_0_[0] ),
        .R(SR));
  FDRE \slv_reg39_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg39_reg_n_0_[10] ),
        .R(SR));
  FDRE \slv_reg39_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg39_reg_n_0_[11] ),
        .R(SR));
  FDRE \slv_reg39_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg39_reg_n_0_[12] ),
        .R(SR));
  FDRE \slv_reg39_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg39_reg_n_0_[13] ),
        .R(SR));
  FDRE \slv_reg39_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg39_reg_n_0_[14] ),
        .R(SR));
  FDRE \slv_reg39_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg39_reg_n_0_[15] ),
        .R(SR));
  FDRE \slv_reg39_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg39_reg_n_0_[16] ),
        .R(SR));
  FDRE \slv_reg39_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg39_reg_n_0_[17] ),
        .R(SR));
  FDRE \slv_reg39_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg39_reg_n_0_[18] ),
        .R(SR));
  FDRE \slv_reg39_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg39_reg_n_0_[19] ),
        .R(SR));
  FDRE \slv_reg39_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg39_reg_n_0_[1] ),
        .R(SR));
  FDRE \slv_reg39_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg39_reg_n_0_[20] ),
        .R(SR));
  FDRE \slv_reg39_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg39_reg_n_0_[21] ),
        .R(SR));
  FDRE \slv_reg39_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg39_reg_n_0_[22] ),
        .R(SR));
  FDRE \slv_reg39_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg39_reg_n_0_[23] ),
        .R(SR));
  FDRE \slv_reg39_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg39_reg_n_0_[24] ),
        .R(SR));
  FDRE \slv_reg39_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg39_reg_n_0_[25] ),
        .R(SR));
  FDRE \slv_reg39_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg39_reg_n_0_[26] ),
        .R(SR));
  FDRE \slv_reg39_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg39_reg_n_0_[27] ),
        .R(SR));
  FDRE \slv_reg39_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg39_reg_n_0_[28] ),
        .R(SR));
  FDRE \slv_reg39_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg39_reg_n_0_[29] ),
        .R(SR));
  FDRE \slv_reg39_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg39_reg_n_0_[2] ),
        .R(SR));
  FDRE \slv_reg39_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg39_reg_n_0_[30] ),
        .R(SR));
  FDRE \slv_reg39_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg39_reg_n_0_[31] ),
        .R(SR));
  FDRE \slv_reg39_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg39_reg_n_0_[3] ),
        .R(SR));
  FDRE \slv_reg39_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg39_reg_n_0_[4] ),
        .R(SR));
  FDRE \slv_reg39_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg39_reg_n_0_[5] ),
        .R(SR));
  FDRE \slv_reg39_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg39_reg_n_0_[6] ),
        .R(SR));
  FDRE \slv_reg39_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg39_reg_n_0_[7] ),
        .R(SR));
  FDRE \slv_reg39_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg39_reg_n_0_[8] ),
        .R(SR));
  FDRE \slv_reg39_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg39_reg_n_0_[9] ),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axi_espulsore_0_1,axi_espulsore_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_espulsore_v1_0,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 40, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [7:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [7:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;

  wire \<const0> ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [7:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_espulsore_v1_0 U0
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[7:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[7:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
