var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[81.6375, 43.2818, 41.0857, 38.0599, 58.0208], "total":[769122, 1533515, 4461, 3342, 1931], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[466792, 928428, 3039, 1291, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:58 (_ALoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"a.cl:60 (_AFeeder_channel)", "type":"resource", "data":[11, 24582, 205, 0, 0], "debug":[[{"filename":"a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 8192 bits wide by 256 deep."}, {"type":"brief", "text":"8192b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"a.cl:61 (_BLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":61}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"a.cl:63 (_BFeeder_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"a.cl", "line":63}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"a.cl:64 (_Out_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.114655, 0.084823, 0.0393036, 0, 0], "total_kernel_resources":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_AFeeder", "compute_units":1, "type":"function", "total_percent":[4.67234, 2.85135, 2.06501, 3.53212, 0], "total_kernel_resources":[44933, 77076, 414, 0, 414], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:138)\\n - \'_118\' (a.cl:265)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}], [{"filename":"a.cl", "line":265}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:135)\\n - \'_AFeeder_in_v_temp\' (a.cl:137)\\n - \'_49\' (a.cl:184)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":135}], [{"filename":"a.cl", "line":137}], [{"filename":"a.cl", "line":184}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 bits"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:134)", "type":"resource", "data":[4752, 16384, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":134}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"256 registers of width 32 bits"}, {"type":"brief", "text":"Register,\\n256 regs, 32 width"}]}, {"name":"a.cl:139 (_AFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 208, 0, 0], "debug":[[{"filename":"a.cl", "line":139}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Memory Usage":"208 RAMs", "Number of banks":"16 (banked on bits 6, 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"512 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 16 reads and 16 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8, 9 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n524288B requested,\\n524288B implemented."}]}, {"name":"kernel_AFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:139", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":139}]]}, {"name":"a.cl:150", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":150}]]}]}]}, {"name":"kernel_AFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4029, 19692, 1, 0, 411], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4029, 19692, 1, 0, 411]}]}, {"name":"Feedback", "type":"resource", "data":[8752, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:134", "type":"resource", "data":[6144, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":134}]]}, {"name":"a.cl:137", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":137}]]}, {"name":"a.cl:138", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":138}]]}, {"name":"a.cl:150", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":150}]]}, {"name":"a.cl:159", "type":"resource", "data":[512, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":159}]]}, {"name":"a.cl:248", "type":"resource", "data":[2048, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[4152, 8256, 205, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[38, 38, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.fanout", "type":"resource", "count":38, "data":[38, 38, 0, 0, 0]}]}, {"name":"a.cl:150", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":150}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:159", "type":"resource", "data":[513, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":159}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:185", "type":"resource", "data":[8192, 16384, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":185}]], "children":[{"name":"llvm.fpga.reg", "type":"resource", "count":32, "data":[8192, 16384, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:189", "type":"resource", "data":[512, 1024, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":189}]], "children":[{"name":"llvm.fpga.reg", "type":"resource", "count":32, "data":[512, 1024, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:196", "type":"resource", "data":[256, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":196}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[256, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:207", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":207}]], "children":[{"name":"1-bit Or", "type":"resource", "count":16, "data":[16, 16, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[16, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:225", "type":"resource", "data":[544, 384, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "children":[{"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"139"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"a.cl:232", "type":"resource", "data":[560, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":232}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:248", "type":"resource", "data":[12448, 13744, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[8192, 5408, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":16, "data":[4256, 8336, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"139"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"a.cl:260", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":260}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader", "compute_units":1, "type":"function", "total_percent":[0.689248, 0.452996, 0.279841, 0.264483, 0.0347222], "total_kernel_resources":[5934, 10445, 31, 1.5, 126], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"85"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_9\' (a.cl:95)\\n - \'_10\' (a.cl:96)\\n - \'_14\' (a.cl:101)", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}], [{"filename":"a.cl", "line":96}], [{"filename":"a.cl", "line":101}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 bit"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:75)\\n - \'_4\' (a.cl:81)\\n - \'_ALoader_s0_k\' (a.cl:82)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}], [{"filename":"a.cl", "line":81}], [{"filename":"a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:75)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:78)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:82)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"kernel_ALoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 291, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 191, 0, 0, 0]}, {"name":"a.cl:73", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":73}]]}, {"name":"a.cl:75", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:68", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":68}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[167, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[62, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:126", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":126}]]}]}]}, {"name":"kernel_ALoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[116, 538, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[116, 538, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[161, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:75", "type":"resource", "data":[146.833, 133.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]]}, {"name":"a.cl:81", "type":"resource", "data":[3.5, 3.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":82}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[66, 110, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[46.3333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[2.33333, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[99.8333, 33, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:81", "type":"resource", "data":[35.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":81}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[35.3333, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":106}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[109, 416, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[109, 416, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[238, 211, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:106", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[42.1667, 48.8333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[126, 73.1667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]]}, {"name":"a.cl:81", "type":"resource", "data":[13.5, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[16.3333, 22, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":82}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[121, 213, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[45.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 1, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":91}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[189, 1011, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[189, 1011, 0, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[264, 282, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:106", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[94.5, 48.6667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[55.3333, 71, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]]}, {"name":"a.cl:81", "type":"resource", "data":[13.5, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[51.6667, 92.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":82}]]}, {"name":"a.cl:91", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[194, 350, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[27, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}]}, {"name":"a.cl:75", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:81", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":81}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[12.3333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.33333, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:93", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[220, 1401, 2, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[220, 1401, 2, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[261, 308, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[40, 64, 0, 0, 0]}, {"name":"a.cl:75", "type":"resource", "data":[19, 6.66667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[14.5, 5.16667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]]}, {"name":"a.cl:81", "type":"resource", "data":[7.75, 2.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[10, 4.16667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":82}]]}, {"name":"a.cl:85", "type":"resource", "data":[63.75, 77.75, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":85}]]}, {"name":"a.cl:87", "type":"resource", "data":[53, 74, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":87}]]}, {"name":"a.cl:89", "type":"resource", "data":[53, 74, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":89}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[426, 804, 0, 0, 40], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.fanout", "type":"resource", "count":2, "data":[2, 2, 0, 0, 0]}]}, {"name":"a.cl:75", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[41.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":85}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[76.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":87}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[64, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:89", "type":"resource", "data":[39.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":89}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":104}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":106}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[1197, 2470, 29, 0, 26], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 29, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:117", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":117}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BFeeder", "compute_units":1, "type":"function", "total_percent":[2.57402, 1.62664, 1.0949, 1.78312, 0], "total_kernel_resources":[23177, 40867, 209, 0, 359], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_231\' (a.cl:467)\\n - \'_BFeeder_cycle_temp\' (a.cl:341)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":341}], [{"filename":"a.cl", "line":467}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:338)\\n - \'_BFeeder_in_v_temp\' (a.cl:340)\\n - \'_163\' (a.cl:387)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":338}], [{"filename":"a.cl", "line":340}], [{"filename":"a.cl", "line":387}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 bits"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:337)", "type":"resource", "data":[2480, 8192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 bits"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width"}]}, {"name":"a.cl:342 (_BFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 208, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Memory Usage":"208 RAMs", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n524288B requested,\\n524288B implemented."}]}, {"name":"kernel_BFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:342", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":342}]]}, {"name":"a.cl:353", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":353}]]}]}]}, {"name":"kernel_BFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1982, 11384, 1, 0, 151], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1982, 11384, 1, 0, 151]}]}, {"name":"Feedback", "type":"resource", "data":[4656, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:337", "type":"resource", "data":[3072, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":337}]]}, {"name":"a.cl:340", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":340}]]}, {"name":"a.cl:341", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":341}]]}, {"name":"a.cl:353", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":353}]]}, {"name":"a.cl:362", "type":"resource", "data":[512, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":362}]]}, {"name":"a.cl:450", "type":"resource", "data":[1024, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2100, 4156, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[21, 21, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.fanout", "type":"resource", "count":21, "data":[21, 21, 0, 0, 0]}]}, {"name":"a.cl:353", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":353}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:362", "type":"resource", "data":[513, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":362}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:388", "type":"resource", "data":[4096, 8192, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":388}]], "children":[{"name":"llvm.fpga.reg", "type":"resource", "count":16, "data":[4096, 8192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:392", "type":"resource", "data":[256, 512, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":392}]], "children":[{"name":"llvm.fpga.reg", "type":"resource", "count":16, "data":[256, 512, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:399", "type":"resource", "data":[128, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":399}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[128, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:410", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":410}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:428", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":428}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"342"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"a.cl:435", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":435}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:450", "type":"resource", "data":[6224, 7080, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[4096, 2912, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"342"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"a.cl:462", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":462}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BLoader", "compute_units":1, "type":"function", "total_percent":[1.19525, 0.74342, 0.517538, 0.264483, 0.0347222], "total_kernel_resources":[8694, 19317, 31, 1.5, 259], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 6", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"292"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_122\' (a.cl:284)\\n - \'_123\' (a.cl:285)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}], [{"filename":"a.cl", "line":285}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_128\' (a.cl:298)\\n - \'_129\' (a.cl:299)\\n - \'_132\' (a.cl:304)", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":298}], [{"filename":"a.cl", "line":299}], [{"filename":"a.cl", "line":304}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 bit"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:279)\\n - \'_123\' (a.cl:285)\\n - \'_BLoader_s0_k\' (a.cl:286)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}], [{"filename":"a.cl", "line":285}], [{"filename":"a.cl", "line":286}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:279)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:282)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_jj\' (a.cl:290)", "type":"resource", "data":[16, 76, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":290}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_jjj\' (a.cl:292)", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:286)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":286}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_kk\' (a.cl:288)", "type":"resource", "data":[16, 74, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":288}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width,\\n1 reg, 32 width"}]}, {"name":"kernel_BLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 291, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 191, 0, 0, 0]}, {"name":"a.cl:277", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":277}]]}, {"name":"a.cl:279", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:272", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":272}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:279", "type":"resource", "data":[167, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[62, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:329", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":329}]]}]}]}, {"name":"kernel_BLoader.B12", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[322, 2208, 2, 0, 36], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[322, 2208, 2, 0, 36]}]}, {"name":"Feedback", "type":"resource", "data":[156, 93, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:279", "type":"resource", "data":[23.5, 8.66667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[19, 7.16667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]]}, {"name":"a.cl:285", "type":"resource", "data":[7.75, 2.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":285}]]}, {"name":"a.cl:286", "type":"resource", "data":[14.5, 5.66667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]]}, {"name":"a.cl:288", "type":"resource", "data":[2.25, 0.75, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":288}]]}, {"name":"a.cl:290", "type":"resource", "data":[2.25, 0.75, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":290}]]}, {"name":"a.cl:292", "type":"resource", "data":[46.75, 3.75, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":292}]]}, {"name":"a.cl:308", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":308}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[639, 1209, 0, 0, 61], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.fanout", "type":"resource", "count":2, "data":[2, 2, 0, 0, 0]}]}, {"name":"a.cl:279", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:292", "type":"resource", "data":[2.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":292}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.25, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":309}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[1197, 2471, 29, 0, 26], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":310}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 29, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:320", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":320}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[95, 452, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[95, 452, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[161, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:279", "type":"resource", "data":[146.833, 133.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:285", "type":"resource", "data":[3.5, 3.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":285}]]}, {"name":"a.cl:286", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[66, 110, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:279", "type":"resource", "data":[46.3333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[2.33333, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[99.8333, 33, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:285", "type":"resource", "data":[35.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":285}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[35.3333, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[113, 543, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[113, 543, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[230, 147, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:279", "type":"resource", "data":[42.1667, 48.8333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[126, 73.1667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]]}, {"name":"a.cl:284", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[13.5, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":285}]]}, {"name":"a.cl:286", "type":"resource", "data":[16.3333, 22, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[137, 245, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:279", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[45.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:294", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":294}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":309}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[196, 1078, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[196, 1078, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[304, 346, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:279", "type":"resource", "data":[94.5, 48.6667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[55.3333, 71, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]]}, {"name":"a.cl:284", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[13.5, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":285}]]}, {"name":"a.cl:286", "type":"resource", "data":[51.6667, 92.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]]}, {"name":"a.cl:294", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":294}]]}, {"name":"a.cl:309", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":309}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[226, 414, 0, 0, 21], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[27, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}]}, {"name":"a.cl:279", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:285", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":285}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[12.3333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.33333, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:296", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":296}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[429, 2074, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[429, 2074, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[326, 347, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[40, 64, 0, 0, 0]}, {"name":"a.cl:279", "type":"resource", "data":[50.1667, 49.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[60, 71.5833, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]]}, {"name":"a.cl:284", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[15.75, 3.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":285}]]}, {"name":"a.cl:286", "type":"resource", "data":[23.3333, 24.9167, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]]}, {"name":"a.cl:288", "type":"resource", "data":[47.75, 3.75, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":288}]]}, {"name":"a.cl:294", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":294}]]}, {"name":"a.cl:309", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":309}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[332, 616, 0, 0, 31], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:279", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:288", "type":"resource", "data":[3.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":288}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.25, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:307", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":307}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[640, 3052, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[640, 3052, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[392, 445, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[40, 64, 0, 0, 0]}, {"name":"a.cl:279", "type":"resource", "data":[52.4167, 49.75, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[62.25, 72.0833, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]]}, {"name":"a.cl:284", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[15.75, 3.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":285}]]}, {"name":"a.cl:286", "type":"resource", "data":[25.5833, 25.4167, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]]}, {"name":"a.cl:288", "type":"resource", "data":[2.25, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":288}]]}, {"name":"a.cl:290", "type":"resource", "data":[48.75, 3.75, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":290}]]}, {"name":"a.cl:294", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":294}]]}, {"name":"a.cl:307", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":307}]]}, {"name":"a.cl:309", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":309}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[455, 851, 0, 0, 43], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:279", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:290", "type":"resource", "data":[3.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":290}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.25, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:308", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":308}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[21.1847, 11.5477, 10.4196, 2.55098, 35.5556], "total_kernel_resources":[200988, 388909, 299, 2048, 726], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"504"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_245\' (a.cl:533)\\n - \'_307\' (a.cl:655)", "type":"resource", "data":[7, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":533}], [{"filename":"a.cl", "line":655}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 bit and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_267\' (a.cl:588)\\n - \'_269\' (a.cl:590)", "type":"resource", "data":[8, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":588}], [{"filename":"a.cl", "line":590}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 bit and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_292\' (a.cl:633)\\n - \'_293\' (a.cl:634)", "type":"resource", "data":[7, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":633}], [{"filename":"a.cl", "line":634}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 bit and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_channel_array\' (a.cl:478)\\n - \'_248\' (a.cl:549)\\n - \'_253\' (a.cl:561)\\n - \'_255\' (a.cl:564)", "type":"resource", "data":[4138, 18186, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":478}], [{"filename":"a.cl", "line":549}], [{"filename":"a.cl", "line":561}], [{"filename":"a.cl", "line":564}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"256 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n256 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_channel_array\' (a.cl:477)\\n - \'_Y_shreg\' (a.cl:483)\\n - \'_257\' (a.cl:568)\\n - \'_262\' (a.cl:580)\\n - \'_264\' (a.cl:583)", "type":"resource", "data":[1780, 7988, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":477}], [{"filename":"a.cl", "line":483}], [{"filename":"a.cl", "line":568}], [{"filename":"a.cl", "line":580}], [{"filename":"a.cl", "line":583}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (a.cl:494)\\n - \'_236\' (a.cl:500)\\n - \'_X_s0_k\' (a.cl:501)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":494}], [{"filename":"a.cl", "line":500}], [{"filename":"a.cl", "line":501}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:489)\\n - \'_315\' (a.cl:677)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}], [{"filename":"a.cl", "line":677}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:481)\\n - \'_328\' (a.cl:705)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":481}], [{"filename":"a.cl", "line":705}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:480)\\n - \'_272\' (a.cl:598)", "type":"resource", "data":[896, 1792, 128, 0, 0], "debug":[[{"filename":"a.cl", "line":480}], [{"filename":"a.cl", "line":598}]], "details":[{"type":"text", "text":"Type: Shift Register (256 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 10 bits and depth 1"}, {"type":"text", "text":"128 registers of width 32 bits and depth 512", "details":[{"type":"text", "text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM"}]}, {"type":"brief", "text":"Shift Register,\\n128 regs, 10 width by 1 depth,\\n128 regs, 32 width by 512 depth"}]}, {"name":"Private Variable: \\n - \'_291\' (a.cl:632)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":632}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i\' (a.cl:494)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":494}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_X_s0_j\' (a.cl:497)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":497}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:501)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:488)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":488}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:481)", "type":"resource", "data":[840, 1680, 120, 0, 0], "debug":[[{"filename":"a.cl", "line":481}]], "details":[{"type":"text", "text":"Type: Shift Register (240 or fewer tap points)"}, {"type":"text", "text":"120 registers of width 10 bits and depth 1"}, {"type":"text", "text":"120 registers of width 32 bits and depth 512", "details":[{"type":"text", "text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM"}]}, {"type":"brief", "text":"Shift Register,\\n120 regs, 10 width by 1 depth,\\n120 regs, 32 width by 512 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 322, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 223, 0, 0, 0]}, {"name":"a.cl:492", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":492}]]}, {"name":"a.cl:494", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:473", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":473}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:494", "type":"resource", "data":[167, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[62, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:720", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":720}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[97, 456, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[97, 456, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[161, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:477", "type":"resource", "data":[97, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":477}]]}, {"name":"a.cl:494", "type":"resource", "data":[49.8333, 133.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]]}, {"name":"a.cl:500", "type":"resource", "data":[3.5, 3.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":500}]]}, {"name":"a.cl:501", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":501}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[70, 114, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:477", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":477}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:494", "type":"resource", "data":[14.6667, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[2.33333, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":4, "data":[1, 1, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:497", "type":"resource", "data":[135.167, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":497}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:500", "type":"resource", "data":[35.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":500}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:501", "type":"resource", "data":[35.6667, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":501}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[119, 436, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[119, 436, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[251, 221, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[40, 64, 0, 0, 0]}, {"name":"a.cl:477", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":477}]]}, {"name":"a.cl:494", "type":"resource", "data":[61.6667, 53.1667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]]}, {"name":"a.cl:497", "type":"resource", "data":[67, 74.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":497}]]}, {"name":"a.cl:500", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":500}]]}, {"name":"a.cl:501", "type":"resource", "data":[22.3333, 23.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":501}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[131, 223, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:477", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":477}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:494", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:497", "type":"resource", "data":[12.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":497}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 1, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[86, 535, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[86, 535, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[157, 287, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[25, 101, 0, 0, 0]}, {"name":"a.cl:477", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":477}]]}, {"name":"a.cl:488", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":488}]]}, {"name":"a.cl:494", "type":"resource", "data":[45.5, 52.8333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]]}, {"name":"a.cl:497", "type":"resource", "data":[39.6667, 60.8333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":497}]]}, {"name":"a.cl:500", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":500}]]}, {"name":"a.cl:501", "type":"resource", "data":[20.8333, 57.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":501}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[227, 401, 0, 0, 20], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[15, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}]}, {"name":"a.cl:494", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:497", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":497}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:501", "type":"resource", "data":[11.3333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":501}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:588", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":588}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[13149, 51533, 44, 0, 668], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[13149, 51533, 44, 0, 668]}]}, {"name":"Feedback", "type":"resource", "data":[6069.06, 2913, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0]}, {"name":"a.cl:477", "type":"resource", "data":[136, 28, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":477}]]}, {"name":"a.cl:478", "type":"resource", "data":[224, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":478}]]}, {"name":"a.cl:480", "type":"resource", "data":[352, 160, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":480}]]}, {"name":"a.cl:481", "type":"resource", "data":[883.998, 400, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":481}]]}, {"name":"a.cl:487", "type":"resource", "data":[353, 160, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":487}]]}, {"name":"a.cl:488", "type":"resource", "data":[17.3333, 78, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":488}]]}, {"name":"a.cl:489", "type":"resource", "data":[1.83333, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":489}]]}, {"name":"a.cl:494", "type":"resource", "data":[48.75, 52.5833, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]]}, {"name":"a.cl:497", "type":"resource", "data":[43.4167, 60.5833, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":497}]]}, {"name":"a.cl:500", "type":"resource", "data":[17, 10, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":500}]]}, {"name":"a.cl:501", "type":"resource", "data":[26.0833, 28.0833, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":501}]]}, {"name":"a.cl:504", "type":"resource", "data":[17.75, 73.75, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":504}]]}, {"name":"a.cl:506", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":506}]]}, {"name":"a.cl:508", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":508}]]}, {"name":"a.cl:516", "type":"resource", "data":[352, 160, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":516}]]}, {"name":"a.cl:523", "type":"resource", "data":[352, 160, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":523}]]}, {"name":"a.cl:527", "type":"resource", "data":[352, 160, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":527}]]}, {"name":"a.cl:536", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":536}]]}, {"name":"a.cl:539", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":539}]]}, {"name":"a.cl:588", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":588}]]}, {"name":"a.cl:598", "type":"resource", "data":[352, 160, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":598}]]}, {"name":"a.cl:611", "type":"resource", "data":[353, 160, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":611}]]}, {"name":"a.cl:618", "type":"resource", "data":[353, 160, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":618}]]}, {"name":"a.cl:659", "type":"resource", "data":[1.33333, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":659}]]}, {"name":"a.cl:676", "type":"resource", "data":[1.33333, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":676}]]}, {"name":"a.cl:677", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":677}]]}, {"name":"a.cl:698", "type":"resource", "data":[879.998, 400, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":698}]]}, {"name":"a.cl:705", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":705}]]}, {"name":"a.cl:706", "type":"resource", "data":[879.998, 400, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":706}]]}, {"name":"a.cl:711", "type":"resource", "data":[1.33333, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":711}]]}, {"name":"a.cl:712", "type":"resource", "data":[1.33333, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":712}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[309, 545, 7, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[154, 130, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 2, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 2, 0, 0, 0]}, {"name":"llvm.fpga.fanout", "type":"resource", "count":125, "data":[125, 125, 0, 0, 0]}]}, {"name":"a.cl:477", "type":"resource", "data":[1813, 672, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":477}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[1792, 672, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[15, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:478", "type":"resource", "data":[3584, 1872, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":478}]], "children":[{"name":"32-bit Select", "type":"resource", "count":224, "data":[3584, 1872, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:480", "type":"resource", "data":[192.125, 0.125, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":480}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":128, "data":[0.125, 0.125, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[160, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:481", "type":"resource", "data":[484.336, 4.33333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":481}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":120, "data":[4.33333, 4.33333, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":120, "data":[400, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":240, "data":[80, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:487", "type":"resource", "data":[192.125, 0.125, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":487}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":128, "data":[0.125, 0.125, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[160, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:488", "type":"resource", "data":[106.667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":488}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[106.667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:489", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":489}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[10.6667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:494", "type":"resource", "data":[1.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:497", "type":"resource", "data":[1.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":497}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:500", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":500}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:501", "type":"resource", "data":[1.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":501}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:504", "type":"resource", "data":[34.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":504}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[66.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":506}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[64, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:508", "type":"resource", "data":[34.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":508}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:516", "type":"resource", "data":[192.125, 0.125, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":516}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":128, "data":[0.125, 0.125, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[160, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:523", "type":"resource", "data":[192.125, 0.125, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":523}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":128, "data":[0.125, 0.125, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[160, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:527", "type":"resource", "data":[192.125, 0.125, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":527}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":128, "data":[0.125, 0.125, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[160, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:536", "type":"resource", "data":[2305, 992, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":536}]], "children":[{"name":"32-bit Select", "type":"resource", "count":144, "data":[2304, 992, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:539", "type":"resource", "data":[4609, 2544, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":539}]], "children":[{"name":"32-bit Select", "type":"resource", "count":288, "data":[4608, 2544, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:565", "type":"resource", "data":[65536, 131072, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":565}]], "children":[{"name":"llvm.fpga.reg", "type":"resource", "count":256, "data":[65536, 131072, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:584", "type":"resource", "data":[65536, 131072, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":584}]], "children":[{"name":"llvm.fpga.reg", "type":"resource", "count":256, "data":[65536, 131072, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:598", "type":"resource", "data":[192.125, 0.125, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":598}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":128, "data":[0.125, 0.125, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[160, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:599", "type":"resource", "data":[6144, 4096, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":599}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[4096, 0, 0, 0, 0]}, {"name":"llvm.fpga.reg", "type":"resource", "count":128, "data":[2048, 4096, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:610", "type":"resource", "data":[0, 0, 0, 1024, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":610}]], "children":[{"name":"32-bit Floating-point Dot Product of Size 4", "type":"resource", "count":512, "data":[0, 0, 0, 1024, 0]}], "replace_name":"true"}, {"name":"a.cl:611", "type":"resource", "data":[192.125, 0.125, 0, 1024, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":611}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":128, "data":[0.125, 0.125, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[160, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Dot Product of Size 4", "type":"resource", "count":512, "data":[0, 0, 0, 1024, 0]}], "replace_name":"true"}, {"name":"a.cl:618", "type":"resource", "data":[8384.12, 16384.1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":618}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":128, "data":[0.125, 0.125, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[160, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}, {"name":"llvm.fpga.reg", "type":"resource", "count":512, "data":[8192, 16384, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:634", "type":"resource", "data":[4097, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":634}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":128, "data":[4096, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:647", "type":"resource", "data":[43, 33, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":647}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:651", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":651}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:653", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":653}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:656", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":656}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:657", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":657}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:659", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":659}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[10.6667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:672", "type":"resource", "data":[1152, 2304, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":672}]], "children":[{"name":"llvm.fpga.reg", "type":"resource", "count":72, "data":[1152, 2304, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:676", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":676}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[10.6667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:679", "type":"resource", "data":[35.25, 1.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":679}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:683", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":683}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:698", "type":"resource", "data":[484.336, 4.33333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":698}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":120, "data":[4.33333, 4.33333, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":120, "data":[400, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":240, "data":[80, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:706", "type":"resource", "data":[4324.38, 7684.34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":706}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":120, "data":[4.33333, 4.33333, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":120, "data":[400, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":240, "data":[80, 0, 0, 0, 0]}, {"name":"llvm.fpga.reg", "type":"resource", "count":240, "data":[3840, 7680, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:711", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":711}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[10.6667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:712", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":712}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[10.6667, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.378518, 0.225748, 0.171307, 0.145039, 0], "total_kernel_resources":[3393, 6394, 17, 0, 41], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:728)", "type":"resource", "data":[16, 128, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":728}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 bits"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:731)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":731}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:734)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 129, 0, 0, 0]}, {"name":"a.cl:731", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]]}, {"name":"a.cl:734", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":734}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:724", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":724}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:731", "type":"resource", "data":[101, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":734}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:755", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":755}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 126, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 126, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[81, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:728", "type":"resource", "data":[65, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":728}]]}, {"name":"a.cl:731", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[48, 76, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:728", "type":"resource", "data":[49, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":728}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:731", "type":"resource", "data":[79.5, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2.5, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[35.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":734}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[19, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[73, 280, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[73, 280, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[99, 13, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:728", "type":"resource", "data":[65, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":728}]]}, {"name":"a.cl:731", "type":"resource", "data":[17, 6.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]]}, {"name":"a.cl:734", "type":"resource", "data":[17, 6.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":734}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[67, 111, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:731", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[12.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":734}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 1, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[193, 736, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[193, 736, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[203, 241, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:728", "type":"resource", "data":[43, 58, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":728}]]}, {"name":"a.cl:731", "type":"resource", "data":[20.3333, 7.33333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]]}, {"name":"a.cl:734", "type":"resource", "data":[11.3333, 5.33333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":734}]]}, {"name":"a.cl:737", "type":"resource", "data":[11.3333, 4.33333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":737}]]}, {"name":"a.cl:744", "type":"resource", "data":[30, 48, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":744}]]}, {"name":"a.cl:747", "type":"resource", "data":[30, 48, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":747}]]}, {"name":"a.cl:748", "type":"resource", "data":[57, 70, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":748}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[251, 451, 0, 0, 23], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:728", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":728}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[40, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:731", "type":"resource", "data":[1.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[1.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":734}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:737", "type":"resource", "data":[3.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":737}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.33333, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:739", "type":"resource", "data":[2.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":739}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:741", "type":"resource", "data":[2.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":741}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:743", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":743}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:744", "type":"resource", "data":[40, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":744}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[40, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:746", "type":"resource", "data":[348, 2436, 17, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":746}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:747", "type":"resource", "data":[40, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":747}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[40, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:748", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":748}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[40, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[10, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[466792,928428,3039,1291,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_ALoader_channel)","type":"resource"},{"data":[11,24582,205,0,0],"debug":[[{"filename":"a.cl","line":60}]],"details":[{"text":"Channel is implemented 8192 bits wide by 256 deep.","type":"text"},{"text":"8192b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_AFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":61}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:61 (_BLoader_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"a.cl","line":63}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:63 (_BFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":64}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_Out_channel)","type":"resource"}],"data":[55,40734,341,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1463,1467,0,0,6],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1463,1467,0,0,6],"total_percent":[0.114655,0.084823,0.0393036,0,0],"type":"function"},{"children":[{"data":[12917,8272,205,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:138)\\n - \'_118\' (a.cl:265)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 bits","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:135)\\n - \'_AFeeder_in_v_temp\' (a.cl:137)\\n - \'_49\' (a.cl:184)","type":"resource"},{"data":[4752,16384,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"256 registers of width 32 bits","type":"text"},{"text":"Register,\\n256 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:134)","type":"resource"},{"data":[0,0,208,0,0],"details":[{"Additional information":[{"text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 16 reads and 16 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8, 9 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"512 bits","Implemented size":"524288 bytes","Memory Usage":"208 RAMs","Number of banks":"16 (banked on bits 6, 7, 8, 9)","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"524288 bytes","type":"table"},{"text":"Stall-free,\\n524288B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:139 (_AFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":"1","data":[4029,19692,1,0,411],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":38,"data":[38,38,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"}],"data":[4067,19730,1,0,411],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"150"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":150}]],"name":"/home/u146242/trmm_lab/s10/a.cl:150","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[512,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"159"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"159"}]],"name":"Channel Read","type":"resource"}],"data":[513,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":159}]],"name":"/home/u146242/trmm_lab/s10/a.cl:159","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[8192,16384,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"185"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[8192,16384,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":185}]],"name":"/home/u146242/trmm_lab/s10/a.cl:185","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[512,1024,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"189"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[512,1024,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":189}]],"name":"/home/u146242/trmm_lab/s10/a.cl:189","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[256,16,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"196"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[256,16,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":196}]],"name":"/home/u146242/trmm_lab/s10/a.cl:196","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"207"}]],"name":"1-bit Or","type":"resource"},{"count":16,"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"207"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":207}]],"name":"/home/u146242/trmm_lab/s10/a.cl:207","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[544,384,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"225"}]],"name":"Store","type":"resource"}],"data":[544,384,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":225}]],"name":"/home/u146242/trmm_lab/s10/a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"232"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":232}]],"name":"/home/u146242/trmm_lab/s10/a.cl:232","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[8192,5408,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"248"}]],"name":"32-bit Select","type":"resource"},{"count":16,"data":[4256,8336,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"248"}]],"name":"Load","type":"resource"}],"data":[12448,13744,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":248}]],"name":"/home/u146242/trmm_lab/s10/a.cl:248","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"260"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":260}]],"name":"/home/u146242/trmm_lab/s10/a.cl:260","replace_name":"true","type":"resource"}],"compute_units":1,"data":[44933,77076,414,0,414],"debug":[[{"filename":"a.cl","line":134}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder","total_kernel_resources":[44933,77076,414,0,414],"total_percent":[4.67234,2.85135,2.06501,3.53212,0],"type":"function"},{"children":[{"data":[1753,2433,0,0,76],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,2,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 bit","type":"text"},{"text":"Register,\\n1 reg, 1 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_9\' (a.cl:95)\\n - \'_10\' (a.cl:96)\\n - \'_14\' (a.cl:101)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:75)\\n - \'_4\' (a.cl:81)\\n - \'_ALoader_s0_k\' (a.cl:82)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:75)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:78)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:82)","type":"resource"},{"children":[{"count":5,"data":[636,3557,2,0,18],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"}],"data":[665,3560,2,0,18],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"73"}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":73}]],"name":"/home/u146242/trmm_lab/s10/a.cl:73","type":"resource"},{"children":[{"count":"1","data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"75"}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"75"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"75"}]],"name":"32-bit Select","type":"resource"},{"count":9,"data":[3.916663,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"75"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"75"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"75"}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"75"}]],"name":"1-bit Or","type":"resource"}],"data":[215.416663,70,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":75}]],"name":"/home/u146242/trmm_lab/s10/a.cl:75","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"78"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"78"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":8,"data":[3.416666,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"78"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"78"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"78"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"78"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"78"}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"78"}]],"name":"1-bit Or","type":"resource"}],"data":[181.916666,36,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":78}]],"name":"/home/u146242/trmm_lab/s10/a.cl:78","type":"resource"},{"children":[{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"81"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"81"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"81"}]],"name":"1-bit Or","type":"resource"}],"data":[37.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":81}]],"name":"/home/u146242/trmm_lab/s10/a.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":6,"data":[2.416663,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"82"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"82"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"82"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"82"}]],"name":"1-bit Or","type":"resource"}],"data":[48.91663,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":82}]],"name":"/home/u146242/trmm_lab/s10/a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"106"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"106"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[87,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":106}]],"name":"/home/u146242/trmm_lab/s10/a.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"91"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":91}]],"name":"/home/u146242/trmm_lab/s10/a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"93"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":93}]],"name":"/home/u146242/trmm_lab/s10/a.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"85"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"85"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"85"}]],"name":"1-bit Xor","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"85"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"85"}]],"name":"5-bit Integer Compare","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"85"}]],"name":"5-bit Select","type":"resource"}],"data":[41.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":85}]],"name":"/home/u146242/trmm_lab/s10/a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"87"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"87"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"87"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"87"}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[10,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"87"}]],"name":"5-bit Select","type":"resource"}],"data":[76.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":87}]],"name":"/home/u146242/trmm_lab/s10/a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"89"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"89"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"89"}]],"name":"5-bit Integer Compare","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"89"}]],"name":"5-bit Select","type":"resource"}],"data":[39.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":89}]],"name":"/home/u146242/trmm_lab/s10/a.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"104"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":104}]],"name":"/home/u146242/trmm_lab/s10/a.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"105"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":105}]],"name":"/home/u146242/trmm_lab/s10/a.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"107"}]],"name":"1-bit And","type":"resource"},{"count":16,"data":[512,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"107"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"107"}]],"name":"Load","type":"resource"}],"data":[1197,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":107}]],"name":"/home/u146242/trmm_lab/s10/a.cl:107","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"117"}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":117}]],"name":"/home/u146242/trmm_lab/s10/a.cl:117","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5933.999959,10445,31,1.5,126],"debug":[[{"filename":"a.cl","line":75}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"85"}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_ALoader","total_kernel_resources":[5934,10445,31,1.5,126],"total_percent":[0.689248,0.452996,0.279841,0.264483,0.0347222],"type":"function"},{"children":[{"data":[6769,4172,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_231\' (a.cl:467)\\n - \'_BFeeder_cycle_temp\' (a.cl:341)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 bits","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:338)\\n - \'_BFeeder_in_v_temp\' (a.cl:340)\\n - \'_163\' (a.cl:387)","type":"resource"},{"data":[2480,8192,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 bits","type":"text"},{"text":"Register,\\n128 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:337)","type":"resource"},{"data":[0,0,208,0,0],"details":[{"Additional information":[{"text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"524288 bytes","Memory Usage":"208 RAMs","Number of banks":"8 (banked on bits 6, 7, 8)","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"524288 bytes","type":"table"},{"text":"Stall-free,\\n524288B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:342 (_BFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":"1","data":[1982,11384,1,0,151],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":21,"data":[21,21,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"}],"data":[2003,11405,1,0,151],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"353"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":353}]],"name":"/home/u146242/trmm_lab/s10/a.cl:353","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[512,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"362"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"362"}]],"name":"Channel Read","type":"resource"}],"data":[513,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":362}]],"name":"/home/u146242/trmm_lab/s10/a.cl:362","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[4096,8192,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"388"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[4096,8192,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":388}]],"name":"/home/u146242/trmm_lab/s10/a.cl:388","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[256,512,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"392"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[256,512,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":392}]],"name":"/home/u146242/trmm_lab/s10/a.cl:392","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,8,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"399"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[128,8,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":399}]],"name":"/home/u146242/trmm_lab/s10/a.cl:399","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"410"}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"410"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":410}]],"name":"/home/u146242/trmm_lab/s10/a.cl:410","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"428"}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":428}]],"name":"/home/u146242/trmm_lab/s10/a.cl:428","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"435"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":435}]],"name":"/home/u146242/trmm_lab/s10/a.cl:435","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[4096,2912,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"450"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"450"}]],"name":"Load","type":"resource"}],"data":[6224,7080,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":450}]],"name":"/home/u146242/trmm_lab/s10/a.cl:450","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"462"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":462}]],"name":"/home/u146242/trmm_lab/s10/a.cl:462","replace_name":"true","type":"resource"}],"compute_units":1,"data":[23177,40867,209,0,359],"debug":[[{"filename":"a.cl","line":337}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_BFeeder","total_kernel_resources":[23177,40867,209,0,359],"total_percent":[2.57402,1.62664,1.0949,1.78312,0],"type":"function"},{"children":[{"data":[3446,4978,0,0,175],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_122\' (a.cl:284)\\n - \'_123\' (a.cl:285)","type":"resource"},{"data":[8,2,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 bit","type":"text"},{"text":"Register,\\n1 reg, 1 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_128\' (a.cl:298)\\n - \'_129\' (a.cl:299)\\n - \'_132\' (a.cl:304)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:279)\\n - \'_123\' (a.cl:285)\\n - \'_BLoader_s0_k\' (a.cl:286)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:279)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:282)","type":"resource"},{"data":[16,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_jj\' (a.cl:290)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_jjj\' (a.cl:292)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:286)","type":"resource"},{"data":[16,74,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 5 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_kk\' (a.cl:288)","type":"resource"},{"children":[{"count":7,"data":[1797,9598,2,0,52],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1826,9601,2,0,52],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"277"}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":277}]],"name":"/home/u146242/trmm_lab/s10/a.cl:277","type":"resource"},{"children":[{"count":"1","data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"279"}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"279"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"279"}]],"name":"32-bit Select","type":"resource"},{"count":9,"data":[3.916663,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"279"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"279"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"279"}]],"name":"33-bit Select","type":"resource"}],"data":[214.916663,70,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":279}]],"name":"/home/u146242/trmm_lab/s10/a.cl:279","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"282"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"282"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":8,"data":[3.416666,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"282"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"282"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"282"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"282"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"282"}]],"name":"33-bit Select","type":"resource"}],"data":[181.416666,35,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":282}]],"name":"/home/u146242/trmm_lab/s10/a.cl:282","type":"resource"},{"children":[{"count":6,"data":[2.416663,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"286"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"286"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"286"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[48.416663,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":286}]],"name":"/home/u146242/trmm_lab/s10/a.cl:286","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"292"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"292"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[2.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":292}]],"name":"/home/u146242/trmm_lab/s10/a.cl:292","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"309"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"309"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[87,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":309}]],"name":"/home/u146242/trmm_lab/s10/a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"310"}]],"name":"1-bit And","type":"resource"},{"count":16,"data":[512,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"310"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"310"}]],"name":"Load","type":"resource"}],"data":[1197,2471,29,0,26],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":310}]],"name":"/home/u146242/trmm_lab/s10/a.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"320"}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":320}]],"name":"/home/u146242/trmm_lab/s10/a.cl:320","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"285"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"285"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"285"}]],"name":"1-bit Or","type":"resource"}],"data":[37.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":285}]],"name":"/home/u146242/trmm_lab/s10/a.cl:285","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"294"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":294}]],"name":"/home/u146242/trmm_lab/s10/a.cl:294","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"296"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":296}]],"name":"/home/u146242/trmm_lab/s10/a.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"288"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"288"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[3.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":288}]],"name":"/home/u146242/trmm_lab/s10/a.cl:288","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"307"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":307}]],"name":"/home/u146242/trmm_lab/s10/a.cl:307","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"290"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"290"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[3.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":290}]],"name":"/home/u146242/trmm_lab/s10/a.cl:290","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"308"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":308}]],"name":"/home/u146242/trmm_lab/s10/a.cl:308","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8693.999992,19317,31,1.5,259],"debug":[[{"filename":"a.cl","line":279}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"292"}],"text":"%L with depth 6","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_BLoader","total_kernel_resources":[8694,19317,31,1.5,259],"total_percent":[1.19525,0.74342,0.517538,0.264483,0.0347222],"type":"function"},{"children":[{"data":[7397.06,4859,7,0,52],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,5,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 bit and depth 1","type":"text"},{"text":"Register,\\n1 reg, 1 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_245\' (a.cl:533)\\n - \'_307\' (a.cl:655)","type":"resource"},{"data":[8,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 bit and depth 1","type":"text"},{"text":"Register,\\n1 reg, 1 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_267\' (a.cl:588)\\n - \'_269\' (a.cl:590)","type":"resource"},{"data":[7,5,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 bit and depth 1","type":"text"},{"text":"Register,\\n1 reg, 1 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_292\' (a.cl:633)\\n - \'_293\' (a.cl:634)","type":"resource"},{"data":[4138,18186,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"256 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n256 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_channel_array\' (a.cl:478)\\n - \'_248\' (a.cl:549)\\n - \'_253\' (a.cl:561)\\n - \'_255\' (a.cl:564)","type":"resource"},{"data":[1780,7988,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_channel_array\' (a.cl:477)\\n - \'_Y_shreg\' (a.cl:483)\\n - \'_257\' (a.cl:568)\\n - \'_262\' (a.cl:580)\\n - \'_264\' (a.cl:583)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (a.cl:494)\\n - \'_236\' (a.cl:500)\\n - \'_X_s0_k\' (a.cl:501)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:489)\\n - \'_315\' (a.cl:677)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:481)\\n - \'_328\' (a.cl:705)","type":"resource"},{"data":[896,1792,128,0,0],"details":[{"text":"Type: Shift Register (256 or fewer tap points)","type":"text"},{"text":"128 registers of width 10 bits and depth 1","type":"text"},{"details":[{"text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM","type":"text"}],"text":"128 registers of width 32 bits and depth 512","type":"text"},{"text":"Shift Register,\\n128 regs, 10 width by 1 depth,\\n128 regs, 32 width by 512 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:480)\\n - \'_272\' (a.cl:598)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_291\' (a.cl:632)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i\' (a.cl:494)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_j\' (a.cl:497)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:501)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:488)","type":"resource"},{"data":[840,1680,120,0,0],"details":[{"text":"Type: Shift Register (240 or fewer tap points)","type":"text"},{"text":"120 registers of width 10 bits and depth 1","type":"text"},{"details":[{"text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM","type":"text"}],"text":"120 registers of width 32 bits and depth 512","type":"text"},{"text":"Shift Register,\\n120 regs, 10 width by 1 depth,\\n120 regs, 32 width by 512 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:481)","type":"resource"},{"children":[{"count":5,"data":[13453,53183,44,0,668],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":5,"data":[5,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[6,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[33,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":125,"data":[125,125,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"}],"data":[13622,53314,44,0,668],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"492"}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":492}]],"name":"/home/u146242/trmm_lab/s10/a.cl:492","type":"resource"},{"children":[{"count":"1","data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"494"}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"494"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"494"}]],"name":"32-bit Select","type":"resource"},{"count":9,"data":[3.916663,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"494"}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[1.333333,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"494"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"494"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"494"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[184.249996,71.25,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":494}]],"name":"/home/u146242/trmm_lab/s10/a.cl:494","type":"resource"},{"children":[{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"477"}]],"name":"33-bit Select","type":"resource"},{"count":112,"data":[1792,672,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"477"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[15,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"477"}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"477"}]],"name":"6-bit Select","type":"resource"}],"data":[1879,672,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":477}]],"name":"/home/u146242/trmm_lab/s10/a.cl:477","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[3.416666,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"497"}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[1.333333,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"497"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"497"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"497"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"497"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"497"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[149.750333,35.25,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":497}]],"name":"/home/u146242/trmm_lab/s10/a.cl:497","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"500"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"500"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"500"}]],"name":"1-bit Or","type":"resource"}],"data":[35.75,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":500}]],"name":"/home/u146242/trmm_lab/s10/a.cl:500","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[1.416666,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"501"}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[1.333333,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"501"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"501"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"501"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[48.750033,1.25,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":501}]],"name":"/home/u146242/trmm_lab/s10/a.cl:501","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"588"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":588}]],"name":"/home/u146242/trmm_lab/s10/a.cl:588","replace_name":"true","type":"resource"},{"children":[{"count":224,"data":[3584,1872,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"478"}]],"name":"32-bit Select","type":"resource"}],"data":[3584,1872,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":478}]],"name":"/home/u146242/trmm_lab/s10/a.cl:478","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"480"}]],"name":"1-bit Xor","type":"resource"},{"count":128,"data":[160,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"480"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"480"}]],"name":"10-bit Select","type":"resource"}],"data":[192.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":480}]],"name":"/home/u146242/trmm_lab/s10/a.cl:480","replace_name":"true","type":"resource"},{"children":[{"count":120,"data":[4.33333,4.33333,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"481"}]],"name":"1-bit Xor","type":"resource"},{"count":120,"data":[400,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"481"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":240,"data":[80,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"481"}]],"name":"10-bit Select","type":"resource"}],"data":[484.336,4.33333,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":481}]],"name":"/home/u146242/trmm_lab/s10/a.cl:481","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"487"}]],"name":"1-bit Xor","type":"resource"},{"count":128,"data":[160,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"487"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"487"}]],"name":"10-bit Select","type":"resource"}],"data":[192.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":487}]],"name":"/home/u146242/trmm_lab/s10/a.cl:487","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[106.667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"488"}]],"name":"32-bit Select","type":"resource"}],"data":[106.667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":488}]],"name":"/home/u146242/trmm_lab/s10/a.cl:488","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"489"}]],"name":"32-bit Select","type":"resource"}],"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":489}]],"name":"/home/u146242/trmm_lab/s10/a.cl:489","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"504"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"504"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"504"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"504"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[34.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":504}]],"name":"/home/u146242/trmm_lab/s10/a.cl:504","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"506"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"506"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"506"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"506"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[66.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":506}]],"name":"/home/u146242/trmm_lab/s10/a.cl:506","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"508"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"508"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"508"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[34.25,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":508}]],"name":"/home/u146242/trmm_lab/s10/a.cl:508","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"516"}]],"name":"1-bit Xor","type":"resource"},{"count":128,"data":[160,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"516"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"516"}]],"name":"10-bit Select","type":"resource"}],"data":[192.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":516}]],"name":"/home/u146242/trmm_lab/s10/a.cl:516","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"523"}]],"name":"1-bit Xor","type":"resource"},{"count":128,"data":[160,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"523"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"523"}]],"name":"10-bit Select","type":"resource"}],"data":[192.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":523}]],"name":"/home/u146242/trmm_lab/s10/a.cl:523","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"527"}]],"name":"1-bit Xor","type":"resource"},{"count":128,"data":[160,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"527"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"527"}]],"name":"10-bit Select","type":"resource"}],"data":[192.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":527}]],"name":"/home/u146242/trmm_lab/s10/a.cl:527","replace_name":"true","type":"resource"},{"children":[{"count":144,"data":[2304,992,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"536"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"536"}]],"name":"Channel Read","type":"resource"}],"data":[2305,992,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":536}]],"name":"/home/u146242/trmm_lab/s10/a.cl:536","replace_name":"true","type":"resource"},{"children":[{"count":288,"data":[4608,2544,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"539"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"539"}]],"name":"Channel Read","type":"resource"}],"data":[4609,2544,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":539}]],"name":"/home/u146242/trmm_lab/s10/a.cl:539","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[65536,131072,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"565"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[65536,131072,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":565}]],"name":"/home/u146242/trmm_lab/s10/a.cl:565","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[65536,131072,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"584"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[65536,131072,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":584}]],"name":"/home/u146242/trmm_lab/s10/a.cl:584","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"598"}]],"name":"1-bit Xor","type":"resource"},{"count":128,"data":[160,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"598"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"598"}]],"name":"10-bit Select","type":"resource"}],"data":[192.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":598}]],"name":"/home/u146242/trmm_lab/s10/a.cl:598","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[4096,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"599"}]],"name":"32-bit Select","type":"resource"},{"count":128,"data":[2048,4096,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"599"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[6144,4096,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":599}]],"name":"/home/u146242/trmm_lab/s10/a.cl:599","replace_name":"true","type":"resource"},{"children":[{"count":512,"data":[0,0,0,1024,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"610"}]],"name":"32-bit Floating-point Dot Product of Size 4","type":"resource"}],"data":[0,0,0,1024,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":610}]],"name":"/home/u146242/trmm_lab/s10/a.cl:610","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"611"}]],"name":"1-bit Xor","type":"resource"},{"count":128,"data":[160,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"611"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"611"}]],"name":"10-bit Select","type":"resource"},{"count":512,"data":[0,0,0,1024,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"611"}]],"name":"32-bit Floating-point Dot Product of Size 4","type":"resource"}],"data":[192.125,0.125,0,1024,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":611}]],"name":"/home/u146242/trmm_lab/s10/a.cl:611","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0.125,0.125,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"618"}]],"name":"1-bit Xor","type":"resource"},{"count":128,"data":[160,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"618"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"618"}]],"name":"10-bit Select","type":"resource"},{"count":512,"data":[8192,16384,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"618"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[8384.12,16384.1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":618}]],"name":"/home/u146242/trmm_lab/s10/a.cl:618","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"634"}]],"name":"1-bit Select","type":"resource"},{"count":128,"data":[4096,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"634"}]],"name":"32-bit Select","type":"resource"}],"data":[4097,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":634}]],"name":"/home/u146242/trmm_lab/s10/a.cl:634","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"647"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"647"}]],"name":"32-bit Or","type":"resource"}],"data":[43,33,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":647}]],"name":"/home/u146242/trmm_lab/s10/a.cl:647","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"651"}]],"name":"1-bit Select","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":651}]],"name":"/home/u146242/trmm_lab/s10/a.cl:651","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"653"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":653}]],"name":"/home/u146242/trmm_lab/s10/a.cl:653","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"656"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":656}]],"name":"/home/u146242/trmm_lab/s10/a.cl:656","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"657"}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":657}]],"name":"/home/u146242/trmm_lab/s10/a.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"659"}]],"name":"32-bit Select","type":"resource"}],"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":659}]],"name":"/home/u146242/trmm_lab/s10/a.cl:659","replace_name":"true","type":"resource"},{"children":[{"count":72,"data":[1152,2304,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"672"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[1152,2304,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":672}]],"name":"/home/u146242/trmm_lab/s10/a.cl:672","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"676"}]],"name":"32-bit Select","type":"resource"}],"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":676}]],"name":"/home/u146242/trmm_lab/s10/a.cl:676","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"679"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"679"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.25,1.25,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":679}]],"name":"/home/u146242/trmm_lab/s10/a.cl:679","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"683"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":683}]],"name":"/home/u146242/trmm_lab/s10/a.cl:683","replace_name":"true","type":"resource"},{"children":[{"count":120,"data":[4.33333,4.33333,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"698"}]],"name":"1-bit Xor","type":"resource"},{"count":120,"data":[400,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"698"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":240,"data":[80,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"698"}]],"name":"10-bit Select","type":"resource"}],"data":[484.336,4.33333,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":698}]],"name":"/home/u146242/trmm_lab/s10/a.cl:698","replace_name":"true","type":"resource"},{"children":[{"count":120,"data":[4.33333,4.33333,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"706"}]],"name":"1-bit Xor","type":"resource"},{"count":120,"data":[400,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"706"}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":240,"data":[80,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"706"}]],"name":"10-bit Select","type":"resource"},{"count":240,"data":[3840,7680,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"706"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[4324.38,7684.34,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":706}]],"name":"/home/u146242/trmm_lab/s10/a.cl:706","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"711"}]],"name":"32-bit Select","type":"resource"}],"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":711}]],"name":"/home/u146242/trmm_lab/s10/a.cl:711","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"712"}]],"name":"32-bit Select","type":"resource"}],"data":[10.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":712}]],"name":"/home/u146242/trmm_lab/s10/a.cl:712","replace_name":"true","type":"resource"}],"compute_units":1,"data":[200988.107862,388908.98166,299,2048,726],"debug":[[{"filename":"a.cl","line":477}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"504"}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[200988,388909,299,2048,726],"total_percent":[21.1847,11.5477,10.4196,2.55098,35.5556],"type":"function"},{"children":[{"data":[771,919,0,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,128,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 bits","type":"text"},{"text":"Register,\\n2 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:728)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:731)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:734)","type":"resource"},{"children":[{"count":4,"data":[272,1271,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[272,1271,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"731"}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"731"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"731"}]],"name":"32-bit Select","type":"resource"},{"count":7,"data":[4,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"731"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"731"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[0.666667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"731"}]],"name":"1-bit Or","type":"resource"}],"data":[182.666667,38,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":731}]],"name":"/home/u146242/trmm_lab/s10/a.cl:731","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"734"}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"734"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":6,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"734"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"734"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"734"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"734"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[0.666667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"734"}]],"name":"1-bit Or","type":"resource"}],"data":[84.666667,3,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":734}]],"name":"/home/u146242/trmm_lab/s10/a.cl:734","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"728"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"728"}]],"name":"33-bit Select","type":"resource"},{"count":5,"data":[40,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"728"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"728"}]],"name":"5-bit Select","type":"resource"}],"data":[94,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":728}]],"name":"/home/u146242/trmm_lab/s10/a.cl:728","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"737"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"737"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"737"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[3.66667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":737}]],"name":"/home/u146242/trmm_lab/s10/a.cl:737","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"739"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"739"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"739"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2.66667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":739}]],"name":"/home/u146242/trmm_lab/s10/a.cl:739","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"741"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"741"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2.33333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":741}]],"name":"/home/u146242/trmm_lab/s10/a.cl:741","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"743"}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":743}]],"name":"/home/u146242/trmm_lab/s10/a.cl:743","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[40,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"744"}]],"name":"32-bit Select","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":744}]],"name":"/home/u146242/trmm_lab/s10/a.cl:744","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"746"}]],"name":"Store","type":"resource"}],"data":[348,2436,17,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":746}]],"name":"/home/u146242/trmm_lab/s10/a.cl:746","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[40,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"747"}]],"name":"32-bit Select","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":747}]],"name":"/home/u146242/trmm_lab/s10/a.cl:747","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[40,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"748"}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[10,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"748"}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"748"}]],"name":"6-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":748}]],"name":"/home/u146242/trmm_lab/s10/a.cl:748","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3393.000004,6394,17,0,41],"debug":[[{"filename":"a.cl","line":728}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3393,6394,17,0,41],"total_percent":[0.378518,0.225748,0.171307,0.145039,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[302330.107817,605086.98166,1422,2051,1931],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[769122,1533515,4461,3342,1931],"total_percent":[81.6375,43.2818,41.0857,38.0599,58.0208],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"kernel_ALoader", "children":[{"type":"bb", "id":3, "name":"kernel_ALoader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":4, "name":"kernel_ALoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_ALoader.B2", "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":6, "name":"kernel_ALoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"kernel_ALoader.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"9"}]}, {"type":"bb", "id":8, "name":"kernel_ALoader.B5", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"11"}]}, {"type":"bb", "id":9, "name":"kernel_ALoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":10, "name":"kernel_ALoader.B7", "children":[{"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":107}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"12", "Latency":"789", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":13, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":117}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"807", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":15, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":85}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"16"}]}, {"type":"inst", "id":16, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"807", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"807", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":11, "name":"kernel_ALoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":18, "name":"kernel_AFeeder", "children":[{"type":"bb", "id":19, "name":"kernel_AFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":20, "name":"kernel_AFeeder.B1", "children":[{"type":"inst", "id":21, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":159}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"17", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"30", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"31", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"32", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"33", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"34", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":34, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"35", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"36", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"37", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"38", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"39", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"40", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"41", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"42", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"43", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"44", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"45", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"46", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"47", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"48", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"49", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"50", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":50, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"51", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":51, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"52", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":52, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"53", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":53, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":54, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":260}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"63", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":56, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":150}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"57"}]}, {"type":"inst", "id":57, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"63", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"63", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":58, "name":"On-chip Memory", "children":[{"type":"memsys", "id":59, "name":"_AFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":139}]], "details":[{"type":"table", "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"16", "Bank width":"512 bits", "Bank depth":"512 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":108, "name":"kernel_BLoader", "children":[{"type":"bb", "id":109, "name":"kernel_BLoader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":110, "name":"kernel_BLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":111, "name":"kernel_BLoader.B2", "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"112"}]}, {"type":"bb", "id":112, "name":"kernel_BLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":113, "name":"kernel_BLoader.B4", "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"115"}]}, {"type":"bb", "id":114, "name":"kernel_BLoader.B5", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"117"}]}, {"type":"bb", "id":115, "name":"kernel_BLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":116, "name":"kernel_BLoader.B7", "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"119"}]}, {"type":"bb", "id":117, "name":"kernel_BLoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":118, "name":"kernel_BLoader.B9", "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"120"}]}, {"type":"bb", "id":119, "name":"kernel_BLoader.B10", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":120, "name":"kernel_BLoader.B11", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":121, "name":"kernel_BLoader.B12", "children":[{"type":"inst", "id":122, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":310}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"789", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":123, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":320}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"805", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":125, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":292}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"126"}]}, {"type":"inst", "id":126, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"805", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"805", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":127, "name":"kernel_BFeeder", "children":[{"type":"bb", "id":128, "name":"kernel_BFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":129, "name":"kernel_BFeeder.B1", "children":[{"type":"inst", "id":130, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":362}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"18", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":131, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":428}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":132, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":428}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":134, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":428}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":428}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"30", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":138, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"31", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":139, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":428}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"32", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":140, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"33", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":141, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":428}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":142, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"35", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":143, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":428}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"36", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":144, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"37", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":145, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":428}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"38", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":146, "name":"Load", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":450}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"39", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":147, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":462}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"48", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":149, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":353}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"150"}]}, {"type":"inst", "id":150, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"48", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"48", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":151, "name":"On-chip Memory", "children":[{"type":"memsys", "id":152, "name":"_BFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":342}]], "details":[{"type":"table", "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":177, "name":"kernel_Out", "children":[{"type":"bb", "id":178, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":179, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":180, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"181"}]}, {"type":"bb", "id":181, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":182, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"184"}]}, {"type":"bb", "id":183, "name":"kernel_Out.B5", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"186"}]}, {"type":"bb", "id":184, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":185, "name":"kernel_Out.B7", "children":[{"type":"inst", "id":187, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":536}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"9", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":188, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":539}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"9", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":189, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":683}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"69", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":191, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":504}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"192"}]}, {"type":"inst", "id":192, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"69", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"69", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":186, "name":"kernel_Out.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":193, "name":"kernel_unloader", "children":[{"type":"bb", "id":194, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":195, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":196, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"198"}]}, {"type":"bb", "id":197, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"200"}]}, {"type":"bb", "id":198, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":199, "name":"kernel_unloader.B5", "children":[{"type":"inst", "id":201, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":743}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"14", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":202, "name":"Store", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":746}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":203, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":737}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"204"}]}, {"type":"inst", "id":204, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"20", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"20", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":200, "name":"kernel_unloader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":205, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":206, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":17, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":55, "name":"_AFeeder_channel", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":131}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256"}]}, {"type":"channel", "id":14, "name":"_ALoader_channel", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":67}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":148, "name":"_BFeeder_channel", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":334}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":124, "name":"_BLoader_channel", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":271}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":190, "name":"_Out_channel", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":472}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}], "links":[{"from":13, "to":14}, {"from":6, "to":4}, {"from":6, "to":5}, {"from":3, "to":5}, {"from":9, "to":6}, {"from":9, "to":7}, {"from":5, "to":7}, {"from":11, "to":8}, {"from":7, "to":8}, {"from":11, "to":9}, {"from":16, "to":15}, {"from":8, "to":15}, {"from":12, "to":16}, {"from":13, "to":16}, {"from":16, "to":11}, {"from":15, "to":12}, {"from":12, "to":13}, {"from":17, "to":12}, {"from":14, "to":21}, {"from":54, "to":55}, {"from":59, "to":23}, {"from":59, "to":25}, {"from":59, "to":27}, {"from":59, "to":29}, {"from":59, "to":31}, {"from":59, "to":33}, {"from":59, "to":35}, {"from":59, "to":37}, {"from":59, "to":39}, {"from":59, "to":41}, {"from":59, "to":43}, {"from":59, "to":45}, {"from":59, "to":47}, {"from":59, "to":49}, {"from":59, "to":51}, {"from":59, "to":53}, {"from":22, "to":59}, {"from":24, "to":59}, {"from":26, "to":59}, {"from":28, "to":59}, {"from":30, "to":59}, {"from":32, "to":59}, {"from":34, "to":59}, {"from":36, "to":59}, {"from":38, "to":59}, {"from":40, "to":59}, {"from":42, "to":59}, {"from":44, "to":59}, {"from":46, "to":59}, {"from":48, "to":59}, {"from":50, "to":59}, {"from":52, "to":59}, {"from":57, "to":56}, {"from":19, "to":56}, {"from":21, "to":57}, {"from":22, "to":57}, {"from":23, "to":57}, {"from":24, "to":57}, {"from":25, "to":57}, {"from":26, "to":57}, {"from":27, "to":57}, {"from":28, "to":57}, {"from":29, "to":57}, {"from":30, "to":57}, {"from":31, "to":57}, {"from":32, "to":57}, {"from":33, "to":57}, {"from":34, "to":57}, {"from":35, "to":57}, {"from":36, "to":57}, {"from":37, "to":57}, {"from":38, "to":57}, {"from":39, "to":57}, {"from":40, "to":57}, {"from":41, "to":57}, {"from":42, "to":57}, {"from":43, "to":57}, {"from":44, "to":57}, {"from":45, "to":57}, {"from":46, "to":57}, {"from":47, "to":57}, {"from":48, "to":57}, {"from":49, "to":57}, {"from":50, "to":57}, {"from":51, "to":57}, {"from":52, "to":57}, {"from":53, "to":57}, {"from":54, "to":57}, {"from":56, "to":21}, {"from":21, "to":22}, {"from":21, "to":23}, {"from":21, "to":24}, {"from":21, "to":25}, {"from":21, "to":26}, {"from":21, "to":27}, {"from":21, "to":28}, {"from":21, "to":29}, {"from":21, "to":30}, {"from":21, "to":31}, {"from":21, "to":32}, {"from":21, "to":33}, {"from":21, "to":34}, {"from":21, "to":35}, {"from":21, "to":36}, {"from":21, "to":37}, {"from":21, "to":38}, {"from":21, "to":39}, {"from":21, "to":40}, {"from":21, "to":41}, {"from":21, "to":42}, {"from":21, "to":43}, {"from":21, "to":44}, {"from":21, "to":45}, {"from":21, "to":46}, {"from":21, "to":47}, {"from":21, "to":48}, {"from":21, "to":49}, {"from":21, "to":50}, {"from":21, "to":51}, {"from":21, "to":52}, {"from":21, "to":53}, {"from":22, "to":54}, {"from":23, "to":54}, {"from":24, "to":54}, {"from":25, "to":54}, {"from":26, "to":54}, {"from":27, "to":54}, {"from":28, "to":54}, {"from":29, "to":54}, {"from":30, "to":54}, {"from":31, "to":54}, {"from":32, "to":54}, {"from":33, "to":54}, {"from":34, "to":54}, {"from":35, "to":54}, {"from":36, "to":54}, {"from":37, "to":54}, {"from":38, "to":54}, {"from":39, "to":54}, {"from":40, "to":54}, {"from":41, "to":54}, {"from":42, "to":54}, {"from":43, "to":54}, {"from":44, "to":54}, {"from":45, "to":54}, {"from":46, "to":54}, {"from":47, "to":54}, {"from":48, "to":54}, {"from":49, "to":54}, {"from":50, "to":54}, {"from":51, "to":54}, {"from":52, "to":54}, {"from":53, "to":54}, {"from":123, "to":124}, {"from":112, "to":110}, {"from":112, "to":111}, {"from":109, "to":111}, {"from":115, "to":112}, {"from":115, "to":113}, {"from":111, "to":113}, {"from":117, "to":114}, {"from":113, "to":114}, {"from":117, "to":115}, {"from":119, "to":116}, {"from":114, "to":116}, {"from":119, "to":117}, {"from":120, "to":118}, {"from":116, "to":118}, {"from":120, "to":119}, {"from":126, "to":120}, {"from":126, "to":125}, {"from":118, "to":125}, {"from":122, "to":126}, {"from":123, "to":126}, {"from":125, "to":122}, {"from":122, "to":123}, {"from":17, "to":122}, {"from":124, "to":130}, {"from":147, "to":148}, {"from":152, "to":132}, {"from":152, "to":134}, {"from":152, "to":136}, {"from":152, "to":138}, {"from":152, "to":140}, {"from":152, "to":142}, {"from":152, "to":144}, {"from":152, "to":146}, {"from":131, "to":152}, {"from":133, "to":152}, {"from":135, "to":152}, {"from":137, "to":152}, {"from":139, "to":152}, {"from":141, "to":152}, {"from":143, "to":152}, {"from":145, "to":152}, {"from":150, "to":149}, {"from":128, "to":149}, {"from":130, "to":150}, {"from":131, "to":150}, {"from":132, "to":150}, {"from":133, "to":150}, {"from":134, "to":150}, {"from":135, "to":150}, {"from":136, "to":150}, {"from":137, "to":150}, {"from":138, "to":150}, {"from":139, "to":150}, {"from":140, "to":150}, {"from":141, "to":150}, {"from":142, "to":150}, {"from":143, "to":150}, {"from":144, "to":150}, {"from":145, "to":150}, {"from":146, "to":150}, {"from":147, "to":150}, {"from":149, "to":130}, {"from":130, "to":131}, {"from":130, "to":132}, {"from":130, "to":133}, {"from":130, "to":134}, {"from":130, "to":135}, {"from":130, "to":136}, {"from":130, "to":137}, {"from":130, "to":138}, {"from":130, "to":139}, {"from":130, "to":140}, {"from":130, "to":141}, {"from":130, "to":142}, {"from":130, "to":143}, {"from":130, "to":144}, {"from":130, "to":145}, {"from":130, "to":146}, {"from":131, "to":147}, {"from":132, "to":147}, {"from":133, "to":147}, {"from":134, "to":147}, {"from":135, "to":147}, {"from":136, "to":147}, {"from":137, "to":147}, {"from":138, "to":147}, {"from":139, "to":147}, {"from":140, "to":147}, {"from":141, "to":147}, {"from":142, "to":147}, {"from":143, "to":147}, {"from":144, "to":147}, {"from":145, "to":147}, {"from":146, "to":147}, {"from":148, "to":187}, {"from":55, "to":188}, {"from":189, "to":190}, {"from":181, "to":179}, {"from":181, "to":180}, {"from":178, "to":180}, {"from":184, "to":181}, {"from":184, "to":182}, {"from":180, "to":182}, {"from":186, "to":183}, {"from":182, "to":183}, {"from":186, "to":184}, {"from":192, "to":191}, {"from":183, "to":191}, {"from":187, "to":192}, {"from":188, "to":192}, {"from":189, "to":192}, {"from":192, "to":186}, {"from":191, "to":187}, {"from":191, "to":188}, {"from":187, "to":189}, {"from":188, "to":189}, {"from":190, "to":201}, {"from":198, "to":195}, {"from":198, "to":196}, {"from":194, "to":196}, {"from":200, "to":197}, {"from":196, "to":197}, {"from":200, "to":198}, {"from":204, "to":203}, {"from":197, "to":203}, {"from":201, "to":204}, {"from":202, "to":204}, {"from":204, "to":200}, {"from":203, "to":201}, {"from":201, "to":202}, {"from":202, "to":17}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_ALoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":67}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_ALoader.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_ALoader.B4", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_ALoader.B5", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":82}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_ALoader.B7", "data":["Yes", "~1", "5"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":85}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"107"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"117"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":87}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":89}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_AFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":131}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_AFeeder.B1", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":150}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"159"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"260"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":163}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_BLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":271}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_BLoader.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_BLoader.B4", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_BLoader.B5", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_BLoader.B7", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":288}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 16 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_BLoader.B9", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":290}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 32 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_BLoader.B12", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":292}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"310"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"320"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 8 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_BFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":334}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_BFeeder.B1", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":353}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"362"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"462"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":366}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":472}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck blocks: kernel_Out.B5, kernel_Out.B7"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_Out.B4", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":497}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":501}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_Out.B7", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":504}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"536"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"539"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"683"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":506}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":508}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":511}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":514}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":519}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":544}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":547}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":605}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":626}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":664}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":669}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":687}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":690}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":693}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":723}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":734}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_unloader.B5", "data":["Yes", "~1", "5"], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":737}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"743"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":"746"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":739}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":741}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":9197, "nodes":[{"name":"kernel_ALoader", "id":1, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":72}]], "type":"kernel", "children":[{"name":"kernel_ALoader.B0", "id":8, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"9.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_ALoader.B2", "id":10, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"15.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":75}]], "type":"loop", "children":[{"name":"kernel_ALoader.B4", "id":12, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":78}]], "type":"loop", "children":[{"name":"kernel_ALoader.B5", "id":13, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"10.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":82}]], "type":"loop", "children":[{"name":"kernel_ALoader.B7", "id":15, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"4", "lt":"807.000000", "mi":"1", "pl":"Yes", "tc":"16", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":85}]], "type":"loop"}]}, {"name":"kernel_ALoader.B8", "id":16, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_ALoader.B6", "id":14, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_ALoader.B3", "id":11, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_ALoader.B1", "id":9, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_AFeeder", "id":2, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":133}]], "type":"kernel", "children":[{"name":"kernel_AFeeder.B0", "id":17, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_AFeeder.B1", "id":18, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"63.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":150}]], "type":"loop"}]}, {"name":"kernel_BLoader", "id":3, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":276}]], "type":"kernel", "children":[{"name":"kernel_BLoader.B0", "id":19, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"9.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_BLoader.B2", "id":21, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"13.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":279}]], "type":"loop", "children":[{"name":"kernel_BLoader.B4", "id":23, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"15.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":282}]], "type":"loop", "children":[{"name":"kernel_BLoader.B5", "id":24, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"10.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":286}]], "type":"loop", "children":[{"name":"kernel_BLoader.B7", "id":26, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"4", "lt":"9.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":288}]], "type":"loop", "children":[{"name":"kernel_BLoader.B9", "id":28, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"5", "lt":"9.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":290}]], "type":"loop", "children":[{"name":"kernel_BLoader.B12", "id":31, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"6", "lt":"805.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":292}]], "type":"loop"}]}, {"name":"kernel_BLoader.B11", "id":30, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"5", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"32", "tn":"1", "type":"bb"}]}, {"name":"kernel_BLoader.B10", "id":29, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"4", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"16", "tn":"1", "type":"bb"}]}, {"name":"kernel_BLoader.B8", "id":27, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_BLoader.B6", "id":25, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_BLoader.B3", "id":22, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_BLoader.B1", "id":20, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_BFeeder", "id":4, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":336}]], "type":"kernel", "children":[{"name":"kernel_BFeeder.B0", "id":32, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_BFeeder.B1", "id":33, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"48.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":353}]], "type":"loop"}]}, {"name":"kernel_Out", "id":5, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":476}]], "type":"kernel", "children":[{"name":"kernel_Out.B0", "id":34, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"9.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_Out.B2", "id":36, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"13.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":494}]], "type":"loop", "children":[{"name":"kernel_Out.B4", "id":38, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":497}]], "type":"loop", "children":[{"name":"kernel_Out.B5", "id":39, "af":"432.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"7.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to compressed push-pop"}]}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":501}]], "type":"loop", "children":[{"name":"kernel_Out.B7", "id":41, "af":"388.80", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"4", "lt":"69.000000", "mi":"1", "pl":"Yes", "tc":"16", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to compressed push-pop"}]}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":504}]], "type":"loop"}]}, {"name":"kernel_Out.B8", "id":42, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_Out.B6", "id":40, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_Out.B3", "id":37, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_Out.B1", "id":35, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_unloader", "id":6, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":727}]], "type":"kernel", "children":[{"name":"kernel_unloader.B0", "id":43, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"9.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_unloader.B2", "id":45, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":731}]], "type":"loop", "children":[{"name":"kernel_unloader.B3", "id":46, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":734}]], "type":"loop", "children":[{"name":"kernel_unloader.B5", "id":48, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"20.000000", "mi":"1", "pl":"Yes", "tc":"16", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":737}]], "type":"loop"}]}, {"name":"kernel_unloader.B6", "id":49, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_unloader.B4", "id":47, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_unloader.B1", "id":44, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "id":7, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "id":50, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1, "Off"], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_Out"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_Out"}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":131}]]}, {"name":"kernel_ALoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_Out"}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":67}]]}, {"name":"kernel_BFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_Out"}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":334}]]}, {"name":"kernel_BLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_Out"}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":271}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop kernel_Out.B5."}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":472}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_Out"}], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":723}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1463, 1467, 0, 0, 6], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":[44933, 77076, 414, 0, 414], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":131}]]}, {"name":"kernel_ALoader", "data":[5934, 10445, 31, 1.5, 126], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":67}]]}, {"name":"kernel_BFeeder", "data":[23177, 40867, 209, 0, 359], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":334}]]}, {"name":"kernel_BLoader", "data":[8694, 19317, 31, 1.5, 259], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":271}]]}, {"name":"kernel_Out", "data":[200988, 388909, 299, 2048, 726], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":472}]]}, {"name":"kernel_unloader", "data":[3393, 6394, 17, 0, 41], "debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl", "line":723}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[288582, 544475, 1001, 2051, 1931]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[466792, 928428, 3039, 1291, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 40734, 341, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[769122, 1533515, 4461, 3342, 1931], "data_percent":[41.2124, 41.0857, 38.0599, 58.0208]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[{"debug":[[{"filename":"/home/u146242/trmm_lab/s10/a.cl","line":"139"}]],"details":[{"text":"/home/u146242/trmm_lab/s10/a.cl:139:59: warning: unknown attribute \'numwriteports\' ignored [-Wunknown-attributes]"}],"name":"unknown attribute \'numwriteports\' ignored [-Wunknown-attributes]"}]};
var fileJSON=[{"path":"/home/u146242/trmm_lab/s10/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/trmm_lab/s10/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\u000A#pragma OPENCL FP_CONTRACT ON\u000A#define float_from_bits(x) as_float(x)\u000Ainline float nan_f32() { return NAN; }\u000Ainline float neg_inf_f32() { return -INFINITY; }\u000Ainline float inf_f32() { return INFINITY; }\u000Ainline bool is_nan_f32(float x) {return isnan(x); }\u000Ainline bool is_inf_f32(float x) {return isinf(x); }\u000Ainline bool is_finite_f32(float x) {return isfinite(x); }\u000A#define sqrt_f32 sqrt \u000A#define sin_f32 sin \u000A#define cos_f32 cos \u000A#define exp_f32 exp \u000A#define log_f32 log \u000A#define abs_f32 fabs \u000A#define floor_f32 floor \u000A#define ceil_f32 ceil \u000A#define round_f32 round \u000A#define trunc_f32 trunc \u000A#define pow_f32 pow\u000A#define asin_f32 asin \u000A#define acos_f32 acos \u000A#define tan_f32 tan \u000A#define atan_f32 atan \u000A#define atan2_f32 atan2\u000A#define sinh_f32 sinh \u000A#define asinh_f32 asinh \u000A#define cosh_f32 cosh \u000A#define acosh_f32 acosh \u000A#define tanh_f32 tanh \u000A#define atanh_f32 atanh \u000A#define fast_inverse_f32 native_recip \u000A#define fast_inverse_sqrt_f32 native_rsqrt \u000A#define __address_space___shared __local\u000A\u000A\u000A// ll suffix in OpenCL is reserved for 128-bit integers.\u000A#if defined __OPENCL_VERSION__\u000A#define ADD_INT64_T_SUFFIX(x) x##l\u000A#define ADD_UINT64_T_SUFFIX(x) x##ul\u000A// HLSL doesn't have any suffixes.\u000A#elif defined HLSL_VERSION\u000A#define ADD_INT64_T_SUFFIX(x) x\u000A#define ADD_UINT64_T_SUFFIX(x) x\u000A#else\u000A#define ADD_INT64_T_SUFFIX(x) x##ll\u000A#define ADD_UINT64_T_SUFFIX(x) x##ull\u000A#endif\u000A#pragma OPENCL EXTENSION cl_intel_channels : enable\u000Atypedef union {\u000Abool __attribute__ ((aligned(16))) s[16];\u000Astruct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf;};\u000A} bool16;\u000Atypedef union {\u000Abool __attribute__ ((aligned(8))) s[8];\u000Astruct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\u000A} bool8;\u000Achannel float16 _ALoader_channel __attribute__((depth(256))) ;\u000Atypedef struct { float16 s[16]; } _AFeeder_channel_array_t;\u000Achannel _AFeeder_channel_array_t _AFeeder_channel __attribute__((depth(256))) ;\u000Achannel float16 _BLoader_channel __attribute__((depth(256))) ;\u000Atypedef struct { float16 s[8]; } _BFeeder_channel_array_t;\u000Achannel _BFeeder_channel_array_t _BFeeder_channel __attribute__((depth(256))) ;\u000Achannel float8 _Out_channel __attribute__((depth(256))) ;\u000A// Address spaces for kernel_ALoader\u000A#define __address_space__ASerializer_mem_channel __global\u000A__kernel void kernel_ALoader(\u000A const int _A_extent_0,\u000A const int _A_extent_1,\u000A const int _B_extent_0,\u000A __address_space__ASerializer_mem_channel const float *restrict _ASerializer_mem_channel)\u000A{\u000A int _0 = _A_extent_1 >> 8;\u000A int _1 = _0 + 1;\u000A for (int _ALoader_s0_i = 0; _ALoader_s0_i < 0 + _1; _ALoader_s0_i++)\u000A {\u000A  int _2 = _B_extent_0 >> 8;\u000A  for (int _ALoader_s0_j = 0; _ALoader_s0_j < 0 + _2; _ALoader_s0_j++)\u000A  {\u000A   int _3 = _A_extent_0 >> 8;\u000A   int _4 = _3 - _ALoader_s0_i + ((_ALoader_s0_i < _0) ? 0 : 1);\u000A   for (int _ALoader_s0_k = _ALoader_s0_i; _ALoader_s0_k < _ALoader_s0_i + _4; _ALoader_s0_k++)\u000A   {\u000A    #pragma loop_coalesce 3\u000A    for (int _ALoader_s0_kk = 0; _ALoader_s0_kk < 0 + 16; _ALoader_s0_kk++)\u000A    {\u000A     for (int _ALoader_s0_ii = 0; _ALoader_s0_ii < 0 + 16; _ALoader_s0_ii++)\u000A     {\u000A      for (int _ALoader_s0_iii = 0; _ALoader_s0_iii < 0 + 16; _ALoader_s0_iii++)\u000A      {\u000A       bool _5 = _ALoader_s0_j == 0;\u000A       bool _6 = _ALoader_s0_k == _ALoader_s0_i;\u000A       bool _7 = _5 && _6;\u000A       int _8 = _A_extent_1 >> 8;\u000A       bool _9 = _ALoader_s0_i < _8;\u000A       bool _10 = _7 || _9;\u000A       if (_10)\u000A       {\u000A        float16 _12;\u000A        int _13 = _A_extent_1 >> 8;\u000A        bool _14 = _ALoader_s0_i < _13;\u000A        if (_14)\u000A        {\u000A         int _18 = _ALoader_s0_iii*16 + _ALoader_s0_ii*256 + _ALoader_s0_kk*4096;\u000A         int _19 = _18 + _ALoader_s0_k*65536;\u000A         int _20 = _19 + _ALoader_s0_i*65536*_3;\u000A         float16 _27 = vload16(0, (__address_space__ASerializer_mem_channel float*)_ASerializer_mem_channel + _20);\u000A         _12 = _27;\u000A        } // if _14\u000A        else\u000A        {\u000A         float _28 = float_from_bits(0 /* 0 */);\u000A         float16 _29 = _28;\u000A         _12 = _29;\u000A        } // if _14 else\u000A        float16 _30 = _12;\u000A        write_channel_intel(_ALoader_channel, _30);\u000A        (void)_30;\u000A       } // if _10\u000A      } // for _ALoader_s0_iii\u000A     } // for _ALoader_s0_ii\u000A    } // for _ALoader_s0_kk\u000A   } // for _ALoader_s0_k\u000A  } // for _ALoader_s0_j\u000A } // for _ALoader_s0_i\u000A} // kernel kernel_ALoader\u000A#undef __address_space__ASerializer_mem_channel\u000A// Address spaces for kernel_AFeeder\u000A__attribute__((max_global_work_dim(0)))\u000A__attribute__((autorun))\u000A__kernel void kernel_AFeeder(\u000A)\u000A{\u000A _AFeeder_channel_array_t _AFeeder_channel_array;\u000A float16 _AFeeder_value_shreg;\u000A uint _AFeeder_time_stamp_shreg;\u000A float16 _AFeeder_in_v_temp;\u000A uint _AFeeder_cycle_temp;\u000A float16 __attribute__((memory, numbanks(16), singlepump, numwriteports(1), numreadports(1))) _AFeeder_DB_0_ibuffer[2][16][16][16];\u000A #pragma unroll\u000A for (int _AFeeder_s0_jjj_init = 0; _AFeeder_s0_jjj_init < 0 + 8; _AFeeder_s0_jjj_init++)\u000A {\u000A  bool _33 = _AFeeder_s0_jjj_init == 0;\u000A  if (_33)\u000A  {\u000A   uint _34 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A   _AFeeder_cycle_temp = _34;\u000A  } // if _33\u000A } // for _AFeeder_s0_jjj_init\u000A while(1)\u000A {\u000A  uint _35 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A  uint _36 = _AFeeder_cycle_temp;\u000A  uint _37 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A  uint _38 = _36 & _37;\u000A  bool _39 = _35 <= _38;\u000A  if (_39)\u000A  {\u000A   float16 __40 = read_channel_intel(_ALoader_channel);\u000A   _AFeeder_in_v_temp = __40;\u000A  } // if _39\u000A  #pragma unroll\u000A  for (int _AFeeder_s0_buf = 0; _AFeeder_s0_buf < 0 + 16; _AFeeder_s0_buf++)\u000A  {\u000A   bool _41 = _AFeeder_s0_buf == 0;\u000A   if (_41)\u000A   {\u000A    float16 _42 = _AFeeder_in_v_temp;\u000A    _AFeeder_value_shreg = _42;\u000A    (void)_42;\u000A    uint _43 = _AFeeder_cycle_temp;\u000A    _AFeeder_time_stamp_shreg = _43;\u000A    (void)_43;\u000A   } // if _41\u000A   else\u000A   {\u000A    float16 _45 = _AFeeder_value_shreg;\u000A    _AFeeder_value_shreg = _45;\u000A    (void)_45;\u000A    uint _47 = _AFeeder_time_stamp_shreg;\u000A    _AFeeder_time_stamp_shreg = _47;\u000A    (void)_47;\u000A   } // if _41 else\u000A   float16 _49 = _AFeeder_value_shreg;\u000A   float16 _50 = __fpga_reg(__fpga_reg(_49));\u000A   _AFeeder_value_shreg = _50;\u000A   (void)_50;\u000A   uint _52 = _AFeeder_time_stamp_shreg;\u000A   uint _53 = __fpga_reg(__fpga_reg(_52));\u000A   _AFeeder_time_stamp_shreg = _53;\u000A   (void)_53;\u000A   uint _54 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A   uint _56 = _AFeeder_time_stamp_shreg;\u000A   uint _57 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A   uint _58 = _56 & _57;\u000A   bool _59 = _54 <= _58;\u000A   if (_59)\u000A   {\u000A    uint _61 = _AFeeder_time_stamp_shreg;\u000A    uint _62 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A    uint _63 = _61 & _62;\u000A    uint _64 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A    uint _65 = _63 - _64;\u000A    uint _66 = (uint)(ADD_UINT64_T_SUFFIX(15));\u000A    uint _67 = _65 & _66;\u000A    int _68 = (int)(_67);\u000A    bool _69 = _AFeeder_s0_buf == _68;\u000A    if (_69)\u000A    {\u000A     float16 _71 = _AFeeder_value_shreg;\u000A     uint _73 = _AFeeder_time_stamp_shreg;\u000A     uint _74 = (uint)(ADD_UINT64_T_SUFFIX(13));\u000A     uint _75 = _73 >> _74;\u000A     uint _76 = (uint)(ADD_UINT64_T_SUFFIX(1));\u000A     uint _77 = _75 & _76;\u000A     bool _78 = (bool)(_77);\u000A     uint _80 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A     uint _81 = _73 & _80;\u000A     uint _82 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A     uint _83 = _81 - _82;\u000A     int _84 = (int)(_83);\u000A     int _85 = _84 >> 8;\u000A     int _87 = _84 >> 4;\u000A     int _88 = _87 & 15;\u000A     _AFeeder_DB_0_ibuffer[_78][_85][_88][_AFeeder_s0_buf] = _71;\u000A    } // if _69\u000A   } // if _59\u000A   uint _89 = (uint)(ADD_UINT64_T_SUFFIX(0));\u000A   uint _91 = _AFeeder_time_stamp_shreg;\u000A   uint _92 = (uint)(ADD_UINT64_T_SUFFIX(13));\u000A   uint _93 = _91 >> _92;\u000A   bool _94 = _89 < _93;\u000A   if (_94)\u000A   {\u000A    uint _96 = _AFeeder_time_stamp_shreg;\u000A    uint _97 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A    uint _98 = _96 & _97;\u000A    int _99 = (int)(_98);\u000A    uint _100 = (uint)(ADD_UINT64_T_SUFFIX(13));\u000A    uint _101 = _96 >> _100;\u000A    uint _102 = (uint)(ADD_UINT64_T_SUFFIX(1));\u000A    uint _103 = _101 & _102;\u000A    bool _104 = (bool)(_103);\u000A    bool _105 = !(_104);\u000A    int _106 = _99 >> 9;\u000A    int _107 = _99 >> 5;\u000A    int _108 = _107 & 15;\u000A    float16 _109 = _AFeeder_DB_0_ibuffer[_105][_106][_108][_AFeeder_s0_buf];\u000A    _AFeeder_channel_array.s[_AFeeder_s0_buf] = _109;\u000A    (void)_AFeeder_s0_buf;\u000A   } // if _94\u000A  } // for _AFeeder_s0_buf\u000A  uint _110 = (uint)(ADD_UINT64_T_SUFFIX(0));\u000A  uint _112 = _AFeeder_time_stamp_shreg;\u000A  uint _113 = (uint)(ADD_UINT64_T_SUFFIX(13));\u000A  uint _114 = _112 >> _113;\u000A  bool _115 = _110 < _114;\u000A  if (_115)\u000A  {\u000A   write_channel_intel(_AFeeder_channel, _AFeeder_channel_array);\u000A   (void)_AFeeder_channel_array;\u000A  } // if _115\u000A  uint _116 = _AFeeder_cycle_temp;\u000A  uint _117 = (uint)(ADD_UINT64_T_SUFFIX(1));\u000A  uint _118 = _116 + _117;\u000A  _AFeeder_cycle_temp = _118;\u000A } // while _AFeeder_s0_outermost_loop_infinite\u000A} // kernel kernel_AFeeder\u000A// Address spaces for kernel_BLoader\u000A#define __address_space__BSerializer_mem_channel __global\u000A__kernel void kernel_BLoader(\u000A const int _A_extent_0,\u000A const int _A_extent_1,\u000A const int _B_extent_0,\u000A __address_space__BSerializer_mem_channel const float *restrict _BSerializer_mem_channel)\u000A{\u000A int _119 = _A_extent_1 >> 8;\u000A int _120 = _119 + 1;\u000A for (int _BLoader_s0_i = 0; _BLoader_s0_i < 0 + _120; _BLoader_s0_i++)\u000A {\u000A  int _121 = _B_extent_0 >> 8;\u000A  for (int _BLoader_s0_j = 0; _BLoader_s0_j < 0 + _121; _BLoader_s0_j++)\u000A  {\u000A   int _122 = _A_extent_0 >> 8;\u000A   int _123 = _122 - _BLoader_s0_i + ((_BLoader_s0_i < _119) ? 0 : 1);\u000A   for (int _BLoader_s0_k = _BLoader_s0_i; _BLoader_s0_k < _BLoader_s0_i + _123; _BLoader_s0_k++)\u000A   {\u000A    for (int _BLoader_s0_kk = 0; _BLoader_s0_kk < 0 + 16; _BLoader_s0_kk++)\u000A    {\u000A     for (int _BLoader_s0_jj = 0; _BLoader_s0_jj < 0 + 32; _BLoader_s0_jj++)\u000A     {\u000A      for (int _BLoader_s0_jjj = 0; _BLoader_s0_jjj < 0 + 8; _BLoader_s0_jjj++)\u000A      {\u000A       bool _124 = _BLoader_s0_j == 0;\u000A       bool _125 = _BLoader_s0_k == _BLoader_s0_i;\u000A       bool _126 = _124 && _125;\u000A       int _127 = _A_extent_1 >> 8;\u000A       bool _128 = _BLoader_s0_i < _127;\u000A       bool _129 = _126 || _128;\u000A       if (_129)\u000A       {\u000A        float16 _130;\u000A        int _131 = _A_extent_1 >> 8;\u000A        bool _132 = _BLoader_s0_i < _131;\u000A        if (_132)\u000A        {\u000A         int _18 = _BLoader_s0_jjj*16 + _BLoader_s0_jj*128 + _BLoader_s0_kk*4096;\u000A         int _19 = _18 + _BLoader_s0_k*65536;\u000A         int _20 = _19 + _BLoader_s0_j*65536*_122;\u000A         float16 _141 = vload16(0, (__address_space__BSerializer_mem_channel float*)_BSerializer_mem_channel + _20);\u000A         _130 = _141;\u000A        } // if _132\u000A        else\u000A        {\u000A         float _142 = float_from_bits(0 /* 0 */);\u000A         float16 _143 = _142;\u000A         _130 = _143;\u000A        } // if _132 else\u000A        float16 _144 = _130;\u000A        write_channel_intel(_BLoader_channel, _144);\u000A        (void)_144;\u000A       } // if _129\u000A      } // for _BLoader_s0_jjj\u000A     } // for _BLoader_s0_jj\u000A    } // for _BLoader_s0_kk\u000A   } // for _BLoader_s0_k\u000A  } // for _BLoader_s0_j\u000A } // for _BLoader_s0_i\u000A} // kernel kernel_BLoader\u000A#undef __address_space__BSerializer_mem_channel\u000A// Address spaces for kernel_BFeeder\u000A__attribute__((max_global_work_dim(0)))\u000A__attribute__((autorun))\u000A__kernel void kernel_BFeeder(\u000A)\u000A{\u000A _BFeeder_channel_array_t _BFeeder_channel_array;\u000A float16 _BFeeder_value_shreg;\u000A uint _BFeeder_time_stamp_shreg;\u000A float16 _BFeeder_in_v_temp;\u000A uint _BFeeder_cycle_temp;\u000A float16 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _BFeeder_DB_0_ibuffer[2][16][32][8];\u000A #pragma unroll\u000A for (int _BFeeder_s0_iii_init = 0; _BFeeder_s0_iii_init < 0 + 16; _BFeeder_s0_iii_init++)\u000A {\u000A  bool _147 = _BFeeder_s0_iii_init == 0;\u000A  if (_147)\u000A  {\u000A   uint _148 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A   _BFeeder_cycle_temp = _148;\u000A  } // if _147\u000A } // for _BFeeder_s0_iii_init\u000A while(1)\u000A {\u000A  uint _149 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A  uint _150 = _BFeeder_cycle_temp;\u000A  uint _151 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A  uint _152 = _150 & _151;\u000A  bool _153 = _149 <= _152;\u000A  if (_153)\u000A  {\u000A   float16 __154 = read_channel_intel(_BLoader_channel);\u000A   _BFeeder_in_v_temp = __154;\u000A  } // if _153\u000A  #pragma unroll\u000A  for (int _BFeeder_s0_buf = 0; _BFeeder_s0_buf < 0 + 8; _BFeeder_s0_buf++)\u000A  {\u000A   bool _155 = _BFeeder_s0_buf == 0;\u000A   if (_155)\u000A   {\u000A    float16 _156 = _BFeeder_in_v_temp;\u000A    _BFeeder_value_shreg = _156;\u000A    (void)_156;\u000A    uint _157 = _BFeeder_cycle_temp;\u000A    _BFeeder_time_stamp_shreg = _157;\u000A    (void)_157;\u000A   } // if _155\u000A   else\u000A   {\u000A    float16 _159 = _BFeeder_value_shreg;\u000A    _BFeeder_value_shreg = _159;\u000A    (void)_159;\u000A    uint _161 = _BFeeder_time_stamp_shreg;\u000A    _BFeeder_time_stamp_shreg = _161;\u000A    (void)_161;\u000A   } // if _155 else\u000A   float16 _163 = _BFeeder_value_shreg;\u000A   float16 _164 = __fpga_reg(__fpga_reg(_163));\u000A   _BFeeder_value_shreg = _164;\u000A   (void)_164;\u000A   uint _166 = _BFeeder_time_stamp_shreg;\u000A   uint _167 = __fpga_reg(__fpga_reg(_166));\u000A   _BFeeder_time_stamp_shreg = _167;\u000A   (void)_167;\u000A   uint _168 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A   uint _170 = _BFeeder_time_stamp_shreg;\u000A   uint _171 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A   uint _172 = _170 & _171;\u000A   bool _173 = _168 <= _172;\u000A   if (_173)\u000A   {\u000A    uint _175 = _BFeeder_time_stamp_shreg;\u000A    uint _176 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A    uint _177 = _175 & _176;\u000A    uint _178 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A    uint _179 = _177 - _178;\u000A    uint _180 = (uint)(ADD_UINT64_T_SUFFIX(7));\u000A    uint _181 = _179 & _180;\u000A    int _182 = (int)(_181);\u000A    bool _183 = _BFeeder_s0_buf == _182;\u000A    if (_183)\u000A    {\u000A     float16 _185 = _BFeeder_value_shreg;\u000A     uint _187 = _BFeeder_time_stamp_shreg;\u000A     uint _188 = (uint)(ADD_UINT64_T_SUFFIX(13));\u000A     uint _189 = _187 >> _188;\u000A     uint _190 = (uint)(ADD_UINT64_T_SUFFIX(1));\u000A     uint _191 = _189 & _190;\u000A     bool _192 = (bool)(_191);\u000A     uint _194 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A     uint _195 = _187 & _194;\u000A     uint _196 = (uint)(ADD_UINT64_T_SUFFIX(4096));\u000A     uint _197 = _195 - _196;\u000A     int _198 = (int)(_197);\u000A     int _199 = _198 >> 8;\u000A     int _201 = _198 >> 3;\u000A     int _202 = _201 & 31;\u000A     _BFeeder_DB_0_ibuffer[_192][_199][_202][_BFeeder_s0_buf] = _185;\u000A    } // if _183\u000A   } // if _173\u000A   uint _203 = (uint)(ADD_UINT64_T_SUFFIX(0));\u000A   uint _205 = _BFeeder_time_stamp_shreg;\u000A   uint _206 = (uint)(ADD_UINT64_T_SUFFIX(13));\u000A   uint _207 = _205 >> _206;\u000A   bool _208 = _203 < _207;\u000A   if (_208)\u000A   {\u000A    uint _210 = _BFeeder_time_stamp_shreg;\u000A    uint _211 = (uint)(ADD_UINT64_T_SUFFIX(8191));\u000A    uint _212 = _210 & _211;\u000A    int _213 = (int)(_212);\u000A    uint _214 = (uint)(ADD_UINT64_T_SUFFIX(13));\u000A    uint _215 = _210 >> _214;\u000A    uint _216 = (uint)(ADD_UINT64_T_SUFFIX(1));\u000A    uint _217 = _215 & _216;\u000A    bool _218 = (bool)(_217);\u000A    bool _219 = !(_218);\u000A    int _220 = _213 >> 9;\u000A    int _221 = _213 & 31;\u000A    float16 _222 = _BFeeder_DB_0_ibuffer[_219][_220][_221][_BFeeder_s0_buf];\u000A    _BFeeder_channel_array.s[_BFeeder_s0_buf] = _222;\u000A    (void)_BFeeder_s0_buf;\u000A   } // if _208\u000A  } // for _BFeeder_s0_buf\u000A  uint _223 = (uint)(ADD_UINT64_T_SUFFIX(0));\u000A  uint _225 = _BFeeder_time_stamp_shreg;\u000A  uint _226 = (uint)(ADD_UINT64_T_SUFFIX(13));\u000A  uint _227 = _225 >> _226;\u000A  bool _228 = _223 < _227;\u000A  if (_228)\u000A  {\u000A   write_channel_intel(_BFeeder_channel, _BFeeder_channel_array);\u000A   (void)_BFeeder_channel_array;\u000A  } // if _228\u000A  uint _229 = _BFeeder_cycle_temp;\u000A  uint _230 = (uint)(ADD_UINT64_T_SUFFIX(1));\u000A  uint _231 = _229 + _230;\u000A  _BFeeder_cycle_temp = _231;\u000A } // while _BFeeder_s0_outermost_loop_infinite\u000A} // kernel kernel_BFeeder\u000A// Address spaces for kernel_Out\u000A__kernel void kernel_Out(\u000A const int _A_extent_0,\u000A const int _A_extent_1,\u000A const int _B_extent_0)\u000A{\u000A _BFeeder_channel_array_t _BFeeder_channel_array;\u000A _AFeeder_channel_array_t _AFeeder_channel_array;\u000A // produce Z\u000A float _Z_shreg[512][8][16];\u000A float _Z_pipe_shreg[8][7681];\u000A // produce Y\u000A float16 _Y_shreg[8];\u000A float _Z_temp[8][16];\u000A // produce X\u000A float16 _X_shreg[16];\u000A float _Z_shreg_temp;\u000A int _Z_pipe_iter_temp;\u000A int _Z_pipe_base_temp;\u000A _Z_pipe_iter_temp = 8192;\u000A _Z_pipe_base_temp = 0;\u000A int _232 = _A_extent_1 >> 8;\u000A int _233 = _232 + 1;\u000A for (int _X_s0_i = 0; _X_s0_i < 0 + _233; _X_s0_i++)\u000A {\u000A  int _234 = _B_extent_0 >> 8;\u000A  for (int _X_s0_j = 0; _X_s0_j < 0 + _234; _X_s0_j++)\u000A  {\u000A   int _235 = _A_extent_0 >> 8;\u000A   int _236 = _235 - _X_s0_i + ((_X_s0_i < _232) ? 0 : 1);\u000A   for (int _X_s0_k = _X_s0_i; _X_s0_k < _X_s0_i + _236; _X_s0_k++)\u000A   {\u000A    #pragma loop_coalesce 3\u000A    for (int _X_s0_kk = 0; _X_s0_kk < 0 + 16; _X_s0_kk++)\u000A    {\u000A     for (int _X_s0_ii = 0; _X_s0_ii < 0 + 16; _X_s0_ii++)\u000A     {\u000A      for (int _X_s0_jj = 0; _X_s0_jj < 0 + 32; _X_s0_jj++)\u000A      {\u000A       #pragma unroll\u000A       for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 16; _dummy__1_s0_iii++)\u000A       {\u000A        #pragma unroll\u000A        for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 8; _dummy_s0_jjj++)\u000A        {\u000A         float _238 = _Z_shreg[511][_dummy_s0_jjj][_dummy__1_s0_iii];\u000A         _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _238;\u000A         #pragma unroll\u000A         for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 511; _dummy__2_s0_l1++)\u000A         {\u000A          int _239 = 511 - _dummy__2_s0_l1;\u000A          int _240 = 510 - _dummy__2_s0_l1;\u000A          float _242 = _Z_shreg[_240][_dummy_s0_jjj][_dummy__1_s0_iii];\u000A          _Z_shreg[_239][_dummy_s0_jjj][_dummy__1_s0_iii] = _242;\u000A          (void)_242;\u000A         } // for _dummy__2_s0_l1\u000A         float _243 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\u000A         _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _243;\u000A         (void)_243;\u000A        } // for _dummy_s0_jjj\u000A       } // for _dummy__1_s0_iii\u000A       int _244 = _A_extent_1 >> 8;\u000A       bool _245 = _X_s0_i < _244;\u000A       if (_245)\u000A       {\u000A        _BFeeder_channel_array_t __246 = read_channel_intel(_BFeeder_channel);\u000A        _BFeeder_channel_array = __246;\u000A        (void)__246;\u000A        _AFeeder_channel_array_t __247 = read_channel_intel(_AFeeder_channel);\u000A        _AFeeder_channel_array = __247;\u000A        (void)__247;\u000A       } // if _245\u000A       #pragma unroll\u000A       for (int _X_s0_iii = 0; _X_s0_iii < 0 + 16; _X_s0_iii++)\u000A       {\u000A        #pragma unroll\u000A        for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 8; _X_s0_jjj++)\u000A        {\u000A         float16 _248;\u000A         bool _249 = _X_s0_jjj == 0;\u000A         if (_249)\u000A         {\u000A          float16 __250 = _AFeeder_channel_array.s[_X_s0_iii];\u000A          _248 = __250;\u000A         } // if _249\u000A         else\u000A         {\u000A          float16 _252 = _X_shreg[_X_s0_iii];\u000A          _248 = _252;\u000A         } // if _249 else\u000A         float16 _253 = _248;\u000A         _X_shreg[_X_s0_iii] = _253;\u000A         (void)_253;\u000A         float16 _255 = _X_shreg[_X_s0_iii];\u000A         float16 _256 = __fpga_reg(__fpga_reg(_255));\u000A         _X_shreg[_X_s0_iii] = _256;\u000A         (void)_256;\u000A         float16 _257;\u000A         bool _258 = _X_s0_iii == 0;\u000A         if (_258)\u000A         {\u000A          float16 __259 = _BFeeder_channel_array.s[_X_s0_jjj];\u000A          _257 = __259;\u000A         } // if _258\u000A         else\u000A         {\u000A          float16 _261 = _Y_shreg[_X_s0_jjj];\u000A          _257 = _261;\u000A         } // if _258 else\u000A         float16 _262 = _257;\u000A         _Y_shreg[_X_s0_jjj] = _262;\u000A         (void)_262;\u000A         float16 _264 = _Y_shreg[_X_s0_jjj];\u000A         float16 _265 = __fpga_reg(__fpga_reg(_264));\u000A         _Y_shreg[_X_s0_jjj] = _265;\u000A         (void)_265;\u000A         float _266;\u000A         bool _267 = _X_s0_k == _X_s0_i;\u000A         bool _268 = _X_s0_kk == 0;\u000A         bool _269 = _267 && _268;\u000A         if (_269)\u000A         {\u000A          float _270 = float_from_bits(0 /* 0 */);\u000A          _266 = _270;\u000A         } // if _269\u000A         else\u000A         {\u000A          float _272 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\u000A          float _273 = __fpga_reg(_272);\u000A          _266 = _273;\u000A         } // if _269 else\u000A         float _274 = _266;\u000A         _Z_shreg_temp = _274;\u000A         #pragma unroll\u000A         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\u000A         {\u000A          float _275 = _Z_shreg_temp;\u000A          float _277 = _X_shreg[_X_s0_iii][_X_s0_kkk];\u000A          float _279 = _Y_shreg[_X_s0_jjj][_X_s0_kkk];\u000A          float _280 = _277 * _279;\u000A          float _281 = _275 + _280;\u000A          _Z_shreg_temp = _281;\u000A          int _282 = _X_s0_kkk & 3;\u000A          bool _283 = _282 == 3;\u000A          if (_283)\u000A          {\u000A           float _284 = _Z_shreg_temp;\u000A           float _285 = __fpga_reg(_284);\u000A           _Z_shreg_temp = _285;\u000A          } // if _283\u000A         } // for _X_s0_kkk\u000A         float _286 = _Z_shreg_temp;\u000A         _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _286;\u000A         (void)_286;\u000A         #pragma unroll\u000A         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\u000A         {\u000A          bool _287 = _X_s0_kkk == 15;\u000A          bool _288 = _X_s0_kk == 15;\u000A          bool _289 = _287 && _288;\u000A          int _290 = _A_extent_0 >> 8;\u000A          int _291 = _290 + -1;\u000A          bool _292 = _X_s0_k == _291;\u000A          bool _293 = _289 && _292;\u000A          if (_293)\u000A          {\u000A           int _294 = _X_s0_iii * 512;\u000A           float _296 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\u000A           _Z_pipe_shreg[_X_s0_jjj][_294] = _296;\u000A           (void)_296;\u000A          } // if _293\u000A         } // for _X_s0_kkk\u000A        } // for _X_s0_jjj\u000A       } // for _X_s0_iii\u000A       bool _297 = _X_s0_jj == 0;\u000A       bool _298 = _X_s0_ii == 0;\u000A       bool _299 = _297 && _298;\u000A       int _300 = _A_extent_0 >> 8;\u000A       int _301 = _300 + -1;\u000A       bool _302 = _X_s0_k == _301;\u000A       bool _303 = _299 && _302;\u000A       bool _304 = _X_s0_kk == 15;\u000A       bool _305 = _303 && _304;\u000A       int _306 = _A_extent_1 >> 8;\u000A       bool _307 = _X_s0_i < _306;\u000A       bool _308 = _305 && _307;\u000A       if (_308)\u000A       {\u000A        int _309 = _Z_pipe_iter_temp;\u000A        _Z_pipe_base_temp = _309;\u000A       } // if _308\u000A       float8 _Out_channel_temp;\u000A       #pragma unroll\u000A       for (int _Z_pipe_b__62 = 0; _Z_pipe_b__62 < 0 + 8; _Z_pipe_b__62++)\u000A       {\u000A        float _311 = _Z_pipe_shreg[_Z_pipe_b__62][0];\u000A        _Out_channel_temp[_Z_pipe_b__62] = _311;\u000A        #pragma unroll\u000A        for (int _Z_pipe_b__62_dummy = 0; _Z_pipe_b__62_dummy < 0 + 8; _Z_pipe_b__62_dummy++)\u000A        {\u000A         float _312 = _Out_channel_temp[_Z_pipe_b__62_dummy];\u000A         float _313 = __fpga_reg(__fpga_reg(_312));\u000A         _Out_channel_temp[_Z_pipe_b__62_dummy] = _313;\u000A        } // for _Z_pipe_b__62_dummy\u000A       } // for _Z_pipe_b__62\u000A       int _314 = _Z_pipe_iter_temp;\u000A       int _315 = _Z_pipe_base_temp;\u000A       int _316 = _315 + 8192;\u000A       bool _317 = _314 < _316;\u000A       if (_317)\u000A       {\u000A        float8 _318 = _Out_channel_temp;\u000A        write_channel_intel(_Out_channel, _318);\u000A        (void)_318;\u000A       } // if _317\u000A       #pragma unroll\u000A       for (int _Z_pipe_b__63 = 0; _Z_pipe_b__63 < 0 + 8; _Z_pipe_b__63++)\u000A       {\u000A        #pragma unroll\u000A        for (int _Z_pipe_p__31 = 0; _Z_pipe_p__31 < 0 + 15; _Z_pipe_p__31++)\u000A        {\u000A         #pragma unroll\u000A         for (int _Z_pipe_l__31 = 0; _Z_pipe_l__31 < 0 + 511; _Z_pipe_l__31++)\u000A         {\u000A          int _319 = _Z_pipe_p__31 * 512;\u000A          int _320 = _319 + _Z_pipe_l__31;\u000A          int _321 = _320 + 1;\u000A          float _323 = _Z_pipe_shreg[_Z_pipe_b__63][_321];\u000A          _Z_pipe_shreg[_Z_pipe_b__63][_320] = _323;\u000A          (void)_323;\u000A         } // for _Z_pipe_l__31\u000A         int _324 = _Z_pipe_p__31 * 512;\u000A         int _325 = _324 + 511;\u000A         int _326 = _324 + 512;\u000A         float _328 = _Z_pipe_shreg[_Z_pipe_b__63][_326];\u000A         float _329 = __fpga_reg(__fpga_reg(_328));\u000A         _Z_pipe_shreg[_Z_pipe_b__63][_325] = _329;\u000A         (void)_329;\u000A        } // for _Z_pipe_p__31\u000A       } // for _Z_pipe_b__63\u000A       int _330 = _Z_pipe_iter_temp;\u000A       int _331 = _330 + 1;\u000A       _Z_pipe_iter_temp = _331;\u000A      } // for _X_s0_jj\u000A     } // for _X_s0_ii\u000A    } // for _X_s0_kk\u000A   } // for _X_s0_k\u000A  } // for _X_s0_j\u000A } // for _X_s0_i\u000A} // kernel kernel_Out\u000A// Address spaces for kernel_unloader\u000A#define __address_space__unloader_mem_channel __global\u000A__kernel void kernel_unloader(\u000A const int _A_extent_1,\u000A const int _B_extent_0,\u000A __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\u000A{\u000A int _addr_temp;\u000A _addr_temp = 0;\u000A int _332 = _A_extent_1 >> 8;\u000A for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _332; _unloader_s0_i++)\u000A {\u000A  int _333 = _B_extent_0 >> 8;\u000A  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _333; _unloader_s0_j++)\u000A  {\u000A   #pragma loop_coalesce 3\u000A   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 16; _unloader_s0_iii++)\u000A   {\u000A    for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 16; _unloader_s0_ii++)\u000A    {\u000A     for (int _unloader_s0_jj = 0; _unloader_s0_jj < 0 + 32; _unloader_s0_jj++)\u000A     {\u000A      float8 __334 = read_channel_intel(_Out_channel);\u000A      int _335 = _addr_temp;\u000A      int _336 = _335 * 8;\u000A      vstore8(__334, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _336);\u000A      int _337 = _addr_temp;\u000A      int _338 = _337 + 1;\u000A      _addr_temp = _338;\u000A     } // for _unloader_s0_jj\u000A    } // for _unloader_s0_ii\u000A   } // for _unloader_s0_iii\u000A  } // for _unloader_s0_j\u000A } // for _unloader_s0_i\u000A} // kernel kernel_unloader\u000A#undef __address_space__unloader_mem_channel\u000A\u000A"}];
var alpha_viewer=false;