==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.916 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.23 seconds; current allocated memory: 209.105 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:167:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:167:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int&, int)' (Server/LZW_new.cpp:177:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.54 seconds; current allocated memory: 211.260 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.261 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 215.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 217.319 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (Server/LZW_new.cpp:187) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_2' (Server/LZW_new.cpp:192) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (Server/LZW_new.cpp:202) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_4' (Server/LZW_new.cpp:206) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_5' (Server/LZW_new.cpp:181) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_214_4' (Server/LZW_new.cpp:206) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:157).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' (Server/LZW_new.cpp:20) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_134_1' (Server/LZW_new.cpp:133) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_244_6' (Server/LZW_new.cpp:181) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' (Server/LZW_new.cpp:20) in function 'insert' completely with a factor of 20.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 243.125 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:76:34)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:107:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:108:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:109:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:110:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:189:23)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:194:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:195:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:196:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 256.339 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_addr_write_ln76', Server/LZW_new.cpp:76) of variable 'or_ln1', Server/LZW_new.cpp:76 on array 'hash_table' and 'load' operation ('lookup', Server/LZW_new.cpp:66) on array 'hash_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, function 'insert'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 258.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 259.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_192_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_200_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:204) and 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_200_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:204) and 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_200_3'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:204) and 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_200_3'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:204) and 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_200_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:204) and 'call' operation ('insert_ret', Server/LZW_new.cpp:204) to 'insert'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 14, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:259)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret1', Server/LZW_new.cpp:259) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:259)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret1', Server/LZW_new.cpp:259) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:259)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret1', Server/LZW_new.cpp:259) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:259)) in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret1', Server/LZW_new.cpp:259) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:259)) in the first pipeline iteration (II = 71 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:259)) in the first pipeline iteration (II = 86 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:259)) in the first pipeline iteration (II = 94 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:259)) in the first pipeline iteration (II = 96 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:259)) in the first pipeline iteration (II = 97 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 98, Depth = 166, loop 'VITIS_LOOP_214_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_219_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 264.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.91 seconds; current allocated memory: 273.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 276.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/size' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/len' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.067 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.52 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.15 seconds; current allocated memory: 209.319 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int&, int)' (Server/LZW_new.cpp:178:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.41 seconds; current allocated memory: 211.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.493 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 215.256 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 217.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_1' (Server/LZW_new.cpp:189) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_2' (Server/LZW_new.cpp:194) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_3' (Server/LZW_new.cpp:204) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_4' (Server/LZW_new.cpp:208) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_5' (Server/LZW_new.cpp:183) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_216_4' (Server/LZW_new.cpp:208) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:17:5).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_1' (Server/LZW_new.cpp:134) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_246_6' (Server/LZW_new.cpp:183) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 243.369 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:77:34)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:108:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:109:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:110:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:111:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:191:23)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:196:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:197:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:198:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 256.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_addr_write_ln77', Server/LZW_new.cpp:77) of variable 'or_ln1', Server/LZW_new.cpp:77 on array 'hash_table' and 'load' operation ('lookup', Server/LZW_new.cpp:67) on array 'hash_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, function 'insert'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 258.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 259.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_189_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_194_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_3'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_202_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:206) and 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_202_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:206) and 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_202_3'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:206) and 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_202_3'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:206) and 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'hardware_encoding' (loop 'VITIS_LOOP_202_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'extractvalue' operation ('my_assoc_mem.fill', Server/LZW_new.cpp:206) and 'call' operation ('insert_ret', Server/LZW_new.cpp:206) to 'insert'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 14, loop 'VITIS_LOOP_202_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:261)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret1', Server/LZW_new.cpp:261) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:261)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret1', Server/LZW_new.cpp:261) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:261)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret1', Server/LZW_new.cpp:261) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:261)) in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret1', Server/LZW_new.cpp:261) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:261)) in the first pipeline iteration (II = 71 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:261)) in the first pipeline iteration (II = 86 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:261)) in the first pipeline iteration (II = 94 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:261)) in the first pipeline iteration (II = 96 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:261)) in the first pipeline iteration (II = 97 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 98, Depth = 166, loop 'VITIS_LOOP_216_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_221_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 264.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.87 seconds; current allocated memory: 273.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 276.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/size' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.065 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.04 seconds; current allocated memory: 209.317 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_3' (Server/LZW_new.cpp:202:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:202:23)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int&, int)' (Server/LZW_new.cpp:178:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.58 seconds; current allocated memory: 211.597 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.85 seconds; current allocated memory: 227.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.2 seconds. CPU system time: 0 seconds. Elapsed time: 3.23 seconds; current allocated memory: 219.502 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_1' (Server/LZW_new.cpp:189) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_2' (Server/LZW_new.cpp:194) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_4' (Server/LZW_new.cpp:209) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_5' (Server/LZW_new.cpp:183) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_217_4' (Server/LZW_new.cpp:209) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:158).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_1' (Server/LZW_new.cpp:134) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_247_6' (Server/LZW_new.cpp:183) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 246.964 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:77:34)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:108:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:109:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:110:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:111:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:191:23)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:196:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:197:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:198:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.06 seconds; current allocated memory: 274.927 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_addr_write_ln77', Server/LZW_new.cpp:77) of variable 'or_ln1', Server/LZW_new.cpp:77 on array 'hash_table' and 'load' operation ('lookup', Server/LZW_new.cpp:67) on array 'hash_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, function 'insert'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 277.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.066 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.01 seconds; current allocated memory: 209.318 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_3' (Server/LZW_new.cpp:202:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:202:23)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int&, int)' (Server/LZW_new.cpp:178:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.48 seconds; current allocated memory: 211.597 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 227.827 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.09 seconds. CPU system time: 0 seconds. Elapsed time: 3.11 seconds; current allocated memory: 219.506 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_1' (Server/LZW_new.cpp:189) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_2' (Server/LZW_new.cpp:194) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_5' (Server/LZW_new.cpp:183) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_217_4' (Server/LZW_new.cpp:209) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:158).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_1' (Server/LZW_new.cpp:134) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_248_6' (Server/LZW_new.cpp:183) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 246.976 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:77:34)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:108:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:109:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:110:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:111:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:191:23)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:196:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:197:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:198:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 274.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_addr_write_ln77', Server/LZW_new.cpp:77) of variable 'or_ln1', Server/LZW_new.cpp:77 on array 'hash_table' and 'load' operation ('lookup', Server/LZW_new.cpp:67) on array 'hash_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, function 'insert'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 277.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 279.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_189_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_194_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret256', Server/LZW_new.cpp:263) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret256', Server/LZW_new.cpp:263) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret256', Server/LZW_new.cpp:263) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret256', Server/LZW_new.cpp:263) to 'insert'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 71 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 78 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 82 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 84 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 85 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 86, Depth = 154, loop 'VITIS_LOOP_217_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_223_5'
WARNING: [HLS 200-871] Estimated clock period (53.3299ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'hardware_encoding' consists of the following:	bus read on port 'gmem' (Server/LZW_new.cpp:241) [624]  (4.87 ns)
	'add' operation ('add_ln23', Server/LZW_new.cpp:23) [634]  (0.948 ns)
	'add' operation ('add_ln24', Server/LZW_new.cpp:24) [637]  (1.09 ns)
	'xor' operation ('xor_ln25', Server/LZW_new.cpp:25) [640]  (0 ns)
	'add' operation ('add_ln23_19', Server/LZW_new.cpp:23) [644]  (1.09 ns)
	'add' operation ('add_ln24_19', Server/LZW_new.cpp:24) [651]  (1.2 ns)
	'xor' operation ('xor_ln25_19', Server/LZW_new.cpp:25) [658]  (0 ns)
	'add' operation ('add_ln23_20', Server/LZW_new.cpp:23) [665]  (1.2 ns)
	'add' operation ('add_ln24_20', Server/LZW_new.cpp:24) [672]  (1.2 ns)
	'xor' operation ('xor_ln25_20', Server/LZW_new.cpp:25) [679]  (0 ns)
	'add' operation ('add_ln23_21', Server/LZW_new.cpp:23) [686]  (1.2 ns)
	'add' operation ('add_ln24_21', Server/LZW_new.cpp:24) [693]  (1.2 ns)
	'xor' operation ('xor_ln25_21', Server/LZW_new.cpp:25) [700]  (0 ns)
	'add' operation ('add_ln23_22', Server/LZW_new.cpp:23) [707]  (1.2 ns)
	'add' operation ('add_ln24_22', Server/LZW_new.cpp:24) [714]  (1.2 ns)
	'xor' operation ('xor_ln25_22', Server/LZW_new.cpp:25) [721]  (0 ns)
	'add' operation ('add_ln23_23', Server/LZW_new.cpp:23) [728]  (1.2 ns)
	'add' operation ('add_ln24_23', Server/LZW_new.cpp:24) [735]  (1.2 ns)
	'xor' operation ('xor_ln25_23', Server/LZW_new.cpp:25) [742]  (0 ns)
	'add' operation ('add_ln23_24', Server/LZW_new.cpp:23) [749]  (1.2 ns)
	'add' operation ('add_ln24_24', Server/LZW_new.cpp:24) [756]  (1.2 ns)
	'xor' operation ('xor_ln25_24', Server/LZW_new.cpp:25) [763]  (0 ns)
	'add' operation ('add_ln23_25', Server/LZW_new.cpp:23) [769]  (1.2 ns)
	'add' operation ('add_ln24_25', Server/LZW_new.cpp:24) [776]  (1.2 ns)
	'xor' operation ('xor_ln25_25', Server/LZW_new.cpp:25) [783]  (0 ns)
	'add' operation ('add_ln23_26', Server/LZW_new.cpp:23) [790]  (1.2 ns)
	'add' operation ('add_ln24_26', Server/LZW_new.cpp:24) [797]  (1.2 ns)
	'xor' operation ('xor_ln25_26', Server/LZW_new.cpp:25) [804]  (0 ns)
	'add' operation ('add_ln23_27', Server/LZW_new.cpp:23) [811]  (1.2 ns)
	'add' operation ('add_ln24_27', Server/LZW_new.cpp:24) [818]  (1.2 ns)
	'xor' operation ('xor_ln25_27', Server/LZW_new.cpp:25) [825]  (0 ns)
	'add' operation ('add_ln23_28', Server/LZW_new.cpp:23) [832]  (1.2 ns)
	'add' operation ('add_ln24_28', Server/LZW_new.cpp:24) [839]  (1.2 ns)
	'xor' operation ('xor_ln25_28', Server/LZW_new.cpp:25) [846]  (0 ns)
	'add' operation ('add_ln23_29', Server/LZW_new.cpp:23) [853]  (1.2 ns)
	'add' operation ('add_ln24_29', Server/LZW_new.cpp:24) [860]  (1.2 ns)
	'xor' operation ('xor_ln25_29', Server/LZW_new.cpp:25) [867]  (0 ns)
	'add' operation ('add_ln23_30', Server/LZW_new.cpp:23) [874]  (1.2 ns)
	'add' operation ('add_ln24_30', Server/LZW_new.cpp:24) [881]  (1.2 ns)
	'xor' operation ('xor_ln25_30', Server/LZW_new.cpp:25) [888]  (0 ns)
	'add' operation ('add_ln23_31', Server/LZW_new.cpp:23) [895]  (1.2 ns)
	'add' operation ('add_ln24_31', Server/LZW_new.cpp:24) [902]  (1.2 ns)
	'xor' operation ('xor_ln25_31', Server/LZW_new.cpp:25) [909]  (0 ns)
	'add' operation ('add_ln23_32', Server/LZW_new.cpp:23) [916]  (1.2 ns)
	'add' operation ('add_ln24_32', Server/LZW_new.cpp:24) [923]  (1.2 ns)
	'xor' operation ('xor_ln25_32', Server/LZW_new.cpp:25) [930]  (0 ns)
	'add' operation ('add_ln23_33', Server/LZW_new.cpp:23) [937]  (1.2 ns)
	'add' operation ('add_ln24_33', Server/LZW_new.cpp:24) [944]  (1.2 ns)
	'xor' operation ('xor_ln25_33', Server/LZW_new.cpp:25) [951]  (0 ns)
	'add' operation ('add_ln23_34', Server/LZW_new.cpp:23) [958]  (1.2 ns)
	'add' operation ('add_ln24_34', Server/LZW_new.cpp:24) [965]  (1.2 ns)
	'xor' operation ('xor_ln25_34', Server/LZW_new.cpp:25) [972]  (0 ns)
	'add' operation ('add_ln23_35', Server/LZW_new.cpp:23) [979]  (1.2 ns)
	'add' operation ('add_ln24_35', Server/LZW_new.cpp:24) [986]  (1.2 ns)
	'xor' operation ('xor_ln25_35', Server/LZW_new.cpp:25) [993]  (0 ns)
	'add' operation ('add_ln23_36', Server/LZW_new.cpp:23) [1000]  (1.2 ns)
	'add' operation ('add_ln24_36', Server/LZW_new.cpp:24) [1007]  (1.2 ns)
	'xor' operation ('xor_ln25_36', Server/LZW_new.cpp:25) [1015]  (0.332 ns)
	'add' operation ('hashed', Server/LZW_new.cpp:27) [1020]  (1.13 ns)
	'xor' operation ('hashed', Server/LZW_new.cpp:28) [1023]  (0.421 ns)
	'getelementptr' operation ('hash_table_addr_1', Server/LZW_new.cpp:39) [1025]  (0 ns)
	'load' operation ('lookup', Server/LZW_new.cpp:39) on array 'hash_table', Server/LZW_new.cpp:181 [1026]  (1.35 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.065 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.83 seconds; current allocated memory: 209.317 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_4' (Server/LZW_new.cpp:220:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:220:23)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:194:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.69 seconds; current allocated memory: 211.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.564 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 227.857 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.03 seconds. CPU system time: 0 seconds. Elapsed time: 3.05 seconds; current allocated memory: 219.630 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_3' (Server/LZW_new.cpp:212) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_5' (Server/LZW_new.cpp:227) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_6' (Server/LZW_new.cpp:200) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_5' (Server/LZW_new.cpp:227) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:174).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_1' (Server/LZW_new.cpp:150) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_266_7' (Server/LZW_new.cpp:200) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.66 seconds. CPU system time: 0 seconds. Elapsed time: 1.76 seconds; current allocated memory: 247.378 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_205_1' (Server/LZW_new.cpp:205:31) in function 'hardware_encoding'.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:96:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:126:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:127:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:208:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:214:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:215:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:216:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.47 seconds. CPU system time: 0 seconds. Elapsed time: 2.54 seconds; current allocated memory: 276.845 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_addr_write_ln89', Server/LZW_new.cpp:89) of variable 'or28_i', Server/LZW_new.cpp:174 on array 'hash_table' and 'load' operation ('lookup_0', Server/LZW_new.cpp:77) on array 'hash_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, function 'insert'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 279.558 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.066 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.5 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.05 seconds; current allocated memory: 209.319 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_2' (Server/LZW_new.cpp:222:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:222:23)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:194:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.36 seconds; current allocated memory: 211.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 211.497 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.89 seconds; current allocated memory: 227.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.9 seconds; current allocated memory: 219.518 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_1' (Server/LZW_new.cpp:214) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_3' (Server/LZW_new.cpp:229) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_4' (Server/LZW_new.cpp:200) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_237_3' (Server/LZW_new.cpp:229) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:174).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_1' (Server/LZW_new.cpp:150) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_268_5' (Server/LZW_new.cpp:200) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:197) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 247.263 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.0' (Server/LZW_new.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.1' (Server/LZW_new.cpp:96:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:126:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:127:31)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:216:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:217:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:218:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.15 seconds. CPU system time: 0 seconds. Elapsed time: 2.23 seconds; current allocated memory: 276.429 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_0_addr_write_ln89', Server/LZW_new.cpp:89) of variable 'or28_i', Server/LZW_new.cpp:174 on array 'hash_table_0' and 'load' operation ('lookup_0', Server/LZW_new.cpp:77) on array 'hash_table_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, function 'insert'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 279.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.065 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.99 seconds; current allocated memory: 209.318 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_3' (Server/LZW_new.cpp:221:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:221:23)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:194:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.38 seconds; current allocated memory: 211.563 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.564 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.94 seconds; current allocated memory: 227.853 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.95 seconds. CPU system time: 0 seconds. Elapsed time: 2.97 seconds; current allocated memory: 219.617 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_2' (Server/LZW_new.cpp:213) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_4' (Server/LZW_new.cpp:228) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_5' (Server/LZW_new.cpp:200) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_236_4' (Server/LZW_new.cpp:228) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:174).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_1' (Server/LZW_new.cpp:150) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_267_6' (Server/LZW_new.cpp:200) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:197) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 247.388 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.0' (Server/LZW_new.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.1' (Server/LZW_new.cpp:96:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:126:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:127:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:208:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:209:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:215:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:216:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:217:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.29 seconds; current allocated memory: 276.830 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_0_addr_write_ln89', Server/LZW_new.cpp:89) of variable 'or28_i', Server/LZW_new.cpp:174 on array 'hash_table_0' and 'load' operation ('lookup_0', Server/LZW_new.cpp:77) on array 'hash_table_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, function 'insert'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.065 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.94 seconds; current allocated memory: 209.318 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_3' (Server/LZW_new.cpp:222:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:222:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206:26) in function 'hardware_encoding' partially with a factor of 4 (Server/LZW_new.cpp:206:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:194:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.4 seconds; current allocated memory: 211.683 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.9 seconds; current allocated memory: 228.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.95 seconds; current allocated memory: 219.754 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_2' (Server/LZW_new.cpp:214) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_4' (Server/LZW_new.cpp:229) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_5' (Server/LZW_new.cpp:200) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_237_4' (Server/LZW_new.cpp:229) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:174).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_1' (Server/LZW_new.cpp:150) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_268_6' (Server/LZW_new.cpp:200) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:197) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 247.535 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.0' (Server/LZW_new.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.1' (Server/LZW_new.cpp:96:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:126:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:127:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:209:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:210:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:216:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:217:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:218:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.2 seconds. CPU system time: 0 seconds. Elapsed time: 2.26 seconds; current allocated memory: 277.448 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_0_addr_write_ln89', Server/LZW_new.cpp:89) of variable 'or28_i', Server/LZW_new.cpp:174 on array 'hash_table_0' and 'load' operation ('lookup_0', Server/LZW_new.cpp:77) on array 'hash_table_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.065 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.15 seconds. Elapsed time: 2 seconds; current allocated memory: 209.318 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_3' (Server/LZW_new.cpp:222:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:222:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:206:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:194:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.36 seconds; current allocated memory: 211.628 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.630 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 227.942 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.94 seconds. CPU system time: 0 seconds. Elapsed time: 2.96 seconds; current allocated memory: 219.690 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_2' (Server/LZW_new.cpp:214) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_4' (Server/LZW_new.cpp:229) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_5' (Server/LZW_new.cpp:200) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_237_4' (Server/LZW_new.cpp:229) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:174).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_1' (Server/LZW_new.cpp:150) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_268_6' (Server/LZW_new.cpp:200) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:197) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.73 seconds; current allocated memory: 247.457 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.0' (Server/LZW_new.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.1' (Server/LZW_new.cpp:96:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:126:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:127:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:209:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:210:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:216:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:217:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:218:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.19 seconds. CPU system time: 0 seconds. Elapsed time: 2.25 seconds; current allocated memory: 277.049 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_0_addr_write_ln89', Server/LZW_new.cpp:89) of variable 'or28_i', Server/LZW_new.cpp:174 on array 'hash_table_0' and 'load' operation ('lookup_0', Server/LZW_new.cpp:77) on array 'hash_table_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.066 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.5 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.16 seconds; current allocated memory: 209.319 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_3' (Server/LZW_new.cpp:223:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:223:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_207_1' (Server/LZW_new.cpp:207:20) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:207:20)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:194:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.72 seconds; current allocated memory: 211.630 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.631 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.91 seconds; current allocated memory: 227.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.79 seconds. CPU system time: 0 seconds. Elapsed time: 2.85 seconds; current allocated memory: 219.694 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_1' (Server/LZW_new.cpp:207) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_2' (Server/LZW_new.cpp:215) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_238_4' (Server/LZW_new.cpp:230) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_5' (Server/LZW_new.cpp:200) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_238_4' (Server/LZW_new.cpp:230) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:174).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_1' (Server/LZW_new.cpp:150) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_269_6' (Server/LZW_new.cpp:200) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [XFORM 203-101] Partitioning array 'hash_table' (Server/LZW_new.cpp:197) in dimension 2 with a block factor 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.88 seconds. CPU system time: 0 seconds. Elapsed time: 2.07 seconds; current allocated memory: 247.969 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:126:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:127:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:96:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:217:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:218:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:219:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:210:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:211:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.2 seconds. CPU system time: 0 seconds. Elapsed time: 3.36 seconds; current allocated memory: 281.999 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_addr_write_ln89', Server/LZW_new.cpp:89) of variable 'or28_i', Server/LZW_new.cpp:174 on array 'hash_table' and 'load' operation ('hash_table_load', Server/LZW_new.cpp:77) on array 'hash_table'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.065 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.51 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.21 seconds; current allocated memory: 209.318 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_3' (Server/LZW_new.cpp:223:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:223:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_207_1' (Server/LZW_new.cpp:207:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:207:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:194:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.85 seconds; current allocated memory: 211.628 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.630 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.98 seconds; current allocated memory: 227.942 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.99 seconds. CPU system time: 0 seconds. Elapsed time: 3.04 seconds; current allocated memory: 219.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_1' (Server/LZW_new.cpp:207) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_2' (Server/LZW_new.cpp:215) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_238_4' (Server/LZW_new.cpp:230) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_5' (Server/LZW_new.cpp:200) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_238_4' (Server/LZW_new.cpp:230) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:174).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_1' (Server/LZW_new.cpp:150) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_269_6' (Server/LZW_new.cpp:200) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:197) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.83 seconds; current allocated memory: 247.464 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.0' (Server/LZW_new.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.1' (Server/LZW_new.cpp:96:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:126:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:127:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:210:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:211:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:217:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:218:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:219:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.19 seconds. CPU system time: 0 seconds. Elapsed time: 2.32 seconds; current allocated memory: 277.056 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_0_addr_write_ln89', Server/LZW_new.cpp:89) of variable 'or28_i', Server/LZW_new.cpp:174 on array 'hash_table_0' and 'load' operation ('lookup_0', Server/LZW_new.cpp:77) on array 'hash_table_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.065 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.53 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.79 seconds; current allocated memory: 209.319 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_3' (Server/LZW_new.cpp:223:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:223:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_207_1' (Server/LZW_new.cpp:207:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:207:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:194:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.65 seconds; current allocated memory: 211.581 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.583 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.92 seconds. CPU system time: 0 seconds. Elapsed time: 2.14 seconds; current allocated memory: 227.885 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.13 seconds. CPU system time: 0 seconds. Elapsed time: 3.17 seconds; current allocated memory: 219.634 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_1' (Server/LZW_new.cpp:207) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_2' (Server/LZW_new.cpp:215) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_238_4' (Server/LZW_new.cpp:230) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_5' (Server/LZW_new.cpp:200) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_238_4' (Server/LZW_new.cpp:230) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:174).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_1' (Server/LZW_new.cpp:150) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_269_6' (Server/LZW_new.cpp:200) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:197) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.68 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 247.420 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.0' (Server/LZW_new.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.1' (Server/LZW_new.cpp:96:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:124:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:126:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:127:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:210:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:211:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:217:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:218:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:219:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.23 seconds. CPU system time: 0 seconds. Elapsed time: 2.29 seconds; current allocated memory: 277.014 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_0_addr_write_ln89', Server/LZW_new.cpp:89) of variable 'or28_i', Server/LZW_new.cpp:174 on array 'hash_table_0' and 'load' operation ('lookup_0', Server/LZW_new.cpp:77) on array 'hash_table_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home1/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home1/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.150 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.08 seconds. CPU system time: 0.97 seconds. Elapsed time: 3.57 seconds; current allocated memory: 209.510 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_211_1' (Server/LZW_new.cpp:211:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:211:26)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::duration<long, void>(long const&) (.24)' into 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::zero() (.87)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:362:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::zero() (.87)' into 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_point() (.48.84)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:554:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_point() (.48.84)' into 'stopwatch::stopwatch()' (Server/stopwatch.h:12:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::count() const' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:395:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::duration<long, void>(long const&) (.24)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:395:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_since_epoch() const (.60.75)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >(std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&, std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&) (.57.72.99.111)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:652:0)
INFO: [HLS 214-178] Inlining function 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >(std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&, std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&) (.57.72.99.111)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:652:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home1/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home1/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.150 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.17 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.95 seconds; current allocated memory: 209.510 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_211_1' (Server/LZW_new.cpp:211:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:211:26)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::duration<long, void>(long const&) (.24)' into 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::zero() (.78)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:362:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::zero() (.78)' into 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_point() (.45.75)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:554:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_point() (.45.75)' into 'stopwatch::stopwatch()' (Server/stopwatch.h:12:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::count() const' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:395:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::duration<long, void>(long const&) (.24)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:395:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_since_epoch() const (.57.66)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >(std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&, std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&) (.54.63.90.96)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:652:0)
INFO: [HLS 214-178] Inlining function 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >(std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&, std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&) (.54.63.90.96)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:652:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home1/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /home1/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.150 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.08 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.56 seconds; current allocated memory: 209.509 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_211_1' (Server/LZW_new.cpp:211:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:211:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:195:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:195:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.79 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.38 seconds; current allocated memory: 211.644 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 215.671 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 217.712 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_1' (Server/LZW_new.cpp:211) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_2' (Server/LZW_new.cpp:219) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_1' (Server/LZW_new.cpp:151) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_5' (Server/LZW_new.cpp:204) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_246_4' (Server/LZW_new.cpp:204) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:201) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:194)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 241.898 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_240_3' (Server/LZW_new.cpp:202:15) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:214:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:215:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:221:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:222:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:90:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:97:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:126:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:127:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:128:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 238.249 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_211_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_211_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_219_2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.132 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.09 seconds. CPU system time: 1.02 seconds. Elapsed time: 3.65 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_211_1' (Server/LZW_new.cpp:211:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:211:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:195:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:195:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.93 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.74 seconds; current allocated memory: 211.644 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.646 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 215.670 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 217.710 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_1' (Server/LZW_new.cpp:211) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_2' (Server/LZW_new.cpp:219) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_1' (Server/LZW_new.cpp:151) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_5' (Server/LZW_new.cpp:204) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_246_4' (Server/LZW_new.cpp:204) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:201) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:194)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 241.896 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_240_3' (Server/LZW_new.cpp:202:15) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:214:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:215:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:221:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:222:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:90:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:97:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:126:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:127:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:128:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 238.212 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_211_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_211_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_2'.
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.134 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.09 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.49 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:206:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.81 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.31 seconds; current allocated memory: 211.644 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.646 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 215.673 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 217.718 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_2' (Server/LZW_new.cpp:214) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:146) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_5' (Server/LZW_new.cpp:199) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_4' (Server/LZW_new.cpp:199) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:196) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:189)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 241.907 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:197:15) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:209:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:210:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:216:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:217:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:218:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 238.261 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_206_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_214_2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.134 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.11 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.54 seconds; current allocated memory: 209.463 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:206:26)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::duration<long, void>(long const&) (.24)' into 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::zero() (.87)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:362:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::zero() (.87)' into 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_point() (.48.84)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:554:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_point() (.48.84)' into 'stopwatch::stopwatch()' (Server/stopwatch.h:12:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::count() const' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:395:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::duration<long, void>(long const&) (.24)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:395:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_since_epoch() const (.60.75)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >(std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&, std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&) (.57.72.99.111)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:652:0)
INFO: [HLS 214-178] Inlining function 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >(std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&, std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&) (.57.72.99.111)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:652:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.133 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.13 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.64 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:206:26)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::duration<long, void>(long const&) (.24)' into 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::zero() (.87)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:362:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::zero() (.87)' into 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_point() (.48.84)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:554:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_point() (.48.84)' into 'stopwatch::stopwatch()' (Server/stopwatch.h:12:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::count() const' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:395:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::duration<long, std::ratio<1l, 1000000000l> >::duration<long, void>(long const&) (.24)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:395:0)
INFO: [HLS 214-178] Inlining function 'std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::time_since_epoch() const (.60.75)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >(std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&, std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&) (.57.72.99.111)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:652:0)
INFO: [HLS 214-178] Inlining function 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<long, std::ratio<1l, 1000000000l>, long, std::ratio<1l, 1000000000l> >(std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&, std::chrono::duration<long, std::ratio<1l, 1000000000l> > const&)' into 'std::common_type<std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >::type std::chrono::operator-<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> >, std::chrono::duration<long, std::ratio<1l, 1000000000l> > >(std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&, std::chrono::time_point<std::chrono::_V2::system_clock, std::chrono::duration<long, std::ratio<1l, 1000000000l> > > const&) (.57.72.99.111)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/chrono:652:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.134 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.06 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.52 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:206:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.82 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.35 seconds; current allocated memory: 211.644 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 215.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 217.717 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_2' (Server/LZW_new.cpp:214) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:146) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_5' (Server/LZW_new.cpp:199) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_4' (Server/LZW_new.cpp:199) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:196) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:189)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 241.911 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:197:15) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:209:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:210:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:216:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:217:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:218:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 238.261 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_206_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_214_2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.133 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.11 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.63 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206:26) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:206:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.81 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.35 seconds; current allocated memory: 211.745 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 215.783 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 217.831 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (Server/LZW_new.cpp:206) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_2' (Server/LZW_new.cpp:217) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:146) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_272_5' (Server/LZW_new.cpp:199) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_4' (Server/LZW_new.cpp:199) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:196) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:189)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 242.020 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_3' (Server/LZW_new.cpp:197:15) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:209:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:210:29)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:211:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:212:31)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:219:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:220:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:221:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 238.412 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.134 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.08 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.57 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_3' (Server/LZW_new.cpp:227:22) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:227:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_209_1' (Server/LZW_new.cpp:209:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:209:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.96 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.6 seconds; current allocated memory: 211.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.747 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.57 seconds; current allocated memory: 228.030 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.09 seconds. CPU system time: 0 seconds. Elapsed time: 3.11 seconds; current allocated memory: 219.784 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_1' (Server/LZW_new.cpp:209) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_2' (Server/LZW_new.cpp:218) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:146) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:197) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:189)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 245.687 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_4' (Server/LZW_new.cpp:199:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.0' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.1' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:212:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:220:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:221:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:222:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 267.533 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 268.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 208.134 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.06 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.57 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_209_1' (Server/LZW_new.cpp:209:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:209:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.44 seconds; current allocated memory: 211.728 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.730 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 215.747 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 217.796 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_1' (Server/LZW_new.cpp:209) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_2' (Server/LZW_new.cpp:218) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:146) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:197) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:189)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 241.924 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_3' (Server/LZW_new.cpp:198:14) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:212:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:220:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:221:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:222:38)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 238.219 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_209_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_218_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_218_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.134 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.11 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.52 seconds; current allocated memory: 209.463 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_210_1' (Server/LZW_new.cpp:210:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:210:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.84 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.33 seconds; current allocated memory: 211.731 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.732 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 215.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 217.969 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (Server/LZW_new.cpp:210) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_2' (Server/LZW_new.cpp:219) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:198) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 242.428 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_3' (Server/LZW_new.cpp:200:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:213:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:214:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:221:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:223:38)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 249.436 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 251.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.134 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.06 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.53 seconds; current allocated memory: 209.463 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_216_2' (Server/LZW_new.cpp:216:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:216:25)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_210_1' (Server/LZW_new.cpp:210:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:210:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.83 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.48 seconds; current allocated memory: 211.834 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.835 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 216.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 218.097 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (Server/LZW_new.cpp:210) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_2' (Server/LZW_new.cpp:216) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_3' (Server/LZW_new.cpp:225) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:198) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 242.566 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_252_4' (Server/LZW_new.cpp:200:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:213:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:214:28)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:219:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:227:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:228:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:229:38)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 249.767 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 250.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.143 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.06 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.64 seconds; current allocated memory: 209.456 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.42 seconds; current allocated memory: 211.669 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.670 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 215.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 217.859 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_1' (Server/LZW_new.cpp:225) in function 'hardware_encoding' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'hash_table' in function 'hardware_encoding'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 242.302 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_252_2' (Server/LZW_new.cpp:200:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:227:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:228:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:229:38)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 249.280 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 250.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 251.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_1'.
INFO: [HLS 200-1470] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.149 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.07 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.53 seconds; current allocated memory: 209.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.8 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.52 seconds; current allocated memory: 211.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.642 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 215.722 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 217.845 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_1' (Server/LZW_new.cpp:225) in function 'hardware_encoding' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'hash_table' in function 'hardware_encoding'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 242.284 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_252_2' (Server/LZW_new.cpp:200:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:227:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:228:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:229:38)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 249.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_1'.
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.151 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.09 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.57 seconds; current allocated memory: 209.463 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.84 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.52 seconds; current allocated memory: 211.659 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 215.733 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 217.856 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_1' (Server/LZW_new.cpp:225) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:198) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 242.271 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_252_2' (Server/LZW_new.cpp:200:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:227:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:228:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:229:38)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 249.092 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 250.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 251.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_225_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.134 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.08 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.53 seconds; current allocated memory: 209.463 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_210_1' (Server/LZW_new.cpp:210:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:210:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.91 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.51 seconds; current allocated memory: 211.731 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.732 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 215.864 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 217.963 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (Server/LZW_new.cpp:210) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_2' (Server/LZW_new.cpp:218) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:198) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 242.425 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_3' (Server/LZW_new.cpp:200:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:213:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:214:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:220:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:221:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:222:38)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 249.427 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 250.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 251.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.149 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.12 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_214_1' (Server/LZW_new.cpp:214:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:214:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.54 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.07 seconds; current allocated memory: 211.731 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.732 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 215.865 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 217.977 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_1' (Server/LZW_new.cpp:214) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_2' (Server/LZW_new.cpp:222) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 242.437 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_3' (Server/LZW_new.cpp:204:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:217:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:218:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:224:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:226:38)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 249.569 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 250.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 251.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.150 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.16 seconds; current allocated memory: 209.463 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:216:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.56 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.15 seconds; current allocated memory: 211.779 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.780 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 215.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 218.007 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_320_4' (Server/LZW_new.cpp:320) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:204) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 242.392 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_252_3' (Server/LZW_new.cpp:206:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:219:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:226:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:227:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:228:38)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:258:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:262:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:263:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:278:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:282:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:283:42)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:316:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 248.928 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.148 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.14 seconds; current allocated memory: 209.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:216:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.17 seconds; current allocated memory: 211.780 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.781 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 215.878 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 218.004 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_320_4' (Server/LZW_new.cpp:320) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:204) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 242.389 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_252_3' (Server/LZW_new.cpp:206:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:219:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:226:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:227:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:228:38)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:258:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:262:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:263:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:278:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:282:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:283:42)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:316:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 248.925 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.148 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.19 seconds; current allocated memory: 209.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:216:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.28 seconds; current allocated memory: 211.780 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.781 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 215.878 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 218.000 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_320_4' (Server/LZW_new.cpp:320) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:204) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 242.385 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_252_3' (Server/LZW_new.cpp:206:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:219:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:226:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:227:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:228:38)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:258:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:262:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:263:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:278:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:282:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:283:42)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:316:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 248.921 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.81 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.61 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_1' (Server/LZW_new.cpp:165:22) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:165:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_295_2' (Server/LZW_new.cpp:295:24) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:295:24)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'getlzwheader(unsigned char*, int, int)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.37 seconds; current allocated memory: 211.849 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.851 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 216.306 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 218.237 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_295_2' (Server/LZW_new.cpp:295) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_3' (Server/LZW_new.cpp:304) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_414_5' (Server/LZW_new.cpp:414) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:285) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:237)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 242.956 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_334_4' (Server/LZW_new.cpp:287:7) in function 'hardware_encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_254_1' (Server/LZW_new.cpp:278:17) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:298:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:299:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:306:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:307:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:308:37)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:340:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:344:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:345:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:362:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:366:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:367:41)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:96:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:133:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:134:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:135:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:136:30)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:400:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 250.480 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.87 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.39 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_1' (Server/LZW_new.cpp:165:22) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:165:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_296_2' (Server/LZW_new.cpp:296:24) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:296:24)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'getlzwheader(unsigned char*, int, int)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.25 seconds; current allocated memory: 211.850 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.851 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 216.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 218.242 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_296_2' (Server/LZW_new.cpp:296) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_3' (Server/LZW_new.cpp:305) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_415_5' (Server/LZW_new.cpp:415) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:286) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:237)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 242.995 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_335_4' (Server/LZW_new.cpp:288:7) in function 'hardware_encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_254_1' (Server/LZW_new.cpp:279:17) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:299:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:300:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:307:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:308:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:309:37)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:341:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:345:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:346:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:363:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:367:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:368:41)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:96:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:133:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:134:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:135:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:136:30)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:401:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 250.508 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.88 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.04 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_1' (Server/LZW_new.cpp:165:22) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:165:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298:24) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:298:24)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'getlzwheader(unsigned char*, int, int)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on port 'HP3' (Server/LZW_new.cpp:245:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.72 seconds; current allocated memory: 211.936 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 216.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 218.388 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_1' (Server/LZW_new.cpp:245) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_307_4' (Server/LZW_new.cpp:307) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_417_6' (Server/LZW_new.cpp:417) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:288) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:237)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 243.351 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_337_5' (Server/LZW_new.cpp:290:7) in function 'hardware_encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_256_2' (Server/LZW_new.cpp:281:17) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:301:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:302:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:309:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:310:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:311:37)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:343:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:347:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:348:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:365:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:369:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:370:41)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:96:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:133:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:134:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:135:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:136:30)
INFO: [HLS 200-472] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.78 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.65 seconds; current allocated memory: 209.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_1' (Server/LZW_new.cpp:165:22) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:165:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298:24) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:298:24)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'getlzwheader(unsigned char*, int, int)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on port 'HP3' (Server/LZW_new.cpp:245:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.9 seconds; current allocated memory: 211.937 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 216.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.384 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_1' (Server/LZW_new.cpp:245) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_307_4' (Server/LZW_new.cpp:307) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_417_6' (Server/LZW_new.cpp:417) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:288) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:237)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 243.349 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_337_5' (Server/LZW_new.cpp:290:7) in function 'hardware_encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_256_2' (Server/LZW_new.cpp:281:17) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:301:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:302:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:309:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:310:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:311:37)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:343:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:347:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:348:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:365:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:369:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:370:41)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:96:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:133:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:134:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:135:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:136:30)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:403:33)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.91 seconds; current allocated memory: 209.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_1' (Server/LZW_new.cpp:165:22) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:165:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298:24) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:298:24)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'getlzwheader(unsigned char*, int, int)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on port 'HP3' (Server/LZW_new.cpp:245:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.08 seconds; current allocated memory: 211.936 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 216.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 218.391 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_1' (Server/LZW_new.cpp:245) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_307_4' (Server/LZW_new.cpp:307) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_412_6' (Server/LZW_new.cpp:412) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:288) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:237)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 243.351 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_337_5' (Server/LZW_new.cpp:290:7) in function 'hardware_encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_256_2' (Server/LZW_new.cpp:281:17) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:301:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:302:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:309:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:310:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:311:37)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:343:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:347:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:348:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:365:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:369:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:370:41)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:96:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:133:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:134:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:135:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:136:30)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:398:33)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.78 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.54 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_1' (Server/LZW_new.cpp:165:22) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:165:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298:24) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:298:24)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'getlzwheader(unsigned char*, int, int)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on port 'HP3' (Server/LZW_new.cpp:245:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.51 seconds; current allocated memory: 211.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.939 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 216.509 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 218.397 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_1' (Server/LZW_new.cpp:245) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_307_4' (Server/LZW_new.cpp:307) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_412_6' (Server/LZW_new.cpp:412) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:288) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:237)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 243.365 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_337_5' (Server/LZW_new.cpp:290:7) in function 'hardware_encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_256_2' (Server/LZW_new.cpp:281:17) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:301:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:302:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:309:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:310:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:311:37)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:343:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:347:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:348:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:365:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:369:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:370:41)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:96:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:133:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:134:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:135:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:136:30)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:398:33)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.78 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.48 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_1' (Server/LZW_new.cpp:165:22) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:165:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298:24) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:298:24)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'getlzwheader(unsigned char*, int, int)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on port 'HP3' (Server/LZW_new.cpp:245:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.4 seconds; current allocated memory: 211.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.939 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 216.509 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.396 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_1' (Server/LZW_new.cpp:245) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_3' (Server/LZW_new.cpp:298) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_307_4' (Server/LZW_new.cpp:307) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_412_6' (Server/LZW_new.cpp:412) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:288) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:237)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 243.371 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_337_5' (Server/LZW_new.cpp:290:7) in function 'hardware_encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_256_2' (Server/LZW_new.cpp:281:17) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:301:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:302:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:309:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:310:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:311:37)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:343:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:347:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:348:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:365:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:369:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:370:41)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:96:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:133:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:134:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:135:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:136:30)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:398:33)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.83 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.62 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:245:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:246:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:247:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_1' (Server/LZW_new.cpp:165:22) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:165:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_303_3' (Server/LZW_new.cpp:303:24) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:303:24)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'getlzwheader(unsigned char*, int, int)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:238:0)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on port 'HP3' (Server/LZW_new.cpp:250:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.36 seconds; current allocated memory: 211.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.919 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 216.370 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 218.277 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_1' (Server/LZW_new.cpp:250) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_3' (Server/LZW_new.cpp:303) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_312_4' (Server/LZW_new.cpp:312) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_417_6' (Server/LZW_new.cpp:417) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:293) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hardware_encoding' (Server/LZW_new.cpp:237)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 242.989 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_342_5' (Server/LZW_new.cpp:295:7) in function 'hardware_encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_261_2' (Server/LZW_new.cpp:286:17) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:306:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:307:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:314:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:315:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:316:37)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:348:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:352:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:353:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:370:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:374:41)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:375:41)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:96:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.21 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (Server/LZW_new.cpp:147:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:147:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:216:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:191:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.07 seconds; current allocated memory: 211.780 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.781 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 215.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 218.009 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'hardware_encoding' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_320_4' (Server/LZW_new.cpp:320) in function 'hardware_encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:204) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 242.383 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_252_3' (Server/LZW_new.cpp:206:8) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:219:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:226:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:227:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:228:38)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:258:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:262:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:263:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:278:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:282:42)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:283:42)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:122:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (Server/LZW_new.cpp:316:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 248.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.34 seconds; current allocated memory: 209.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:234:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:332:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:326:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:235:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:296:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:289:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:238:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:273:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:271:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:266:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:252:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:246:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:244:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:242:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:239:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_217_1' (Server/LZW_new.cpp:217:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:217:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:192:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.62 seconds; current allocated memory: 211.946 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.947 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 249.394 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 251.458 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_1' (Server/LZW_new.cpp:217) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_2' (Server/LZW_new.cpp:225) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_3' (Server/LZW_new.cpp:245) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_4' (Server/LZW_new.cpp:251) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_331_6' (Server/LZW_new.cpp:331) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:205) in dimension 1 automatically.
WARNING: [HLS 200-805] An internal stream 'input_stream' (Server/LZW_new.cpp:234) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inputsize_stream' (Server/LZW_new.cpp:235) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_stream' (Server/LZW_new.cpp:238) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 276.031 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_260_5' (Server/LZW_new.cpp:200:18) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:220:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:221:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:227:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:228:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:229:38)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (Server/LZW_new.cpp:252:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 287.462 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 288.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 289.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_217_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_225_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_245_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_251_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_251_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_331_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_331_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 291.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 293.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 295.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 304.983 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.76 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:234:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:332:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:326:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:235:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:296:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:289:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:238:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:273:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:271:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:266:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:252:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:246:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:244:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:242:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:239:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_217_1' (Server/LZW_new.cpp:217:25) in function 'hardware_encoding' partially with a factor of 2 (Server/LZW_new.cpp:217:25)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:192:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.82 seconds; current allocated memory: 211.944 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.946 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 249.399 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 251.455 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_1' (Server/LZW_new.cpp:217) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_2' (Server/LZW_new.cpp:225) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_3' (Server/LZW_new.cpp:245) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_4' (Server/LZW_new.cpp:251) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_331_6' (Server/LZW_new.cpp:331) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:205) in dimension 1 automatically.
WARNING: [HLS 200-805] An internal stream 'input_stream' (Server/LZW_new.cpp:234) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inputsize_stream' (Server/LZW_new.cpp:235) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_stream' (Server/LZW_new.cpp:238) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 276.041 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_260_5' (Server/LZW_new.cpp:200:18) in function 'hardware_encoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:220:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:221:28)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:227:38)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:228:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:229:38)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (Server/LZW_new.cpp:252:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 287.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 288.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 289.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_217_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_225_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_245_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_251_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_251_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_331_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_331_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 291.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 293.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.95 seconds; current allocated memory: 295.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 304.988 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.39 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:234:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:305:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:302:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:248:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:278:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:276:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:271:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:253:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:255:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:310:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:312:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:328:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:332:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:333:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_214_1' (Server/LZW_new.cpp:214:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:214:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:197:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:197:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.43 seconds; current allocated memory: 211.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.946 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 249.111 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 251.869 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.41 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:234:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:305:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:302:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:248:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:278:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:276:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:271:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:253:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:255:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:310:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:312:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:328:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:332:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:333:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_214_1' (Server/LZW_new.cpp:214:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:214:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:197:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int)' (Server/LZW_new.cpp:197:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.59 seconds; current allocated memory: 211.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.946 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 249.111 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 251.867 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.37 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:195:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:233:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:306:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:303:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:279:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:277:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:272:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:249:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:256:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:254:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:311:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:313:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:329:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:330:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:333:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:334:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_215_1' (Server/LZW_new.cpp:215:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:215:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:198:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.32 seconds; current allocated memory: 209.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:195:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:233:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:306:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:303:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:279:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:277:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:272:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:249:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:256:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:254:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:311:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:313:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:328:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:329:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:332:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:333:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_215_1' (Server/LZW_new.cpp:215:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:215:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.46 seconds; current allocated memory: 212.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.005 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 249.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 252.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (Server/LZW_new.cpp:192) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_312_1' (Server/LZW_new.cpp:312) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (Server/LZW_new.cpp:215) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_2' (Server/LZW_new.cpp:223) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234) in function 'computing' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:205) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:318), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 277.170 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_243_4' (Server/LZW_new.cpp:200:19) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:218:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:219:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:226:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:227:39)
INFO: [HLS 200-472] Inferring partial write operation for 'inputbuffer' (Server/LZW_new.cpp:235:26)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 318.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 319.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 319.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 320.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_223_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_234_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 322.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 323.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_312_1'
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.8 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:195:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:233:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:306:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:303:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:279:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:277:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:272:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:249:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:256:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:254:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:311:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:313:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:328:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:329:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:332:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:333:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_215_1' (Server/LZW_new.cpp:215:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:215:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.12 seconds; current allocated memory: 212.003 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 249.197 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 252.014 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (Server/LZW_new.cpp:192) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_312_1' (Server/LZW_new.cpp:312) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (Server/LZW_new.cpp:215) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_2' (Server/LZW_new.cpp:223) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234) in function 'computing' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:205) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:318), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 277.164 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_243_4' (Server/LZW_new.cpp:200:19) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:218:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:219:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:226:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:227:39)
INFO: [HLS 200-472] Inferring partial write operation for 'inputbuffer' (Server/LZW_new.cpp:235:26)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 318.249 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 319.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 319.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 320.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 321.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_223_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_234_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 322.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 323.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_312_1'
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.97 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:304:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:236:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:280:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:278:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:273:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:250:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:257:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:255:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:312:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:314:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:329:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:330:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:333:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*)' (Server/LZW_new.cpp:334:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:216:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.67 seconds; current allocated memory: 212.003 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 249.198 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 252.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (Server/LZW_new.cpp:192) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_1' (Server/LZW_new.cpp:313) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (Server/LZW_new.cpp:216) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:235) in function 'computing' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:206) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:319), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 277.169 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_244_4' (Server/LZW_new.cpp:201:19) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:219:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:220:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:226:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:227:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:228:39)
INFO: [HLS 200-472] Inferring partial write operation for 'inputbuffer' (Server/LZW_new.cpp:236:26)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 318.245 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 318.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 319.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 320.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 321.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_216_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_224_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 322.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 323.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_313_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_313_1'
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.67 seconds; current allocated memory: 209.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:235:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:306:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:303:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:249:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:279:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:277:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:272:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:254:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:256:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:311:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:313:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:328:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:329:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:332:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:333:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_215_1' (Server/LZW_new.cpp:215:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:215:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.09 seconds; current allocated memory: 211.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.946 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 249.119 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 251.884 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (Server/LZW_new.cpp:192) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_312_1' (Server/LZW_new.cpp:312) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (Server/LZW_new.cpp:215) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_2' (Server/LZW_new.cpp:223) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234) in function 'computing' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:205) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:318), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 277.036 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_243_4' (Server/LZW_new.cpp:200:19) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:218:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:219:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:226:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:227:39)
INFO: [HLS 200-472] Inferring partial write operation for 'inputbuffer' (Server/LZW_new.cpp:235:26)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
WARNING: [HLS 200-1449] Process computing has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 318.257 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 319.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 319.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 320.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 321.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_223_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_234_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 322.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 323.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_312_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 324.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 324.839 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.78 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.33 seconds; current allocated memory: 209.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:233:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:293:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:290:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:242:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:270:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:268:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:263:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:247:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:256:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:249:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:298:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned char*, int*)' (Server/LZW_new.cpp:300:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:315:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:316:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:319:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned char*, int*, int*, int*)' (Server/LZW_new.cpp:320:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_215_1' (Server/LZW_new.cpp:215:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:215:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.59 seconds; current allocated memory: 211.931 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.932 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 216.029 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 218.789 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (Server/LZW_new.cpp:192) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_299_1' (Server/LZW_new.cpp:299) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (Server/LZW_new.cpp:215) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_2' (Server/LZW_new.cpp:223) in function 'computing' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:205) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:305), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 243.917 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_238_3' (Server/LZW_new.cpp:200:19) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:218:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:219:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:226:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:227:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
WARNING: [HLS 200-1449] Process computing has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 280.404 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 281.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 281.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 282.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 283.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_223_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
WARNING: [HLS 200-871] Estimated clock period (5.14477ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'computing' consists of the following:	'load' operation ('high_four', Server/LZW_new.cpp:268->Server/LZW_new.cpp:305) on local variable 'high_four' [89]  (0 ns)
	'or' operation ('or_ln247', Server/LZW_new.cpp:247->Server/LZW_new.cpp:305) [313]  (0.409 ns)
	fifo write on port 'output_r' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [316]  (2.43 ns)
	blocking operation 2.3 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 284.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 285.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 286.265 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.43 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:263:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:268:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:270:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:285:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:286:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:289:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:290:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.59 seconds; current allocated memory: 211.910 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.911 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.029 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.830 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (Server/LZW_new.cpp:192) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (Server/LZW_new.cpp:269) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:275), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 243.855 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226:9) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
WARNING: [HLS 200-1449] Process computing has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 280.092 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 280.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 281.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 282.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 283.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
WARNING: [HLS 200-871] Estimated clock period (5.17677ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'computing' consists of the following:	fifo read on port 'input_r' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [97]  (2.43 ns)
	blocking operation 2.74 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 284.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 285.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 285.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 286.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 286.353 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.37 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:263:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:268:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:270:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:285:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:286:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:289:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:290:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.67 seconds; current allocated memory: 211.911 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.913 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 216.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.832 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (Server/LZW_new.cpp:192) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (Server/LZW_new.cpp:269) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:204) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:204) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:275), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 244.326 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
WARNING: [HLS 200-1449] Process computing has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 282.103 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 282.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 283.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 284.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 285.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 287.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 289.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 289.883 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.82 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.3 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:263:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:268:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:270:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:285:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:286:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:289:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:290:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.32 seconds; current allocated memory: 211.910 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.911 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 218.831 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (Server/LZW_new.cpp:192) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (Server/LZW_new.cpp:269) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:204) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:204) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:275), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 244.316 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
WARNING: [HLS 200-1449] Process computing has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 282.103 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 282.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 283.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 284.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 285.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 287.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 289.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 289.884 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.87 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.57 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:263:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:268:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:270:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:286:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:287:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:290:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*, int*)' (Server/LZW_new.cpp:291:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, int*)' (Server/LZW_new.cpp:198:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.64 seconds; current allocated memory: 211.910 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.911 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 216.030 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 218.836 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (Server/LZW_new.cpp:192) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (Server/LZW_new.cpp:269) in function 'write_output' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.38 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:231:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:264:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:248:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:238:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:242:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:269:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, unsigned short*, int*)' (Server/LZW_new.cpp:271:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:286:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:287:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:290:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:291:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:213:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.49 seconds; current allocated memory: 211.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.915 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 216.057 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.912 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_270_1' (Server/LZW_new.cpp:270) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_2' (Server/LZW_new.cpp:221) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:205) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:205) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:203) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:276), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 244.414 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 282.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 282.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 283.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 284.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 285.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_221_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_236_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 287.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 289.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_270_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:295:7
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:301:4
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.56 seconds; current allocated memory: 209.498 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:231:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:248:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:238:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:242:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, int*, unsigned short*)' (Server/LZW_new.cpp:270:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:285:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:286:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:289:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:213:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.58 seconds; current allocated memory: 211.929 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.931 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 216.045 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 218.872 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:295:7
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:301:4
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.35 seconds; current allocated memory: 209.499 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:231:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:248:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:238:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:242:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, int*, unsigned short*)' (Server/LZW_new.cpp:270:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:285:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:286:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:289:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:213:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_269_1'(Server/LZW_new.cpp:269:20) has been inferred on port 'HP3' (Server/LZW_new.cpp:269:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.36 seconds; current allocated memory: 211.931 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.932 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.050 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 218.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_2' (Server/LZW_new.cpp:221) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:205) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (Server/LZW_new.cpp:269) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:205) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:203) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'compress_size' (Server/LZW_new.cpp:294) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:275), detected/extracted 6 process function(s): 
	 'hardware_encoding.entry9'
	 'Block_.split2_proc'
	 'read_input'
	 'computing'
	 'write_output'
	 'Block_.split28_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 244.059 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 300.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'hardware_encoding.entry9' to 'hardware_encoding_entry9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split28_proc' to 'Block_split28_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 301.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 301.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 301.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 302.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 303.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 304.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_221_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_236_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 305.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 307.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 308.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 308.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 308.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 308.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 309.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 309.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding_entry9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 309.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 311.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 315.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 322.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 331.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 333.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.127 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:295:7
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:301:4
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Server/LZW_new.cpp
WARNING: [HLS 207-5301] unused parameter 'compress_size': Server/LZW_new.cpp:268:61
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.89 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.44 seconds; current allocated memory: 209.511 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:231:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:248:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:238:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:242:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, int*, unsigned short*)' (Server/LZW_new.cpp:270:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:285:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:286:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:289:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:213:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on port 'HP3' (Server/LZW_new.cpp:269:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.86 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.38 seconds; current allocated memory: 211.994 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.995 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.941 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_2' (Server/LZW_new.cpp:221) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:205) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:205) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:203) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'compress_size' (Server/LZW_new.cpp:294) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:275), detected/extracted 6 process function(s): 
	 'hardware_encoding.entry7'
	 'Block_.split2_proc'
	 'read_input'
	 'computing'
	 'write_output'
	 'Block_.split27_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 244.117 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 300.845 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'hardware_encoding.entry7' to 'hardware_encoding_entry7'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split27_proc' to 'Block_split27_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding_entry7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 301.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 301.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 302.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 303.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 304.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_221_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_236_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 305.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 307.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 308.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 308.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split27_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 308.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 308.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 309.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 309.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding_entry7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding_entry7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 309.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 311.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 315.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 322.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 331.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split27_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split27_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 333.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: Server/LZW_new.cpp:300:4
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:295:7
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:302:4
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.33 seconds; current allocated memory: 209.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:231:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:248:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:238:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:242:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, int, unsigned short*)' (Server/LZW_new.cpp:270:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:285:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:286:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:289:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:213:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, int*, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_269_1'(Server/LZW_new.cpp:269:20) has been inferred on port 'HP3' (Server/LZW_new.cpp:269:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.42 seconds; current allocated memory: 211.917 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.918 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 216.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 218.857 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (Server/LZW_new.cpp:269) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_2' (Server/LZW_new.cpp:221) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:205) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:205) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:203) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'compress_size' (Server/LZW_new.cpp:294) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:275), detected/extracted 6 process function(s): 
	 'hardware_encoding.entry7'
	 'Block_.split2_proc'
	 'read_input'
	 'computing'
	 'write_output'
	 'Block_.split28_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 244.057 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 300.822 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'hardware_encoding.entry7' to 'hardware_encoding_entry7'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split28_proc' to 'Block_split28_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding_entry7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 301.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 301.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 302.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 303.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 304.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_221_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_236_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 305.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 307.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 308.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 308.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 308.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 308.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 309.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 309.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding_entry7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding_entry7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 309.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 311.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 315.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 322.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 331.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 333.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:305:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.43 seconds; current allocated memory: 209.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:231:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:263:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:248:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:238:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:242:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:291:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:295:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:213:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.39 seconds; current allocated memory: 211.913 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.915 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 216.025 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 218.822 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_2' (Server/LZW_new.cpp:221) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:227) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:227) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:203) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:281), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 243.901 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 290.970 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 291.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 293.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_221_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_236_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 295.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 297.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 298.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 298.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 298.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 298.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 299.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 299.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 301.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 304.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 311.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 321.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'compress_size' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 323.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 325.886 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split25_proc_U0_U(hardware_encoding_start_for_Block_split25_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.44 seconds; current allocated memory: 337.056 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.04 seconds. CPU system time: 0.6 seconds. Elapsed time: 20.61 seconds; current allocated memory: 338.812 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:307:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.34 seconds; current allocated memory: 209.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:231:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:265:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:249:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:238:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:243:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:272:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:293:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:294:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:297:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:213:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.34 seconds; current allocated memory: 211.915 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.916 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 218.825 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (Server/LZW_new.cpp:271) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_2' (Server/LZW_new.cpp:221) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:227) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:227) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:203) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:283), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split14_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 243.948 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 291.029 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split14_proc' to 'Block_split14_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 291.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 293.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_221_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_236_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 296.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 298.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 298.271 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:303:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.83 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.35 seconds; current allocated memory: 209.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:231:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:249:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:238:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:243:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:271:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:289:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:290:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:293:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:213:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_270_1'(Server/LZW_new.cpp:270:20) has been inferred on port 'HP3' (Server/LZW_new.cpp:270:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.35 seconds; current allocated memory: 211.947 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.948 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.057 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_270_1' (Server/LZW_new.cpp:270) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_2' (Server/LZW_new.cpp:221) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:227) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:227) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:203) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:279), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split14_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 243.969 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 291.032 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split14_proc' to 'Block_split14_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 291.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 293.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_221_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_236_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 296.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 298.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_270_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 298.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 298.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 298.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 299.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 299.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 299.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 301.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 304.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 312.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 321.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split14_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 323.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 325.624 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'compress_size_channel_U(hardware_encoding_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.25 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.04 seconds; current allocated memory: 336.747 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.22 seconds. CPU system time: 0.61 seconds. Elapsed time: 21.14 seconds; current allocated memory: 338.596 MB.
INFO: [HLS 200-112] Total CPU user time: 16.7 seconds. Total CPU system time: 0.97 seconds. Total elapsed time: 24.19 seconds; peak allocated memory: 336.747 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:307:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.84 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.35 seconds; current allocated memory: 209.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:231:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:265:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:235:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:249:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:238:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:243:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:272:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:293:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:294:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:297:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:213:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.32 seconds; current allocated memory: 211.915 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.916 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.026 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 218.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (Server/LZW_new.cpp:271) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (Server/LZW_new.cpp:213) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_2' (Server/LZW_new.cpp:221) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:227) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_236_3' (Server/LZW_new.cpp:227) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:203) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:283), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split14_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 243.946 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:223:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:225:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 291.036 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split14_proc' to 'Block_split14_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 291.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 293.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_221_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_236_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 296.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 298.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 298.279 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:299:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:304:4
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.82 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.36 seconds; current allocated memory: 209.498 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:268:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:290:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:291:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:294:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.37 seconds; current allocated memory: 211.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.915 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:305:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.38 seconds; current allocated memory: 209.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:269:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:291:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:295:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.38 seconds; current allocated memory: 211.913 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.915 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.024 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 218.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:281), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 243.896 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 290.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 291.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 292.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 293.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 295.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 297.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 298.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 298.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 298.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 298.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 299.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 299.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 301.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 304.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 311.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 321.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'compress_size' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 323.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 325.885 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split25_proc_U0_U(hardware_encoding_start_for_Block_split25_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 6 seconds; current allocated memory: 337.053 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.25 seconds. CPU system time: 0.57 seconds. Elapsed time: 21.34 seconds; current allocated memory: 338.808 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:306:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.83 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.44 seconds; current allocated memory: 209.482 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:296:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.28 seconds; current allocated memory: 211.913 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 216.025 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.819 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:282), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 243.905 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 290.970 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 291.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 292.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 293.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 294.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 295.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 297.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 298.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 298.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 298.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 298.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 299.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 299.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 301.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 304.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 311.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 321.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'compress_size' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 323.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 325.888 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split25_proc_U0_U(hardware_encoding_start_for_Block_split25_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.21 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.67 seconds; current allocated memory: 337.059 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.17 seconds. CPU system time: 0.69 seconds. Elapsed time: 23.27 seconds; current allocated memory: 338.815 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:306:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.84 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.55 seconds; current allocated memory: 209.517 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:296:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.92 seconds; current allocated memory: 211.955 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 216.065 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 218.857 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:282), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 243.942 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 291.013 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 291.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 292.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 293.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 294.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 295.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 297.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 298.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 298.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 298.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 299.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 299.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 301.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 304.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 312.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 321.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'compress_size' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 323.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 325.979 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split25_proc_U0_U(hardware_encoding_start_for_Block_split25_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.33 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.43 seconds; current allocated memory: 337.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.43 seconds. CPU system time: 0.62 seconds. Elapsed time: 27.53 seconds; current allocated memory: 338.893 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:306:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.7 seconds; current allocated memory: 209.517 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:296:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.93 seconds; current allocated memory: 211.955 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 216.065 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 218.857 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:282), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 243.945 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 291.013 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 291.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 292.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 293.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 294.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 295.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 297.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 298.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 298.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 298.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 299.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 299.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 299.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 301.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 304.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 312.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 321.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'compress_size' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 323.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 325.976 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split25_proc_U0_U(hardware_encoding_start_for_Block_split25_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.8 seconds; current allocated memory: 337.135 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.32 seconds. CPU system time: 0.51 seconds. Elapsed time: 28.37 seconds; current allocated memory: 338.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:306:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.7 seconds; current allocated memory: 209.518 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:296:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.82 seconds; current allocated memory: 211.955 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 216.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 218.859 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:282), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 243.940 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 291.010 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 291.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 292.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 293.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 294.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 295.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 297.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 298.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 298.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 298.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 299.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 299.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 301.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 304.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 312.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 321.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'compress_size' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 323.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 325.980 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split25_proc_U0_U(hardware_encoding_start_for_Block_split25_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.27 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.57 seconds; current allocated memory: 337.138 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.39 seconds. CPU system time: 0.58 seconds. Elapsed time: 25.69 seconds; current allocated memory: 338.894 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:306:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.21 seconds; current allocated memory: 209.518 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:296:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.93 seconds; current allocated memory: 211.955 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 216.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 218.859 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:282), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 243.938 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 291.011 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 291.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 292.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 293.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 294.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 295.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 297.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 298.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 298.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 298.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 299.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 299.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 299.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 301.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 304.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 312.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 321.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'compress_size' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 323.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 325.980 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split25_proc_U0_U(hardware_encoding_start_for_Block_split25_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.27 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.69 seconds; current allocated memory: 337.138 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.42 seconds. CPU system time: 0.58 seconds. Elapsed time: 26.07 seconds; current allocated memory: 338.893 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:305:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.84 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.62 seconds; current allocated memory: 209.518 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:291:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:295:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.63 seconds; current allocated memory: 211.954 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 216.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.863 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:282), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 243.463 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226:9) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 289.036 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 289.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 290.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 291.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 292.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
WARNING: [HLS 200-871] Estimated clock period (5.17677ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'computing' consists of the following:	fifo read on port 'input_r' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [84]  (2.43 ns)
	blocking operation 2.74 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 292.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 293.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 294.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 294.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:305:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.88 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.58 seconds; current allocated memory: 209.518 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:291:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:295:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.84 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.51 seconds; current allocated memory: 211.954 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.063 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.858 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:282), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 243.944 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 291.006 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 291.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 292.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 293.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 294.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 295.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 297.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 298.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 298.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 298.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 299.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 299.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 299.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 301.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 304.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 312.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 321.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'compress_size' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 323.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 325.977 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split25_proc_U0_U(hardware_encoding_start_for_Block_split25_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.28 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.88 seconds; current allocated memory: 337.136 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.47 seconds. CPU system time: 0.59 seconds. Elapsed time: 21.86 seconds; current allocated memory: 338.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:305:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.44 seconds; current allocated memory: 209.517 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:291:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:295:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.6 seconds; current allocated memory: 211.955 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 216.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.866 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:282), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 243.475 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226:9) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 289.044 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 289.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 290.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 291.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 292.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
WARNING: [HLS 200-871] Estimated clock period (5.17677ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'computing' consists of the following:	fifo read on port 'input_r' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [84]  (2.43 ns)
	blocking operation 2.74 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 292.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 293.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 294.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 294.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.171 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Server/LZW_new.cpp:305:4
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Server/LZW_new.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.83 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.48 seconds; current allocated memory: 209.519 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:192:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, int*, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:230:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:262:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:247:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:237:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:241:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:270:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:291:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:292:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*, int*, int*)' (Server/LZW_new.cpp:295:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212:26) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:212:26)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (Server/LZW_new.cpp:199:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.02 seconds; current allocated memory: 211.954 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.955 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 216.064 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 218.860 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (Server/LZW_new.cpp:193) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (Server/LZW_new.cpp:212) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (Server/LZW_new.cpp:220) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:226) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:202) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:282), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'Block_.split25_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 243.942 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:215:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:216:29)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:222:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:224:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 291.006 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split25_proc' to 'Block_split25_proc'.
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 291.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 293.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 294.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 295.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 297.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 298.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 298.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 298.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 299.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 299.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 299.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 301.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 304.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 312.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 321.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'compress_size' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 323.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/HP0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/lzw_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'lzw_size', 'input_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 325.980 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_hash_table_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_computing_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(hardware_encoding_fifo_w8_d75_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputsize_stream_U(hardware_encoding_fifo_w32_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lzw_size_c_U(hardware_encoding_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(hardware_encoding_fifo_w16_d75_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computing_U0_U(hardware_encoding_start_for_computing_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split25_proc_U0_U(hardware_encoding_start_for_Block_split25_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.17 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.72 seconds; current allocated memory: 337.139 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.08 seconds. CPU system time: 0.65 seconds. Elapsed time: 24.51 seconds; current allocated memory: 338.895 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.81 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.46 seconds; current allocated memory: 209.514 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:216:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:273:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:258:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:249:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:282:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:310:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:313:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_228_3' (Server/LZW_new.cpp:228:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:228:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:210:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:210:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_203_2'(Server/LZW_new.cpp:203:21) has been inferred on port 'HP1' (Server/LZW_new.cpp:203:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.53 seconds; current allocated memory: 211.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.966 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 216.019 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 218.700 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_2' (Server/LZW_new.cpp:203) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_2' (Server/LZW_new.cpp:218) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_228_3' (Server/LZW_new.cpp:228) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_4' (Server/LZW_new.cpp:235) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_246_5' (Server/LZW_new.cpp:241) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_246_5' (Server/LZW_new.cpp:241) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:224) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:302), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 244.044 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_279_1' (Server/LZW_new.cpp:280:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_213_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:219:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:231:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:232:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:238:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:239:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 281.537 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_203_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 282.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 282.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 283.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 284.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_218_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_228_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_228_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_235_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_246_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_246_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 286.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 288.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_281_2'
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.32 seconds; current allocated memory: 209.514 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:228:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:287:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:229:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:233:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:263:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:298:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:326:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:329:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_242_3' (Server/LZW_new.cpp:242:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:242:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:222:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.24 seconds; current allocated memory: 212.050 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 215.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_297_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_2' (Server/LZW_new.cpp:232) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_3' (Server/LZW_new.cpp:242) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_4' (Server/LZW_new.cpp:249) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_5' (Server/LZW_new.cpp:255) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_5' (Server/LZW_new.cpp:255) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:238) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:318), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 239.075 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (Server/LZW_new.cpp:295:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:233:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:245:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:246:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:251:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:252:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:253:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 275.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 276.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 276.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 277.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln230) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_232_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_242_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_249_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_260_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_260_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 280.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 282.347 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.170 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.15 seconds; current allocated memory: 209.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:228:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:287:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:229:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:233:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:263:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:298:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:326:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:329:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_242_3' (Server/LZW_new.cpp:242:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:242:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:222:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.41 seconds; current allocated memory: 212.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.053 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.774 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 215.538 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_297_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_2' (Server/LZW_new.cpp:232) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_3' (Server/LZW_new.cpp:242) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_4' (Server/LZW_new.cpp:249) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_5' (Server/LZW_new.cpp:255) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_5' (Server/LZW_new.cpp:255) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:238) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:318), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 239.064 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (Server/LZW_new.cpp:295:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:233:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:245:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:246:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:251:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:252:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:253:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 275.177 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 276.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 276.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 277.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 278.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln230) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_232_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_242_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_249_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_260_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_260_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 280.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 282.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.47 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:280:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:220:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:265:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:224:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:256:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:288:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:315:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:318:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_233_3' (Server/LZW_new.cpp:233:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:233:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:213:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:213:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.12 seconds; current allocated memory: 212.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.028 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 214.784 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 215.558 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_2' (Server/LZW_new.cpp:223) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_233_3' (Server/LZW_new.cpp:233) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_4' (Server/LZW_new.cpp:240) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_252_5' (Server/LZW_new.cpp:246) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_252_5' (Server/LZW_new.cpp:246) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:229) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:307), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 239.129 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_286_1' (Server/LZW_new.cpp:286:28) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_216_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 8192 on port 'HP3' (Server/LZW_new.cpp:289:21). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:224:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:236:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:237:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:242:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:243:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:244:36)
INFO: [HLS 200-472] Inferring partial write operation for 'size' (Server/LZW_new.cpp:251:12)
INFO: [HLS 200-472] Inferring partial write operation for 'size' (Server/LZW_new.cpp:255:13)
INFO: [HLS 200-472] Inferring partial write operation for 'size' (Server/LZW_new.cpp:264:14)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 275.307 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 276.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 276.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 277.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 278.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln221) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_223_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_233_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_233_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_240_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_252_5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.56 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.19 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:220:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:265:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:224:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:256:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:288:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:315:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:318:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_233_3' (Server/LZW_new.cpp:233:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:233:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:213:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:213:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.36 seconds; current allocated memory: 212.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.013 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.736 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 215.504 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_2' (Server/LZW_new.cpp:223) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_233_3' (Server/LZW_new.cpp:233) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_4' (Server/LZW_new.cpp:240) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_252_5' (Server/LZW_new.cpp:246) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_252_5' (Server/LZW_new.cpp:246) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:229) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:307), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 239.064 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_286_1' (Server/LZW_new.cpp:286:28) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_216_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 8192 on port 'HP3' (Server/LZW_new.cpp:289:21). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:224:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:236:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:237:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:242:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:243:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:244:36)
INFO: [HLS 200-472] Inferring partial write operation for 'size' (Server/LZW_new.cpp:251:12)
INFO: [HLS 200-472] Inferring partial write operation for 'size' (Server/LZW_new.cpp:255:13)
INFO: [HLS 200-472] Inferring partial write operation for 'size' (Server/LZW_new.cpp:264:14)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 275.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 276.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 276.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 277.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln221) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_223_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_233_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_233_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_240_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_252_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 280.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.47 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:218:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:279:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:264:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:223:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:255:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:288:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:319:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:322:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_232_3' (Server/LZW_new.cpp:232:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:232:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.72 seconds; current allocated memory: 211.995 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.720 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 215.483 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_2' (Server/LZW_new.cpp:222) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_3' (Server/LZW_new.cpp:232) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_239_4' (Server/LZW_new.cpp:239) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_5' (Server/LZW_new.cpp:245) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_251_5' (Server/LZW_new.cpp:245) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:228) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:311), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 239.015 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_285_1' (Server/LZW_new.cpp:286:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:223:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:235:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:236:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:241:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:242:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:243:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 275.154 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 276.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 276.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 277.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 278.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_222_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_222_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_232_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_239_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_251_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_251_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 280.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 282.323 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.14 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:218:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:282:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:267:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:226:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:258:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:291:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:322:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:325:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:235:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:235:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.26 seconds; current allocated memory: 211.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.997 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.721 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 215.481 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_2' (Server/LZW_new.cpp:225) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:235) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_4' (Server/LZW_new.cpp:242) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_254_5' (Server/LZW_new.cpp:248) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_254_5' (Server/LZW_new.cpp:248) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:231) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:314), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 239.017 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_288_1' (Server/LZW_new.cpp:289:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:238:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:239:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:244:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:245:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:246:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 275.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 276.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 276.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 277.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_225_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_242_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_242_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_254_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 280.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 282.321 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.56 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.13 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:218:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:282:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:267:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:226:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:258:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:291:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:322:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:325:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:235:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:235:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.59 seconds; current allocated memory: 211.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.997 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 214.721 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 215.481 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_2' (Server/LZW_new.cpp:225) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_3' (Server/LZW_new.cpp:235) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_4' (Server/LZW_new.cpp:242) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_254_5' (Server/LZW_new.cpp:248) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_254_5' (Server/LZW_new.cpp:248) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:231) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:314), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 239.017 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_288_1' (Server/LZW_new.cpp:289:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:238:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:239:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:244:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:245:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:246:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 275.159 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 276.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 276.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 277.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_225_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_235_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_242_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_242_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_254_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 280.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 282.325 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.89 seconds; current allocated memory: 209.463 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:218:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:281:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:266:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:225:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:257:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:290:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:318:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:321:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:234:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.57 seconds; current allocated memory: 211.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.997 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.718 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 215.481 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_289_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_4' (Server/LZW_new.cpp:241) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:230) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:310), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 239.023 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_1' (Server/LZW_new.cpp:288:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:225:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:237:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:238:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:243:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:244:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:245:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 275.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 276.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 276.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 277.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_224_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_234_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_241_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_253_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 280.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 282.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.96 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:218:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:281:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:266:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:225:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:257:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:290:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:318:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:321:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:234:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.82 seconds; current allocated memory: 211.995 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 214.720 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 215.480 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_289_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_4' (Server/LZW_new.cpp:241) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:230) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:310), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 239.021 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_1' (Server/LZW_new.cpp:288:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:225:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:237:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:238:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:243:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:244:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:245:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 275.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 276.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 276.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 277.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 278.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_224_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_234_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_241_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_253_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 280.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 282.323 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.117 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.56 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:218:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:281:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:266:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:225:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:257:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:290:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:318:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:321:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:234:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.84 seconds; current allocated memory: 211.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.997 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.721 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 215.483 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_289_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_4' (Server/LZW_new.cpp:241) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:230) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:310), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 239.020 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_1' (Server/LZW_new.cpp:288:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:225:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:237:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:238:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:243:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:244:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:245:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 275.157 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 276.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 276.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 277.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 278.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_224_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_234_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_241_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_253_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 280.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 282.327 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.08 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:218:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:281:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:266:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:225:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:257:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:290:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:318:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:321:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:234:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.3 seconds; current allocated memory: 211.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.997 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.721 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 215.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_289_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_4' (Server/LZW_new.cpp:241) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:230) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:310), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 239.020 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_1' (Server/LZW_new.cpp:288:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:225:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:237:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:238:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:243:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:244:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:245:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 275.163 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 276.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 276.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 277.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 278.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_224_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_234_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_241_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_253_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 280.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 282.330 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/l/lize1/ese532_final/project/hardware_encoding.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.118 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.56 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.28 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:204:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:207:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Server/LZW_new.cpp:205:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:218:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:281:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:219:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:266:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:225:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:257:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'write_output(hls::stream<unsigned short, 0>&, unsigned short*)' (Server/LZW_new.cpp:290:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:320:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'hardware_encoding(unsigned char*, unsigned short*)' (Server/LZW_new.cpp:323:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (Server/LZW_new.cpp:148:23) in function 'assoc_lookup' completely with a factor of 64 (Server/LZW_new.cpp:148:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234:22) in function 'computing' partially with a factor of 2 (Server/LZW_new.cpp:234:22)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long (*) [32768], unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long (*) [32768], unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long (*) [32768], assoc_mem*, unsigned int, bool*, unsigned int*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long (*) [32768], assoc_mem*, unsigned int, unsigned int, bool*)' into 'computing(hls::stream<unsigned char, 0>&, hls::stream<unsigned short, 0>&)' (Server/LZW_new.cpp:212:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Server/LZW_new.cpp:299:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.52 seconds; current allocated memory: 211.998 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.999 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.724 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 215.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Server/LZW_new.cpp:206) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_289_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_2' (Server/LZW_new.cpp:224) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_3' (Server/LZW_new.cpp:234) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_4' (Server/LZW_new.cpp:241) in function 'computing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_253_5' (Server/LZW_new.cpp:247) in function 'computing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_1' (Server/LZW_new.cpp:22) in function 'computing' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'hash_table' (Server/LZW_new.cpp:230) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hardware_encoding' (Server/LZW_new.cpp:312), detected/extracted 3 process function(s): 
	 'read_input5'
	 'computing'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'read_input5' (Server/LZW_new.cpp:174:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 239.030 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_1' (Server/LZW_new.cpp:288:7) in function 'write_output' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_1' (Server/LZW_new.cpp:199:28) in function 'read_input5' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'computing' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_chunk' (Server/LZW_new.cpp:225:19)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:237:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:238:22)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:243:36)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:244:37)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:245:36)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[0]' (Server/LZW_new.cpp:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table[1]' (Server/LZW_new.cpp:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:121:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:123:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/LZW_new.cpp:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 275.161 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_206_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 276.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 276.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 277.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 278.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_224_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_234_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_241_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln119', Server/LZW_new.cpp:119)) in the first pipeline iteration (II = 15 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_253_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 280.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
