#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  4 12:26:27 2022
# Process ID: 6509
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/nn1/nn/nn.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7214.109 ; gain = 69.324 ; free physical = 25185 ; free virtual = 30796
open_bd_design {/home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd}
Reading block design file </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:hls:forward_fcc:1.0 - forward_fcc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <fwd_fcc_test> from block design file </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7440.934 ; gain = 0.000 ; free physical = 24982 ; free virtual = 30697
update_compile_order -fileset sources_1
INFO: [Coretcl 2-12] '/processing_system7_0' selected.
INFO: [Coretcl 2-12] '/forward_fcc_0/m_axi_gmem' selected.
INFO: [Coretcl 2-12] '/forward_fcc_0' selected.
INFO: [Coretcl 2-12] '/processing_system7_0' selected.
INFO: [Coretcl 2-12] '/processing_system7_0/M_AXI_GP0' selected.
INFO: [Coretcl 2-12] '/processing_system7_0' selected.
INFO: [Coretcl 2-12] '/processing_system7_0/M_AXI_GP0' selected.
INFO: [Coretcl 2-12] '/forward_fcc_0' selected.
INFO: [Coretcl 2-12] '/forward_fcc_0/m_axi_gmem' selected.
INFO: [Coretcl 2-12] '/processing_system7_0/S_AXI_HP0' selected.
INFO: [Coretcl 2-12] '/forward_fcc_0/m_axi_gmem' selected.
INFO: [Coretcl 2-12] '/forward_fcc_0/m_axi_gmem' selected.
INFO: [Coretcl 2-12] '/forward_fcc_0' selected.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP0_ACLK is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets forward_fcc_0_m_axi_gmem] [get_bd_cells ps7_0_axi_periph] [get_bd_cells axi_mem_intercon]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] fwd_fcc_test_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] fwd_fcc_test_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {2.5 1184 -9} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/forward_fcc_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/forward_fcc_0/Data_m_axi_gmem' at <0xC000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/forward_fcc_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins forward_fcc_0/s_axi_CTRL]
endgroup
regenerate_bd_layout
set_property offset 0xC0000000 [get_bd_addr_segs {forward_fcc_0/Data_m_axi_gmem/SEG_axi_bram_ctrl_0_Mem0}]
reset_run fwd_fcc_test_processing_system7_0_0_synth_1
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/ui/bd_b1549e37.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/sim/fwd_fcc_test.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hdl/fwd_fcc_test_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_axi_smc_0/bd_0/hw_handoff/fwd_fcc_test_axi_smc_0.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_axi_smc_0/bd_0/hw_handoff/fwd_fcc_test_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_axi_smc_0/bd_0/synth/fwd_fcc_test_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_2/fwd_fcc_test_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_axi_bram_ctrl_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_axi_smc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_rst_ps7_0_100M_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_pc_2, cache-ID = 63fe06e46bd5fc87; cache size = 23.260 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_axi_bram_ctrl_0_0, cache-ID = dd5a9307c17d2436; cache size = 23.260 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_axi_bram_ctrl_0_bram_0, cache-ID = cfb7095f8a5c6359; cache size = 23.260 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_rst_ps7_0_100M_1, cache-ID = 981f6ca5d8193852; cache size = 23.260 MB.
[Wed May  4 15:51:26 2022] Launched fwd_fcc_test_processing_system7_0_0_synth_1, fwd_fcc_test_axi_smc_0_synth_1...
Run output will be captured here:
fwd_fcc_test_processing_system7_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_processing_system7_0_0_synth_1/runme.log
fwd_fcc_test_axi_smc_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_axi_smc_0_synth_1/runme.log
[Wed May  4 15:51:26 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 8911.859 ; gain = 62.793 ; free physical = 18239 ; free virtual = 26602
launch_runs impl_1 -jobs 10
[Wed May  4 15:52:57 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8927.922 ; gain = 0.000 ; free physical = 17480 ; free virtual = 26171
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 9535.621 ; gain = 0.000 ; free physical = 16864 ; free virtual = 25584
Restored from archive | CPU: 0.370000 secs | Memory: 7.151207 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 9535.621 ; gain = 0.000 ; free physical = 16864 ; free virtual = 25584
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9535.621 ; gain = 0.000 ; free physical = 16865 ; free virtual = 25585
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 23 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 9786.719 ; gain = 858.797 ; free physical = 16703 ; free virtual = 25448
open_bd_design {/home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd}
startgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets forward_fcc_0_m_axi_gmem] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells axi_bram_ctrl_0] [get_bd_cells axi_smc] [get_bd_cells axi_bram_ctrl_0_bram] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/forward_fcc_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins forward_fcc_0/s_axi_CTRL]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/forward_fcc_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/forward_fcc_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
endgroup
regenerate_bd_layout
reset_run fwd_fcc_test_processing_system7_0_0_synth_1
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/ui/bd_b1549e37.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/sim/fwd_fcc_test.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hdl/fwd_fcc_test_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_3/fwd_fcc_test_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_4/fwd_fcc_test_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_0/fwd_fcc_test_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_rst_ps7_0_100M_2
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_pc_3, cache-ID = 63fe06e46bd5fc87; cache size = 28.998 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_pc_4, cache-ID = 51ec1e6237b420f5; cache size = 28.998 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_us_0, cache-ID = 728c8566e9b913d7; cache size = 28.998 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_processing_system7_0_0, cache-ID = 8816140c590ebb0e; cache size = 28.998 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_rst_ps7_0_100M_2, cache-ID = 981f6ca5d8193852; cache size = 28.998 MB.
[Wed May  4 16:02:21 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 9955.816 ; gain = 28.902 ; free physical = 17509 ; free virtual = 26053
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] fwd_fcc_test_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] fwd_fcc_test_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/forward_fcc_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/forward_fcc_0/Data_m_axi_gmem' at <0xC000_0000 [ 8K ]>.
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_cdma_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/M_AXI]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_cdma_0/Data' at <0x0000_0000 [ 512M ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_cdma_0/Data' at <0xC000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x44A0_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
INFO: [Coretcl 2-12] '/axi_cdma_0/M_AXI' selected.
INFO: [Coretcl 2-12] '/axi_cdma_0/M_AXI' selected.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:backward_fcc:1.0 backward_fcc_0
endgroup
set_property location {3 976 -69} [get_bd_cells backward_fcc_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_cdma_0_M_AXI] [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_intf_nets forward_fcc_0_m_axi_gmem] [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv_fwd:1.0 conv_fwd_0
endgroup
set_property location {2 829 160} [get_bd_cells conv_fwd_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv_bckwd:1.0 conv_bckwd_0
endgroup
set_property location {2 859 -157} [get_bd_cells conv_bckwd_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:relu_bckwd:1.0 relu_bckwd_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:relu_fwd:1.0 relu_fwd_0
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0] [get_bd_cells axi_bram_ctrl_0_bram]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/backward_fcc_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins backward_fcc_0/s_axi_control]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/backward_fcc_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_bckwd_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins conv_bckwd_0/s_axi_CTRL]
Slave segment '/conv_bckwd_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_fwd_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins conv_fwd_0/s_axi_control]
Slave segment '/conv_fwd_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_fwd_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins conv_fwd_0/s_axi_CTRL]
Slave segment '/conv_fwd_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/forward_fcc_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins forward_fcc_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/forward_fcc_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_bckwd_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins relu_bckwd_0/s_axi_CTRL]
Slave segment '/relu_bckwd_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4005_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_fwd_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins relu_fwd_0/s_axi_CTRL]
Slave segment '/relu_fwd_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4006_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/backward_fcc_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins backward_fcc_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/backward_fcc_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_bckwd_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins conv_bckwd_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/conv_bckwd_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_fwd_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins conv_fwd_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/conv_fwd_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/relu_bckwd_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins relu_bckwd_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/relu_bckwd_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/relu_fwd_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins relu_fwd_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/relu_fwd_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/ui/bd_b1549e37.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/sim/fwd_fcc_test.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hdl/fwd_fcc_test_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_fcc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_fwd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_bckwd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_bckwd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_fwd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_0/fwd_fcc_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_0/fwd_fcc_test_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_1/fwd_fcc_test_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_2/fwd_fcc_test_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_3/fwd_fcc_test_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_4/fwd_fcc_test_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_5/fwd_fcc_test_auto_us_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_1/fwd_fcc_test_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_backward_fcc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_conv_bckwd_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_conv_fwd_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_relu_bckwd_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_relu_fwd_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_rst_ps7_0_100M_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_xbar_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_xbar_3
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 28.998 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_rst_ps7_0_100M_3, cache-ID = 981f6ca5d8193852; cache size = 28.998 MB.
[Thu May  5 14:58:29 2022] Launched fwd_fcc_test_auto_us_0_synth_1, fwd_fcc_test_xbar_3_synth_1, fwd_fcc_test_auto_us_1_synth_1, fwd_fcc_test_conv_fwd_0_0_synth_1, fwd_fcc_test_auto_us_3_synth_1, fwd_fcc_test_auto_us_4_synth_1, fwd_fcc_test_auto_us_2_synth_1, fwd_fcc_test_auto_us_5_synth_1, fwd_fcc_test_auto_pc_1_synth_1, fwd_fcc_test_relu_bckwd_0_0_synth_1, fwd_fcc_test_backward_fcc_0_0_synth_1, fwd_fcc_test_xbar_2_synth_1, fwd_fcc_test_relu_fwd_0_0_synth_1, fwd_fcc_test_conv_bckwd_0_0_synth_1...
Run output will be captured here:
fwd_fcc_test_auto_us_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_auto_us_0_synth_1/runme.log
fwd_fcc_test_xbar_3_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_xbar_3_synth_1/runme.log
fwd_fcc_test_auto_us_1_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_auto_us_1_synth_1/runme.log
fwd_fcc_test_conv_fwd_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_conv_fwd_0_0_synth_1/runme.log
fwd_fcc_test_auto_us_3_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_auto_us_3_synth_1/runme.log
fwd_fcc_test_auto_us_4_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_auto_us_4_synth_1/runme.log
fwd_fcc_test_auto_us_2_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_auto_us_2_synth_1/runme.log
fwd_fcc_test_auto_us_5_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_auto_us_5_synth_1/runme.log
fwd_fcc_test_auto_pc_1_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_auto_pc_1_synth_1/runme.log
fwd_fcc_test_relu_bckwd_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_relu_bckwd_0_0_synth_1/runme.log
fwd_fcc_test_backward_fcc_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_backward_fcc_0_0_synth_1/runme.log
fwd_fcc_test_xbar_2_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_xbar_2_synth_1/runme.log
fwd_fcc_test_relu_fwd_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_relu_fwd_0_0_synth_1/runme.log
fwd_fcc_test_conv_bckwd_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_conv_bckwd_0_0_synth_1/runme.log
[Thu May  5 14:58:30 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 10644.371 ; gain = 343.906 ; free physical = 15614 ; free virtual = 25036
launch_runs impl_1 -jobs 10
[Thu May  5 15:02:53 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/impl_1/runme.log
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_intf_nets ps7_0_axi_periph_M06_AXI] [get_bd_intf_nets relu_fwd_0_m_axi_gmem] [get_bd_intf_nets relu_bckwd_0_m_axi_gmem] [get_bd_cells relu_bckwd_0] [get_bd_cells relu_fwd_0]
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/ui/bd_b1549e37.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/sim/fwd_fcc_test.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hdl/fwd_fcc_test_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_0/fwd_fcc_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_0/fwd_fcc_test_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_1/fwd_fcc_test_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_2/fwd_fcc_test_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_3/fwd_fcc_test_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_1/fwd_fcc_test_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_xbar_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_xbar_3
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 60.214 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_pc_1, cache-ID = 67652d8bb4ba1775; cache size = 60.214 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 60.214 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 60.214 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 60.214 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_us_3, cache-ID = d0f923f3e1090939; cache size = 60.214 MB.
[Thu May  5 15:09:35 2022] Launched fwd_fcc_test_xbar_3_synth_1, fwd_fcc_test_xbar_2_synth_1...
Run output will be captured here:
fwd_fcc_test_xbar_3_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_xbar_3_synth_1/runme.log
fwd_fcc_test_xbar_2_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_xbar_2_synth_1/runme.log
[Thu May  5 15:09:35 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 10777.602 ; gain = 0.000 ; free physical = 15518 ; free virtual = 25045
launch_runs impl_1 -jobs 10
[Thu May  5 15:11:14 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/conv_bckwd/solution1/impl/ip/component.xml. It will be created.
close_project
create_project nn_v2 /home/anubhav/xilinx_projects/nn_v2/nn_v2 -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "nn"
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0
endgroup
set_property location {0.5 -62 -237} [get_bd_cells fcc_combined_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/fcc_combined_0/s_axi_CRTL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/s_axi_CRTL_BUS]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/fcc_combined_0/s_axi_CRTL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/fcc_combined/solution1/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/fcc_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip [get_ips  nn_fcc_combined_0_0] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd'
INFO: [IP_Flow 19-3422] Upgraded nn_fcc_combined_0_0 (Fcc_combined 1.0) from revision 2112493087 to revision 2112493294
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'b'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'db_i'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'db_o'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'dw_i'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'dw_o'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'dx'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'dy'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'w'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'x'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'y'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'b_PORTA' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'db_PORTA' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'db_PORTB' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'dw_PORTA' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'dx_PORTA' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'dy_PORTA' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'w_PORTA' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'x_PORTA' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'y_PORTA' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'nn_fcc_combined_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'b'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_i'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_o'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_o_ap_vld'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_i'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_o'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_o_ap_vld'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dx'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dx_ap_vld'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dy'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'w'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'x'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'y'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'y_ap_vld'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'b_Addr_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'b_Clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'b_Din_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'b_Dout_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'b_EN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'b_Rst_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'b_WEN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Addr_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Addr_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Clk_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Din_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Din_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Dout_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Dout_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_EN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_EN_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Rst_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_Rst_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_WEN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'db_WEN_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dw_Addr_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dw_Clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dw_Din_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dw_Dout_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dw_EN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dw_Rst_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dw_WEN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dx_Addr_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dx_Clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dx_Din_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dx_Dout_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dx_EN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dx_Rst_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dx_WEN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Addr_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Din_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Dout_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_EN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Rst_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_WEN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Addr_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Din_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Dout_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_EN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Rst_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_WEN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'x_Addr_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'x_Clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'x_Din_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'x_Dout_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'x_EN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'x_Rst_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'x_WEN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_Addr_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_Clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_Din_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_Dout_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_EN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_Rst_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_WEN_A'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'nn_fcc_combined_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'nn_fcc_combined_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips nn_fcc_combined_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/sim/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hdl/nn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_combined_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_0/nn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 10777.602 ; gain = 0.000 ; free physical = 12944 ; free virtual = 23696
catch { config_ip_cache -export [get_ips -all nn_fcc_combined_0_0] }
catch { config_ip_cache -export [get_ips -all nn_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all nn_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_fcc_combined_0_0_synth_1 nn_processing_system7_0_0_synth_1 nn_rst_ps7_0_100M_0_synth_1 nn_auto_pc_0_synth_1 -jobs 10
[Fri May  6 15:34:49 2022] Launched nn_fcc_combined_0_0_synth_1, nn_processing_system7_0_0_synth_1, nn_rst_ps7_0_100M_0_synth_1, nn_auto_pc_0_synth_1...
Run output will be captured here:
nn_fcc_combined_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_0_synth_1/runme.log
nn_processing_system7_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_processing_system7_0_0_synth_1/runme.log
nn_rst_ps7_0_100M_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_rst_ps7_0_100M_0_synth_1/runme.log
nn_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/fcc_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:fcc_combined:1.0 [get_ips  nn_fcc_combined_0_0] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd'
INFO: [IP_Flow 19-3422] Upgraded nn_fcc_combined_0_0 (Fcc_combined 1.0) from revision 2112493294 to revision 2112493302
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'db_PORTB'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'nn_fcc_combined_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Addr_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Clk_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Din_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Dout_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_EN_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Rst_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_WEN_B'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'nn_fcc_combined_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'nn_fcc_combined_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips nn_fcc_combined_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/sim/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hdl/nn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_combined_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_0/nn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.hwdef
catch { config_ip_cache -export [get_ips -all nn_fcc_combined_0_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 3.551 MB.
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_fcc_combined_0_0_synth_1 -jobs 10
[Fri May  6 15:43:06 2022] Launched nn_fcc_combined_0_0_synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/b_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/db_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/dw_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/w_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
endgroup
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets fcc_combined_0_w_PORTA] [get_bd_intf_nets fcc_combined_0_db_PORTA] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dw_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets fcc_combined_0_b_PORTA] [get_bd_cells fcc_combined_0_bram] [get_bd_cells fcc_combined_0_bram_0] [get_bd_cells fcc_combined_0_bram_2] [get_bd_cells fcc_combined_0_bram_1]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/fcc_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:fcc_combined:1.0 [get_ips  nn_fcc_combined_0_0] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd'
INFO: [IP_Flow 19-3422] Upgraded nn_fcc_combined_0_0 (Fcc_combined 1.0) from revision 2112493302 to revision 2112493363
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'b_PORTA'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'db_PORTA'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'dw_PORTA'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'w_PORTA'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_axi_gmem' (xilinx.com:interface:aximm:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's_axi_control' (xilinx.com:interface:aximm:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'nn_fcc_combined_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'b_Addr_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'b_Clk_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'b_Din_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'b_Dout_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'b_EN_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'b_Rst_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'b_WEN_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Addr_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Clk_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Din_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Dout_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_EN_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_Rst_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'db_WEN_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_Addr_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_Clk_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_Din_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_Dout_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_EN_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_Rst_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dw_WEN_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'w_Addr_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'w_Clk_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'w_Din_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'w_Dout_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'w_EN_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'w_Rst_A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'w_WEN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARBURST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARCACHE'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARLEN'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARLOCK'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARPROT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARQOS'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARREGION'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARSIZE'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_ARVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWBURST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWCACHE'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWLEN'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWLOCK'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWPROT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWQOS'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWREGION'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWSIZE'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_AWVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_BREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_BRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_BVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_RDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_RLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_RREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_RRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_RVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_WDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_WLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_WREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_WSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axi_gmem_WVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_ARADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_ARREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_ARVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_AWADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_AWREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_AWVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_BREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_BRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_BVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'nn_fcc_combined_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5892] Upgrade has added address block 's_axi_control/Reg'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'nn_fcc_combined_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'nn_fcc_combined_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips nn_fcc_combined_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/sim/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hdl/nn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_combined_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_0/nn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.hwdef
catch { config_ip_cache -export [get_ips -all nn_fcc_combined_0_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 5.142 MB.
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_fcc_combined_0_0_synth_1 -jobs 10
[Fri May  6 16:44:40 2022] Launched nn_fcc_combined_0_0_synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/fcc_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/s_axi_control]
Slave segment '/fcc_combined_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
endgroup
regenerate_bd_layout
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_combined_0_bram_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_combined_0_bram]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_combined_0_bram_2]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_combined_0_bram_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] nn_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] nn_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
report_ip_status -name ip_status 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_combined_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_combined_0_bram_0" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 8K ]>.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/fcc_combined_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/m_axi_gmem]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x4002_0000 [ 8K ]>.
Slave segment '/fcc_combined_0/s_axi_CRTL_BUS/Reg' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x4000_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /fcc_combined_0/s_axi_CRTL_BUS/Reg does not match the usage memory of address space /fcc_combined_0/Data_m_axi_gmem and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /fcc_combined_0/s_axi_CRTL_BUS/Reg from address space /fcc_combined_0/Data_m_axi_gmem.
Slave segment '/fcc_combined_0/s_axi_control/Reg' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x4001_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /fcc_combined_0/s_axi_control/Reg does not match the usage memory of address space /fcc_combined_0/Data_m_axi_gmem and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /fcc_combined_0/s_axi_control/Reg from address space /fcc_combined_0/Data_m_axi_gmem.
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] nn_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] nn_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_combined_0_bram_1" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_combined_0_bram_2" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4002_2000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x4002_2000 [ 8K ]>.
endgroup
regenerate_bd_layout
report_ip_status -name ip_status 
regenerate_bd_layout
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
make_wrapper -files [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_combined_0_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_0'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_combined_0_bram_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_1'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_combined_0_bram_1'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_2'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_combined_0_bram_2'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_combined_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_combined_0_bram_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_combined_0_bram_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_combined_0_bram_2> to default.
ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_combined_0_bram_2: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_2'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_combined_0_bram_2'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_combined_0_bram_0: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_0'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_combined_0_bram_0'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_combined_0_bram: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_combined_0_bram'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_combined_0_bram_1: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_1'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_combined_0_bram_1'. Restoring to previous valid configuration.

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
report_ip_status -name ip_status 
make_wrapper -files [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_combined_0_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_0'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_combined_0_bram_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_1'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_combined_0_bram_1'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_2'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_combined_0_bram_2'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_combined_0_bram_2: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_2'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_combined_0_bram_2'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_combined_0_bram_0: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_0'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_combined_0_bram_0'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_combined_0_bram: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_combined_0_bram'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_combined_0_bram_1: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_combined_0_bram_1'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_combined_0_bram_1'. Restoring to previous valid configuration.

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTB] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells fcc_combined_0_bram] [get_bd_cells fcc_combined_0_bram_0] [get_bd_cells fcc_combined_0_bram_1] [get_bd_cells fcc_combined_0_bram_2] [get_bd_cells axi_bram_ctrl_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_cells fcc_combined_0_bram] [get_bd_cells fcc_combined_0_bram_1] [get_bd_cells fcc_combined_0_bram_2] [get_bd_cells fcc_combined_0_bram_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells blk_mem_gen_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
endgroup
delete_bd_objs [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_cells fcc_combined_0_bram] [get_bd_cells fcc_combined_0_bram_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
endgroup
set_property name bram_x [get_bd_cells fcc_combined_0_bram_1]
set_property name bram_dx [get_bd_cells fcc_combined_0_bram]
set_property name bram_fcc_y [get_bd_cells fcc_combined_0_bram_2]
set_property name bram_fcc_dy [get_bd_cells fcc_combined_0_bram_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells bram_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells bram_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells bram_fcc_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells bram_fcc_dy]
endgroup
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] nn_axi_bram_ctrl_1_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] nn_axi_bram_ctrl_1_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
delete_bd_objs [get_bd_cells axi_bram_ctrl_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/bram_x" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/bram_dx" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
report_ip_status -name ip_status 
regenerate_bd_layout
