INFO-FLOW: Workspace C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II opened at Tue Dec 03 11:17:56 -0800 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute       config_chip_info -quiet -speed medium 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.161 sec.
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.165 sec.
Command     ap_source done; 0.165 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_hp.hlp 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7k325tffg676-2 
Execute       add_library xilinx/kintex7/kintex7:xc7k325t:ffg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7k325t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.288 sec.
Execute   set_part xc7k325tffg676-2 
Execute     add_library xilinx/kintex7/kintex7:xc7k325t:ffg676:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7k325t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintex7/kintex7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 5 -name default 
Execute   source ./final/bigger_II/directives.tcl 
Execute     set_directive_dataflow CNN 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute     set_directive_pipeline -rewind resample/col 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
Execute     set_directive_pipeline -rewind conv2d_3x3_4chan_rev2/L2 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
Execute     set_directive_array_partition -type block -factor 15 -dim 1 CNN padded 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
Execute     set_directive_array_partition -type complete -dim 1 CNN conv_kernel_L1 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type block -factor 2 -dim 1 CNN resampled 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
Execute     set_directive_array_partition -type block -factor 4 -dim 1 CNN padded_L2 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
Execute     set_directive_array_partition -type block -factor 2 -dim 1 CNN resampled_L2 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
Execute     set_directive_array_partition -type complete -dim 1 CNN conv_bias_L2 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type block -factor 9 -dim 2 CNN conv_kernel_L2 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
Execute     set_directive_array_partition -type block -factor 7 -dim 1 CNN conv 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
Execute     set_directive_array_partition -type block -factor 7 -dim 2 CNN result 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresult block=positionBoolean0type factor=7 dim=2 
Execute     set_directive_pipeline -rewind conv2d_3x3_1chan_rev2/L1 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresult block=positionBoolean0type factor=7 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
Execute     set_directive_pipeline -rewind resample_for_conv2/window2 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresult block=positionBoolean0type factor=7 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
Command   ap_source done; 0.101 sec.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../src/intermediate.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../src/intermediate.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ../src/intermediate.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "A:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "../src/intermediate.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp" 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E ../src/intermediate.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp
Command       clang done; 1.159 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "A:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp"  -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/useless.bc"  
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/useless.bc
Command       clang done; 1.541 sec.
INFO-FLOW: GCC PP time: 2 seconds per iteration
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresult block=positionBoolean0type factor=7 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresult block=positionBoolean0type factor=7 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp std=gnu++98 -directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/.systemc_flag 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.559 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp std=gnu++98 -directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/bigger_II.json 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/bigger_II.json -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.548 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/xilinx-dataflow-lawyer.intermediate.pp.0.cpp.diag.yml C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/xilinx-dataflow-lawyer.intermediate.pp.0.cpp.out.log 2> C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/xilinx-dataflow-lawyer.intermediate.pp.0.cpp.err.log 
Command       ap_eval done; 0.517 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp std=gnu++98 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.778 sec.
INFO-FLOW: tidy-3.1 time 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.663 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "A:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pragma.2.cpp" 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pragma.2.cpp
Command       clang done; 1.149 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.bc" 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.bc
Command       clang done; 1.579 sec.
INFO: [HLS 200-10] Analyzing design file '../src/helper.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../src/helper.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ../src/helper.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "A:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "../src/helper.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp" 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E ../src/helper.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp
Command       clang done; 1.166 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "A:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp"  -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/useless.bc"  
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/useless.bc
Command       clang done; 1.585 sec.
INFO-FLOW: GCC PP time: 2 seconds per iteration
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresult block=positionBoolean0type factor=7 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresult block=positionBoolean0type factor=7 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp std=gnu++98 -directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/.systemc_flag 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.645 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp std=gnu++98 -directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/bigger_II.json 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/bigger_II.json -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.655 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/xilinx-dataflow-lawyer.helper.pp.0.cpp.diag.yml C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/xilinx-dataflow-lawyer.helper.pp.0.cpp.out.log 2> C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/xilinx-dataflow-lawyer.helper.pp.0.cpp.err.log 
Command       ap_eval done; 0.613 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp std=gnu++98 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.901 sec.
INFO-FLOW: tidy-3.1 time 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.796 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "A:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pragma.2.cpp" 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pragma.2.cpp
Command       clang done; 1.137 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.bc" 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.bc
Command       clang done; 1.649 sec.
INFO: [HLS 200-10] Analyzing design file '../src/CNN_final.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../src/CNN_final.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ../src/CNN_final.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "A:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "../src/CNN_final.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp" 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E ../src/CNN_final.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp
Command       clang done; 1.16 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "A:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp"  -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/useless.bc"  
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/useless.bc
Command       clang done; 1.787 sec.
INFO-FLOW: GCC PP time: 2 seconds per iteration
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresult block=positionBoolean0type factor=7 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded block=positionBoolean0type factor=15 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpadded_L2 block=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresampled_L2 block=positionBoolean0type factor=2 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_bias_L2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_kernel_L2 block=positionBoolean0type factor=9 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv block=positionBoolean0type factor=7 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredresult block=positionBoolean0type factor=7 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
INFO-FLOW: Setting directive 'PIPELINE' rewind=positionBoolean1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp std=gnu++98 -directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/.systemc_flag 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.034 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp std=gnu++98 -directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/bigger_II.json 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/bigger_II.json -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.699 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/xilinx-dataflow-lawyer.CNN_final.pp.0.cpp.diag.yml C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/xilinx-dataflow-lawyer.CNN_final.pp.0.cpp.out.log 2> C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/xilinx-dataflow-lawyer.CNN_final.pp.0.cpp.err.log 
Command       ap_eval done; 0.961 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp std=gnu++98 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.764 sec.
INFO-FLOW: tidy-3.1 time 5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.963 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "A:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pragma.2.cpp" 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pragma.2.cpp
Command       clang done; 1.143 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.bc" 
INFO-FLOW: exec A:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain A:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot -I A:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.bc
Command       clang done; 1.885 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/intermediate.g.bc C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/helper.g.bc C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN_final.g.bc -hls-opt -except-internalize CNN -LA:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.g 
Command       llvm-ld done; 1.363 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.703 ; gain = 47.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.703 ; gain = 47.457
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.pp.bc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.129 sec.
Execute         llvm-ld C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.pp.0.bc -disable-opt -LA:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.785 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top CNN -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.g.0.bc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 3.426 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 143.105 ; gain = 86.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.g.1.bc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 3.755 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.136 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 169.637 ; gain = 113.391
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.g.1.bc to C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.o.1.bc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (../src/CNN_final.cpp:198) in function 'conv2d_3x3_4chan_rev2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (../src/CNN_final.cpp:163) in function 'conv2d_3x3_1chan_rev2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (../src/CNN_final.cpp:107) in function 'resample' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L3' (../src/CNN_final.cpp:200) in function 'conv2d_3x3_4chan_rev2' completely.
INFO: [XFORM 203-501] Unrolling loop 'L2' (../src/CNN_final.cpp:165) in function 'conv2d_3x3_1chan_rev2' completely.
INFO: [XFORM 203-501] Unrolling loop 'window1' (../src/CNN_final.cpp:112) in function 'resample' completely.
INFO: [XFORM 203-501] Unrolling loop 'window2' (../src/CNN_final.cpp:114) in function 'resample' completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_L2.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L1.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L2.V' (../src/CNN_final.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (../src/CNN_final.cpp:5) in dimension 2 with a block factor 7.
INFO: [XFORM 203-101] Partitioning array 'padded.V' (../src/CNN_final.cpp:8) in dimension 1 with a block factor 15.
INFO: [XFORM 203-101] Partitioning array 'resampled.V' (../src/CNN_final.cpp:9) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'conv.V' (../src/CNN_final.cpp:10) in dimension 1 with a block factor 7.
INFO: [XFORM 203-101] Partitioning array 'padded_L2.V' (../src/CNN_final.cpp:15) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'resampled_L2.V' (../src/CNN_final.cpp:16) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Partitioning array 'resampled.V.0' (../src/CNN_final.cpp:9) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'resampled.V.1' (../src/CNN_final.cpp:9) in dimension 1 automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'padded[0].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[1].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[2].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[3].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[4].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[5].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[6].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[7].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[8].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[9].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[10].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[11].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[12].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[13].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[14].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[0].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[1].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[2].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[3].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[4].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[5].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[6].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'ReLU.V' should be updated in process function 'relu', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'maxpool.V' should be updated in process function 'max_pool_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[0].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[1].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[2].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[3].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'resampled_L2[0].V' should be updated in process function 'resample_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'resampled_L2[1].V' should be updated in process function 'resample_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[0].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[1].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[2].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[3].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[4].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[5].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[6].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[7].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[8].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'result[0].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[1].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[2].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[3].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[4].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[5].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[6].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN', detected/extracted 10 process function(s): 
	 'zero_mean_1chan64'
	 'efficient_pad_n_1chan'
	 'resample'
	 'conv2d_3x3_1chan_rev2'
	 'batch_norm'
	 'relu'
	 'max_pool_1chan'
	 'pad_for_conv2'
	 'resample_for_conv2'
	 'conv2d_3x3_4chan_rev2'.
Command         transform done; 5.278 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/CNN_final.cpp:272:4) to (../src/CNN_final.cpp:271:26) in function 'max_pool_1chan'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_3x3_4chan_rev2' (../src/CNN_final.cpp:187)...8 expression(s) balanced.
Command         transform done; 1.034 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 219.484 ; gain = 163.238
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.o.2.bc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'window1' (../src/CNN_final.cpp:139:5) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'col' (../src/CNN_final.cpp:134:4) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:132:3) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:105:3) in function 'resample'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../src/CNN_final.cpp:193:3) in function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-631] Renaming function 'efficient_pad_n_1chan' to 'efficient_pad_n_1cha' (../src/CNN_final.cpp:53:26)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_4chan_rev2' to 'conv2d_3x3_4chan_rev' (../src/CNN_final.cpp:192:22)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_1chan_rev2' to 'conv2d_3x3_1chan_rev' (../src/CNN_final.cpp:162:21)
INFO: [XFORM 203-531] Rewinding loop 'row_window1_window2' in function 'resample_for_conv2'.
INFO: [XFORM 203-531] Rewinding loop 'row_col' in function 'resample'.
INFO: [XFORM 203-531] Rewinding loop 'L1_L2' in function 'conv2d_3x3_4chan_rev'.
INFO: [XFORM 203-531] Rewinding loop 'L1' (../src/CNN_final.cpp:163) in function 'conv2d_3x3_1chan_rev'.
Command         transform done; 2.206 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:56 . Memory (MB): peak = 322.840 ; gain = 266.594
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 16.807 sec.
Command     elaborate done; 54.819 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
Execute       ap_set_top_model CNN 
Execute       get_model_list CNN -filter all-wo-channel -topdown 
Execute       preproc_iomode -model CNN 
Execute       preproc_iomode -model conv2d_3x3_4chan_rev 
Execute       preproc_iomode -model resample_for_conv2 
Execute       preproc_iomode -model pad_for_conv2 
Execute       preproc_iomode -model max_pool_1chan 
Execute       preproc_iomode -model relu 
Execute       preproc_iomode -model batch_norm 
Execute       preproc_iomode -model conv2d_3x3_1chan_rev 
Execute       preproc_iomode -model resample 
Execute       preproc_iomode -model efficient_pad_n_1cha 
Execute       preproc_iomode -model zero_mean_1chan64 
Execute       get_model_list CNN -filter all-wo-channel 
INFO-FLOW: Model list for configure: zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN
INFO-FLOW: Configuring Module : zero_mean_1chan64 ...
Execute       set_default_model zero_mean_1chan64 
Execute       apply_spec_resource_limit zero_mean_1chan64 
INFO-FLOW: Configuring Module : efficient_pad_n_1cha ...
Execute       set_default_model efficient_pad_n_1cha 
Execute       apply_spec_resource_limit efficient_pad_n_1cha 
INFO-FLOW: Configuring Module : resample ...
Execute       set_default_model resample 
Execute       apply_spec_resource_limit resample 
INFO-FLOW: Configuring Module : conv2d_3x3_1chan_rev ...
Execute       set_default_model conv2d_3x3_1chan_rev 
Execute       apply_spec_resource_limit conv2d_3x3_1chan_rev 
INFO-FLOW: Configuring Module : batch_norm ...
Execute       set_default_model batch_norm 
Execute       apply_spec_resource_limit batch_norm 
INFO-FLOW: Configuring Module : relu ...
Execute       set_default_model relu 
Execute       apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : max_pool_1chan ...
Execute       set_default_model max_pool_1chan 
Execute       apply_spec_resource_limit max_pool_1chan 
INFO-FLOW: Configuring Module : pad_for_conv2 ...
Execute       set_default_model pad_for_conv2 
Execute       apply_spec_resource_limit pad_for_conv2 
INFO-FLOW: Configuring Module : resample_for_conv2 ...
Execute       set_default_model resample_for_conv2 
Execute       apply_spec_resource_limit resample_for_conv2 
INFO-FLOW: Configuring Module : conv2d_3x3_4chan_rev ...
Execute       set_default_model conv2d_3x3_4chan_rev 
Execute       apply_spec_resource_limit conv2d_3x3_4chan_rev 
INFO-FLOW: Configuring Module : CNN ...
Execute       set_default_model CNN 
Execute       apply_spec_resource_limit CNN 
INFO-FLOW: Model list for preprocess: zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN
INFO-FLOW: Preprocessing Module: zero_mean_1chan64 ...
Execute       set_default_model zero_mean_1chan64 
Execute       cdfg_preprocess -model zero_mean_1chan64 
Execute       rtl_gen_preprocess zero_mean_1chan64 
INFO-FLOW: Preprocessing Module: efficient_pad_n_1cha ...
Execute       set_default_model efficient_pad_n_1cha 
Execute       cdfg_preprocess -model efficient_pad_n_1cha 
Execute       rtl_gen_preprocess efficient_pad_n_1cha 
INFO-FLOW: Preprocessing Module: resample ...
Execute       set_default_model resample 
Execute       cdfg_preprocess -model resample 
Execute       rtl_gen_preprocess resample 
INFO-FLOW: Preprocessing Module: conv2d_3x3_1chan_rev ...
Execute       set_default_model conv2d_3x3_1chan_rev 
Execute       cdfg_preprocess -model conv2d_3x3_1chan_rev 
Execute       rtl_gen_preprocess conv2d_3x3_1chan_rev 
INFO-FLOW: Preprocessing Module: batch_norm ...
Execute       set_default_model batch_norm 
Execute       cdfg_preprocess -model batch_norm 
Execute       rtl_gen_preprocess batch_norm 
INFO-FLOW: Preprocessing Module: relu ...
Execute       set_default_model relu 
Execute       cdfg_preprocess -model relu 
Execute       rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: max_pool_1chan ...
Execute       set_default_model max_pool_1chan 
Execute       cdfg_preprocess -model max_pool_1chan 
Execute       rtl_gen_preprocess max_pool_1chan 
INFO-FLOW: Preprocessing Module: pad_for_conv2 ...
Execute       set_default_model pad_for_conv2 
Execute       cdfg_preprocess -model pad_for_conv2 
Execute       rtl_gen_preprocess pad_for_conv2 
INFO-FLOW: Preprocessing Module: resample_for_conv2 ...
Execute       set_default_model resample_for_conv2 
Execute       cdfg_preprocess -model resample_for_conv2 
Execute       rtl_gen_preprocess resample_for_conv2 
INFO-FLOW: Preprocessing Module: conv2d_3x3_4chan_rev ...
Execute       set_default_model conv2d_3x3_4chan_rev 
Execute       cdfg_preprocess -model conv2d_3x3_4chan_rev 
Execute       rtl_gen_preprocess conv2d_3x3_4chan_rev 
INFO-FLOW: Preprocessing Module: CNN ...
Execute       set_default_model CNN 
Execute       cdfg_preprocess -model CNN 
Execute       rtl_gen_preprocess CNN 
INFO-FLOW: Model list for synthesis: zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zero_mean_1chan64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zero_mean_1chan64 
Execute       schedule -model zero_mean_1chan64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.494 sec.
INFO: [HLS 200-111]  Elapsed time: 56.502 seconds; current allocated memory: 272.002 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.sched.adb -f 
INFO-FLOW: Finish scheduling zero_mean_1chan64.
Execute       set_default_model zero_mean_1chan64 
Execute       bind -model zero_mean_1chan64 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=zero_mean_1chan64
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 272.346 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.bind.adb -f 
INFO-FLOW: Finish binding zero_mean_1chan64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model efficient_pad_n_1cha 
Execute       schedule -model efficient_pad_n_1cha 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 272.958 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.sched.adb -f 
INFO-FLOW: Finish scheduling efficient_pad_n_1cha.
Execute       set_default_model efficient_pad_n_1cha 
Execute       bind -model efficient_pad_n_1cha 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=efficient_pad_n_1cha
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 273.401 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.bind.adb -f 
INFO-FLOW: Finish binding efficient_pad_n_1cha.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resample 
Execute       schedule -model resample 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_12_V_l_6', ../src/CNN_final.cpp:116) on array 'square_image_12_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_12_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_0_V_lo_1', ../src/CNN_final.cpp:106) on array 'square_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_0_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_13_V_l_5', ../src/CNN_final.cpp:116) on array 'square_image_13_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_13_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.693 sec.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 274.875 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.verbose.sched.rpt -verbose -f 
Command       report done; 0.257 sec.
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.sched.adb -f 
Command       db_write done; 0.146 sec.
INFO-FLOW: Finish scheduling resample.
Execute       set_default_model resample 
Execute       bind -model resample 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=resample
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 276.221 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.verbose.bind.rpt -verbose -f 
Command       report done; 0.309 sec.
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding resample.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_3x3_1chan_rev 
Execute       schedule -model conv2d_3x3_1chan_rev 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_14_i', ../src/CNN_final.cpp:169) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.462 sec.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 276.949 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_3x3_1chan_rev.
Execute       set_default_model conv2d_3x3_1chan_rev 
Execute       bind -model conv2d_3x3_1chan_rev 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv2d_3x3_1chan_rev
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 277.629 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.bind.adb -f 
INFO-FLOW: Finish binding conv2d_3x3_1chan_rev.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_norm 
Execute       schedule -model batch_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.113 sec.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 277.851 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.sched.adb -f 
INFO-FLOW: Finish scheduling batch_norm.
Execute       set_default_model batch_norm 
Execute       bind -model batch_norm 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=batch_norm
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 278.083 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.bind.adb -f 
INFO-FLOW: Finish binding batch_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu 
Execute       schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 278.194 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.sched.adb -f 
INFO-FLOW: Finish scheduling relu.
Execute       set_default_model relu 
Execute       bind -model relu 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 278.293 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.bind.adb -f 
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_1chan 
Execute       schedule -model max_pool_1chan 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 278.493 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_1chan.
Execute       set_default_model max_pool_1chan 
Execute       bind -model max_pool_1chan 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=max_pool_1chan
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 278.731 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.bind.adb -f 
INFO-FLOW: Finish binding max_pool_1chan.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pad_for_conv2 
Execute       schedule -model pad_for_conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 279.031 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.sched.adb -f 
INFO-FLOW: Finish scheduling pad_for_conv2.
Execute       set_default_model pad_for_conv2 
Execute       bind -model pad_for_conv2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pad_for_conv2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 279.269 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.bind.adb -f 
INFO-FLOW: Finish binding pad_for_conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resample_for_conv2 
Execute       schedule -model resample_for_conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_window1_window2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 279.750 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.sched.adb -f 
INFO-FLOW: Finish scheduling resample_for_conv2.
Execute       set_default_model resample_for_conv2 
Execute       bind -model resample_for_conv2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=resample_for_conv2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 280.149 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.bind.adb -f 
INFO-FLOW: Finish binding resample_for_conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_3x3_4chan_rev 
Execute       schedule -model conv2d_3x3_4chan_rev 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_image_0_V_load_2', ../src/CNN_final.cpp:204) on array 'in_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_image_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_9_i', ../src/CNN_final.cpp:204) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.344 sec.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 280.884 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_3x3_4chan_rev.
Execute       set_default_model conv2d_3x3_4chan_rev 
Execute       bind -model conv2d_3x3_4chan_rev 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv2d_3x3_4chan_rev
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 281.584 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.verbose.bind.rpt -verbose -f 
Command       report done; 0.126 sec.
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.bind.adb -f 
INFO-FLOW: Finish binding conv2d_3x3_4chan_rev.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN 
Execute       schedule -model CNN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 281.940 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.sched.adb -f 
INFO-FLOW: Finish scheduling CNN.
Execute       set_default_model CNN 
Execute       bind -model CNN 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CNN
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.041 sec.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 282.946 MB.
Execute       report -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.verbose.bind.rpt -verbose -f 
Command       report done; 0.349 sec.
Execute       db_write -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.bind.adb -f 
INFO-FLOW: Finish binding CNN.
Execute       get_model_list CNN -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess zero_mean_1chan64 
Execute       rtl_gen_preprocess efficient_pad_n_1cha 
Execute       rtl_gen_preprocess resample 
Execute       rtl_gen_preprocess conv2d_3x3_1chan_rev 
Execute       rtl_gen_preprocess batch_norm 
Execute       rtl_gen_preprocess relu 
Execute       rtl_gen_preprocess max_pool_1chan 
Execute       rtl_gen_preprocess pad_for_conv2 
Execute       rtl_gen_preprocess resample_for_conv2 
Execute       rtl_gen_preprocess conv2d_3x3_4chan_rev 
Execute       rtl_gen_preprocess CNN 
INFO-FLOW: Model list for RTL generation: zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zero_mean_1chan64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model zero_mean_1chan64 -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zero_mean_1chan64'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 283.574 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl zero_mean_1chan64 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/zero_mean_1chan64 -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl zero_mean_1chan64 -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/zero_mean_1chan64 
Execute       gen_rtl zero_mean_1chan64 -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/zero_mean_1chan64 
Execute       gen_tb_info zero_mean_1chan64 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64 -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model zero_mean_1chan64 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/zero_mean_1chan64_csynth.rpt -f 
Execute       report -model zero_mean_1chan64 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/zero_mean_1chan64_csynth.xml -f -x 
Execute       report -model zero_mean_1chan64 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.verbose.rpt -verbose -f 
Execute       db_write -model zero_mean_1chan64 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model efficient_pad_n_1cha -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'efficient_pad_n_1cha'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 284.505 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl efficient_pad_n_1cha -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/efficient_pad_n_1cha -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl efficient_pad_n_1cha -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/efficient_pad_n_1cha 
Execute       gen_rtl efficient_pad_n_1cha -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/efficient_pad_n_1cha 
Execute       gen_tb_info efficient_pad_n_1cha -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model efficient_pad_n_1cha -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/efficient_pad_n_1cha_csynth.rpt -f 
Execute       report -model efficient_pad_n_1cha -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/efficient_pad_n_1cha_csynth.xml -f -x 
Execute       report -model efficient_pad_n_1cha -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.verbose.rpt -verbose -f 
Command       report done; 0.112 sec.
Execute       db_write -model efficient_pad_n_1cha -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.adb -f 
Command       db_write done; 0.109 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model resample -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_1532_18_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample'.
Command       create_rtl_model done; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 286.535 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl resample -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/resample -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl resample -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/resample 
Execute       gen_rtl resample -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/resample 
Execute       gen_tb_info resample -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model resample -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/resample_csynth.rpt -f 
Execute       report -model resample -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/resample_csynth.xml -f -x 
Execute       report -model resample -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.verbose.rpt -verbose -f 
Command       report done; 0.335 sec.
Execute       db_write -model resample -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.adb -f 
Command       db_write done; 0.223 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv2d_3x3_1chan_rev -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_18s_35_2_1' to 'CNN_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_18s_18s_35ns_35_2_1' to 'CNN_mac_muladd_18cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_18cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_1chan_rev'.
Command       create_rtl_model done; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 1.606 seconds; current allocated memory: 288.429 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_3x3_1chan_rev -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/conv2d_3x3_1chan_rev -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl conv2d_3x3_1chan_rev -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/conv2d_3x3_1chan_rev 
Execute       gen_rtl conv2d_3x3_1chan_rev -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/conv2d_3x3_1chan_rev 
Execute       gen_tb_info conv2d_3x3_1chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model conv2d_3x3_1chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/conv2d_3x3_1chan_rev_csynth.rpt -f 
Execute       report -model conv2d_3x3_1chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/conv2d_3x3_1chan_rev_csynth.xml -f -x 
Execute       report -model conv2d_3x3_1chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.verbose.rpt -verbose -f 
Command       report done; 0.136 sec.
Execute       db_write -model conv2d_3x3_1chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.adb -f 
Command       db_write done; 0.129 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model batch_norm -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_25s_18s_34s_37_2_1' to 'CNN_mac_muladd_25dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_25dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_732_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_norm'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 289.040 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_norm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/batch_norm -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl batch_norm -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/batch_norm 
Execute       gen_rtl batch_norm -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/batch_norm 
Execute       gen_tb_info batch_norm -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model batch_norm -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/batch_norm_csynth.rpt -f 
Execute       report -model batch_norm -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/batch_norm_csynth.xml -f -x 
Execute       report -model batch_norm -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.verbose.rpt -verbose -f 
Execute       db_write -model batch_norm -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model relu -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 289.340 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/relu -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl relu -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/relu 
Execute       gen_rtl relu -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/relu 
Execute       gen_tb_info relu -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model relu -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/relu_csynth.rpt -f 
Execute       report -model relu -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/relu_csynth.xml -f -x 
Execute       report -model relu -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.verbose.rpt -verbose -f 
Execute       db_write -model relu -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model max_pool_1chan -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1chan'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 289.814 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_1chan -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/max_pool_1chan -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl max_pool_1chan -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/max_pool_1chan 
Execute       gen_rtl max_pool_1chan -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/max_pool_1chan 
Execute       gen_tb_info max_pool_1chan -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model max_pool_1chan -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/max_pool_1chan_csynth.rpt -f 
Execute       report -model max_pool_1chan -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/max_pool_1chan_csynth.xml -f -x 
Execute       report -model max_pool_1chan -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.verbose.rpt -verbose -f 
Execute       db_write -model max_pool_1chan -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.adb -f 
Command       db_write done; 0.101 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model pad_for_conv2 -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 290.362 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl pad_for_conv2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/pad_for_conv2 -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl pad_for_conv2 -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/pad_for_conv2 
Execute       gen_rtl pad_for_conv2 -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/pad_for_conv2 
Execute       gen_tb_info pad_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2 -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model pad_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/pad_for_conv2_csynth.rpt -f 
Execute       report -model pad_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/pad_for_conv2_csynth.xml -f -x 
Execute       report -model pad_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.verbose.rpt -verbose -f 
Execute       db_write -model pad_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.adb -f 
Command       db_write done; 0.101 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model resample_for_conv2 -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'CNN_urem_4ns_4ns_4_8_1' to 'CNN_urem_4ns_4ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_9ns_4ns_8ns_11_2_1' to 'CNN_mac_muladd_9nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_9nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_432_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_urem_4ns_4ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample_for_conv2'.
Command       create_rtl_model done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 291.276 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl resample_for_conv2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/resample_for_conv2 -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl resample_for_conv2 -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/resample_for_conv2 
Execute       gen_rtl resample_for_conv2 -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/resample_for_conv2 
Execute       gen_tb_info resample_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2 -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model resample_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/resample_for_conv2_csynth.rpt -f 
Execute       report -model resample_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/resample_for_conv2_csynth.xml -f -x 
Execute       report -model resample_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.verbose.rpt -verbose -f 
Command       report done; 0.108 sec.
Execute       db_write -model resample_for_conv2 -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.adb -f 
Command       db_write done; 0.131 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv2d_3x3_4chan_rev -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_25s_41_2_1' to 'CNN_mul_mul_18s_2g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_2g8j': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_42_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_4chan_rev'.
Command       create_rtl_model done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 292.902 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_3x3_4chan_rev -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/conv2d_3x3_4chan_rev -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl conv2d_3x3_4chan_rev -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/conv2d_3x3_4chan_rev 
Execute       gen_rtl conv2d_3x3_4chan_rev -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/conv2d_3x3_4chan_rev 
Execute       gen_tb_info conv2d_3x3_4chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model conv2d_3x3_4chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/conv2d_3x3_4chan_rev_csynth.rpt -f 
Execute       report -model conv2d_3x3_4chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/conv2d_3x3_4chan_rev_csynth.xml -f -x 
Execute       report -model conv2d_3x3_4chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.verbose.rpt -verbose -f 
Command       report done; 0.164 sec.
Execute       db_write -model conv2d_3x3_4chan_rev -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.adb -f 
Command       db_write done; 0.164 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CNN -vendor xilinx -mg_file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/in_image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/means_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_0_V' to 'CNN_resampled_L2_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_1_V' to 'CNN_resampled_L2_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
Command       create_rtl_model done; 1.334 sec.
INFO: [HLS 200-111]  Elapsed time: 2.157 seconds; current allocated memory: 299.505 MB.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/systemc/CNN -synmodules zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN 
Execute       gen_rtl CNN -istop -style xilinx -f -lang vhdl -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/vhdl/CNN 
Command       gen_rtl done; 0.188 sec.
Execute       gen_rtl CNN -istop -style xilinx -f -lang vlog -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/verilog/CNN 
Command       gen_rtl done; 0.114 sec.
Execute       export_constraint_db -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.constraint.tcl -f -tool general 
Execute       report -model CNN -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.design.xml -verbose -f -dv 
Command       report done; 0.46 sec.
Execute       report -model CNN -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.274 sec.
Execute       gen_tb_info CNN -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN -p C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db 
Execute       report -model CNN -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/CNN_csynth.rpt -f 
Command       report done; 0.104 sec.
Execute       report -model CNN -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/syn/report/CNN_csynth.xml -f -x 
Execute       report -model CNN -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.verbose.rpt -verbose -f 
Command       report done; 0.451 sec.
Execute       db_write -model CNN -o C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.adb -f 
Command       db_write done; 0.228 sec.
Execute       sc_get_clocks CNN 
Execute       sc_get_portdomain CNN 
INFO-FLOW: Model list for RTL component generation: zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN
INFO-FLOW: Handling components in module [zero_mean_1chan64] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
INFO-FLOW: Handling components in module [efficient_pad_n_1cha] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
INFO-FLOW: Handling components in module [resample] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
INFO-FLOW: Found component CNN_mux_1532_18_2_1.
INFO-FLOW: Append model CNN_mux_1532_18_2_1
INFO-FLOW: Handling components in module [conv2d_3x3_1chan_rev] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
INFO-FLOW: Found component CNN_mul_mul_18s_1bkb.
INFO-FLOW: Append model CNN_mul_mul_18s_1bkb
INFO-FLOW: Found component CNN_mac_muladd_18cud.
INFO-FLOW: Append model CNN_mac_muladd_18cud
INFO-FLOW: Handling components in module [batch_norm] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
INFO-FLOW: Found component CNN_mux_732_25_2_1.
INFO-FLOW: Append model CNN_mux_732_25_2_1
INFO-FLOW: Found component CNN_mac_muladd_25dEe.
INFO-FLOW: Append model CNN_mac_muladd_25dEe
INFO-FLOW: Handling components in module [relu] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [max_pool_1chan] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
INFO-FLOW: Handling components in module [pad_for_conv2] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
INFO-FLOW: Handling components in module [resample_for_conv2] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
INFO-FLOW: Found component CNN_urem_4ns_4ns_eOg.
INFO-FLOW: Append model CNN_urem_4ns_4ns_eOg
INFO-FLOW: Found component CNN_mux_432_25_1_1.
INFO-FLOW: Append model CNN_mux_432_25_1_1
INFO-FLOW: Found component CNN_mac_muladd_9nfYi.
INFO-FLOW: Append model CNN_mac_muladd_9nfYi
INFO-FLOW: Handling components in module [conv2d_3x3_4chan_rev] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
INFO-FLOW: Found component CNN_mux_42_48_1_1.
INFO-FLOW: Append model CNN_mux_42_48_1_1
INFO-FLOW: Found component CNN_mul_mul_18s_2g8j.
INFO-FLOW: Append model CNN_mul_mul_18s_2g8j
INFO-FLOW: Handling components in module [CNN] ... 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
INFO-FLOW: Found component fifo_w18_d4_A.
INFO-FLOW: Append model fifo_w18_d4_A
INFO-FLOW: Found component fifo_w18_d4_A.
INFO-FLOW: Append model fifo_w18_d4_A
INFO-FLOW: Found component fifo_w18_d4_A.
INFO-FLOW: Append model fifo_w18_d4_A
INFO-FLOW: Found component fifo_w18_d4_A.
INFO-FLOW: Append model fifo_w18_d4_A
INFO-FLOW: Found component fifo_w18_d4_A.
INFO-FLOW: Append model fifo_w18_d4_A
INFO-FLOW: Found component fifo_w18_d4_A.
INFO-FLOW: Append model fifo_w18_d4_A
INFO-FLOW: Found component fifo_w18_d4_A.
INFO-FLOW: Append model fifo_w18_d4_A
INFO-FLOW: Found component fifo_w18_d4_A.
INFO-FLOW: Append model fifo_w18_d4_A
INFO-FLOW: Found component fifo_w18_d4_A.
INFO-FLOW: Append model fifo_w18_d4_A
INFO-FLOW: Found component fifo_w48_d4_A.
INFO-FLOW: Append model fifo_w48_d4_A
INFO-FLOW: Found component fifo_w18_d5_A.
INFO-FLOW: Append model fifo_w18_d5_A
INFO-FLOW: Found component fifo_w18_d5_A.
INFO-FLOW: Append model fifo_w18_d5_A
INFO-FLOW: Found component fifo_w48_d10_A.
INFO-FLOW: Append model fifo_w48_d10_A
INFO-FLOW: Found component fifo_w48_d10_A.
INFO-FLOW: Append model fifo_w48_d10_A
INFO-FLOW: Found component fifo_w48_d10_A.
INFO-FLOW: Append model fifo_w48_d10_A
INFO-FLOW: Found component fifo_w48_d10_A.
INFO-FLOW: Append model fifo_w48_d10_A
INFO-FLOW: Append model zero_mean_1chan64
INFO-FLOW: Append model efficient_pad_n_1cha
INFO-FLOW: Append model resample
INFO-FLOW: Append model conv2d_3x3_1chan_rev
INFO-FLOW: Append model batch_norm
INFO-FLOW: Append model relu
INFO-FLOW: Append model max_pool_1chan
INFO-FLOW: Append model pad_for_conv2
INFO-FLOW: Append model resample_for_conv2
INFO-FLOW: Append model conv2d_3x3_4chan_rev
INFO-FLOW: Append model CNN
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: CNN_mux_1532_18_2_1 CNN_mul_mul_18s_1bkb CNN_mac_muladd_18cud CNN_mux_732_25_2_1 CNN_mac_muladd_25dEe CNN_urem_4ns_4ns_eOg CNN_mux_432_25_1_1 CNN_mac_muladd_9nfYi CNN_mux_42_48_1_1 CNN_mul_mul_18s_2g8j fifo_w18_d4_A fifo_w18_d4_A fifo_w18_d4_A fifo_w18_d4_A fifo_w18_d4_A fifo_w18_d4_A fifo_w18_d4_A fifo_w18_d4_A fifo_w18_d4_A fifo_w48_d4_A fifo_w18_d5_A fifo_w18_d5_A fifo_w48_d10_A fifo_w48_d10_A fifo_w48_d10_A fifo_w48_d10_A zero_mean_1chan64 efficient_pad_n_1cha resample conv2d_3x3_1chan_rev batch_norm relu max_pool_1chan pad_for_conv2 resample_for_conv2 conv2d_3x3_4chan_rev CNN
INFO-FLOW: To file: write model CNN_mux_1532_18_2_1
INFO-FLOW: To file: write model CNN_mul_mul_18s_1bkb
INFO-FLOW: To file: write model CNN_mac_muladd_18cud
INFO-FLOW: To file: write model CNN_mux_732_25_2_1
INFO-FLOW: To file: write model CNN_mac_muladd_25dEe
INFO-FLOW: To file: write model CNN_urem_4ns_4ns_eOg
INFO-FLOW: To file: write model CNN_mux_432_25_1_1
INFO-FLOW: To file: write model CNN_mac_muladd_9nfYi
INFO-FLOW: To file: write model CNN_mux_42_48_1_1
INFO-FLOW: To file: write model CNN_mul_mul_18s_2g8j
INFO-FLOW: To file: write model fifo_w18_d4_A
INFO-FLOW: To file: write model fifo_w18_d4_A
INFO-FLOW: To file: write model fifo_w18_d4_A
INFO-FLOW: To file: write model fifo_w18_d4_A
INFO-FLOW: To file: write model fifo_w18_d4_A
INFO-FLOW: To file: write model fifo_w18_d4_A
INFO-FLOW: To file: write model fifo_w18_d4_A
INFO-FLOW: To file: write model fifo_w18_d4_A
INFO-FLOW: To file: write model fifo_w18_d4_A
INFO-FLOW: To file: write model fifo_w48_d4_A
INFO-FLOW: To file: write model fifo_w18_d5_A
INFO-FLOW: To file: write model fifo_w18_d5_A
INFO-FLOW: To file: write model fifo_w48_d10_A
INFO-FLOW: To file: write model fifo_w48_d10_A
INFO-FLOW: To file: write model fifo_w48_d10_A
INFO-FLOW: To file: write model fifo_w48_d10_A
INFO-FLOW: To file: write model zero_mean_1chan64
INFO-FLOW: To file: write model efficient_pad_n_1cha
INFO-FLOW: To file: write model resample
INFO-FLOW: To file: write model conv2d_3x3_1chan_rev
INFO-FLOW: To file: write model batch_norm
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model max_pool_1chan
INFO-FLOW: To file: write model pad_for_conv2
INFO-FLOW: To file: write model resample_for_conv2
INFO-FLOW: To file: write model conv2d_3x3_4chan_rev
INFO-FLOW: To file: write model CNN
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.112 sec.
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.154 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.157 sec.
Command       ap_source done; 0.157 sec.
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_1532_18_2_1'
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_732_25_2_1'
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'CNN_urem_4ns_4ns_eOg_div'
Command       ap_source done; 0.125 sec.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'CNN_mean_removed_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_conv_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_batchnorm_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_ReLU_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_maxpool_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_L2_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_hbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_ibs_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_0_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_1_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_2_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_3_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_4_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_5_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_6_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_7_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_8_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L1_V_c_U(fifo_w48_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_0_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_1_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_2_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_3_V_c_U(fifo_w48_d10_A)' using Shift Registers.
Command       ap_source done; 1.042 sec.
Execute       get_config_sdx -target 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.112 sec.
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.154 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.157 sec.
Command       ap_source done; 0.157 sec.
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
Command       ap_source done; 0.421 sec.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute         source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Command       ap_source done; 0.425 sec.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
Command       ap_source done; 0.407 sec.
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.constraint.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.constraint.tcl 
Execute       sc_get_clocks CNN 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:23 . Memory (MB): peak = 389.180 ; gain = 332.934
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
Command     autosyn done; 27.295 sec.
Command   csynth_design done; 82.119 sec.
Command ap_source done; 82.735 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II opened at Tue Dec 03 11:20:43 -0800 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute       config_chip_info -quiet -speed medium 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.124 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.166 sec.
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_hp.hlp 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7k325tffg676-2 
Execute       add_library xilinx/kintex7/kintex7:xc7k325t:ffg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7k325t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.301 sec.
Execute   export_design -flow impl -rtl verilog -format ip_catalog 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.115 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.156 sec.
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.159 sec.
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.115 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.155 sec.
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.158 sec.
Command     ap_source done; 0.158 sec.
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
Command     ap_source done; 0.429 sec.
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute       source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Command     ap_source done; 0.374 sec.
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
Command     ap_source done; 0.405 sec.
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.constraint.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.constraint.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.constraint.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.constraint.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.114 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.156 sec.
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.159 sec.
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.114 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.156 sec.
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.159 sec.
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.115 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.155 sec.
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.158 sec.
Command     ap_source done; 0.158 sec.
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/zero_mean_1chan64.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/efficient_pad_n_1cha.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_1chan_rev.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/batch_norm.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/relu.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/max_pool_1chan.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/pad_for_conv2.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/resample_for_conv2.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/conv2d_3x3_4chan_rev.compgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.compgen.tcl 
Command     ap_source done; 0.458 sec.
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.constraint.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/CNN.tbgen.tcl 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.113 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.154 sec.
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.157 sec.
Command     ap_source done; 0.157 sec.
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_config_rtl -vivado_synth_design_args 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
Execute     get_config_rtl -vivado_synth_strategy 
Execute     get_config_rtl -vivado_synth_strategy 
Execute     get_config_rtl -vivado_phys_opt 
Command   export_design done; 397.125 sec.
Command ap_source done; 397.432 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II opened at Tue Dec 03 12:56:33 -0800 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute       config_chip_info -quiet -speed medium 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.123 sec.
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.166 sec.
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.169 sec.
Command     ap_source done; 0.169 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_hp.hlp 
Execute     source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source A:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7k325tffg676-2 
Execute       add_library xilinx/kintex7/kintex7:xc7k325t:ffg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7k325t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.304 sec.
Execute   csim_design -clean -quiet 
Execute     source C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/tb.cpp 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/tb.cpp 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/resampled2_single.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/resampled2_single.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/relu1_single.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/relu1_single.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/pixel_means.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/pixel_means.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/padded2_single.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/padded2_single.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/mean_removed_single.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/mean_removed_single.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/maxpool1_single.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/maxpool1_single.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/input_single.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/input_single.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/conv2_weights_maxres.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/conv2_weights_maxres.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/conv2_single.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/conv2_single.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/conv2_bias_maxres.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/conv2_bias_maxres.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/conv1_weights_maxres.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/conv1_weights_maxres.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/conv1_single.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/conv1_single.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/conv1_bias_maxres.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/conv1_bias_maxres.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/bn_params.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/bn_params.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/data/bn1_single.dat 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/data/bn1_single.dat 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/intermediate.h 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/intermediate.h 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/intermediate.cpp 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/intermediate.cpp 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/helper.h 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/helper.h 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/helper.cpp 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/helper.cpp 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/CNN_final.h 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/CNN_final.h 
Execute     is_encrypted C:/Users/chunt/Desktop/ELEN226/final/src/CNN_final.cpp 
Execute     is_xip C:/Users/chunt/Desktop/ELEN226/final/src/CNN_final.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.135 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.917 sec.
Command ap_source done; 11.23 sec.
Execute cleanup_all 
