

================================================================
== Vivado HLS Report for 'backsub'
================================================================
* Date:           Thu Jan  4 17:52:47 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        GMM_Backsub_2model_edited
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  3619073|  10454273|  3619074|  10454274|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_backsub_EM_ALGO_fu_552  |backsub_EM_ALGO  |   29|  117|   29|  117|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------------------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+------+----------+
        |                                                                                          |       Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |                                         Loop Name                                        |   min   |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+------+----------+
        |- Loop 1                                                                                  |  3619072|  10454272| 14137 ~ 40837 |          -|          -|   256|    no    |
        | + memcpy.backsub(unsigned char*, unsigned char*, bool, float*)::parameters.para          |     1801|      1801|              3|          1|          1|  1800|    yes   |
        | + memcpy..frame_in                                                                       |      301|       301|              3|          1|          1|   300|    yes   |
        | + Loop 1.3                                                                               |    10200|     36600|    34 ~ 122   |          -|          -|   300|    no    |
        | + Loop 1.4                                                                               |     9900|     36300|    33 ~ 121   |          -|          -|   300|    no    |
        | + memcpy.frame_out.backsub(unsigned char*, unsigned char*, bool, float*)::out_frame.gep  |      301|       301|              3|          1|          1|   300|    yes   |
        | + memcpy.para.backsub(unsigned char*, unsigned char*, bool, float*)::parameters.gep      |     1801|      1801|              3|          1|          1|  1800|    yes   |
        +------------------------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    380|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|     19|    7549|  12209|
|Memory           |      149|      -|       2|      5|
|Multiplexer      |        -|      -|       -|    488|
|Register         |        -|      -|     762|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      151|     19|    8313|  13082|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       53|      8|       7|     24|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+------+-------+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-----------------------------+---------------------------+---------+-------+------+-------+
    |backsub_AXILiteS_s_axi_U     |backsub_AXILiteS_s_axi     |        0|      0|   144|    232|
    |backsub_CRTL_BUS_s_axi_U     |backsub_CRTL_BUS_s_axi     |        0|      0|    75|    106|
    |grp_backsub_EM_ALGO_fu_552   |backsub_EM_ALGO            |        2|     19|  6234|  10471|
    |backsub_gmem_m_axi_U         |backsub_gmem_m_axi         |        0|      0|   548|    700|
    |backsub_gmem_offset_m_axi_U  |backsub_gmem_offset_m_axi  |        0|      0|   548|    700|
    +-----------------------------+---------------------------+---------+-------+------+-------+
    |Total                        |                           |        2|     19|  7549|  12209|
    +-----------------------------+---------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+--------------------+---------+---+----+--------+-----+------+-------------+
    |    Memory    |       Module       | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +--------------+--------------------+---------+---+----+--------+-----+------+-------------+
    |back_gauss_U  |backsub_back_gauss  |       16|  0|   0|  153600|    1|     1|       153600|
    |data_array_U  |backsub_data_array  |        1|  0|   0|     300|    8|     1|         2400|
    |matchsum_U    |backsub_matchsum    |      128|  0|   0|  153600|    8|     1|      1228800|
    |out_frame_U   |backsub_out_frame   |        0|  2|   5|     300|    1|     1|          300|
    |parameters_U  |backsub_parameters  |        4|  0|   0|    1800|   32|     1|        57600|
    +--------------+--------------------+---------+---+----+--------+-----+------+-------------+
    |Total         |                    |      149|  2|   5|  309600|   50|     5|      1442700|
    +--------------+--------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_736_p2           |     +    |      0|  0|   9|           9|           1|
    |indvar_next1_fu_702_p2  |     +    |      0|  0|   9|           9|           1|
    |indvar_next2_fu_907_p2  |     +    |      0|  0|   9|           9|           1|
    |indvar_next3_fu_932_p2  |     +    |      0|  0|  11|          11|           1|
    |indvar_next_fu_672_p2   |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_719_p2           |     +    |      0|  0|   9|           9|           1|
    |next_mul1_fu_629_p2     |     +    |      0|  0|  19|          19|          11|
    |next_mul_fu_635_p2      |     +    |      0|  0|  17|          17|           9|
    |tmp_15_fu_836_p2        |     +    |      0|  0|  13|          13|           2|
    |tmp_17_fu_850_p2        |     +    |      0|  0|  13|          13|           2|
    |tmp_19_fu_869_p2        |     +    |      0|  0|  13|          13|           3|
    |tmp_21_fu_883_p2        |     +    |      0|  0|  13|          13|           3|
    |tmp_29_fu_687_p2        |     +    |      0|  0|  33|          33|          33|
    |tmp_31_fu_832_p2        |     +    |      0|  0|  33|          33|          33|
    |tmp_7_fu_657_p2         |     +    |      0|  0|  31|          31|          31|
    |tmp_9_fu_746_p2         |     +    |      0|  0|  17|          17|          17|
    |x_1_fu_647_p2           |     +    |      0|  0|   9|           9|           1|
    |tmp_11_fu_806_p2        |     -    |      0|  0|  13|          13|          13|
    |extLd_fu_918_p3         |  Select  |      0|  0|   2|           1|           2|
    |ap_sig_bdd_1416         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_463          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_487          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_994          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_997          |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_730_p2     |   icmp   |      0|  0|   3|           9|           9|
    |exitcond2_fu_641_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond3_fu_696_p2     |   icmp   |      0|  0|   3|           9|           9|
    |exitcond4_fu_901_p2     |   icmp   |      0|  0|   3|           9|           9|
    |exitcond5_fu_926_p2     |   icmp   |      0|  0|   4|          11|           9|
    |exitcond9_fu_666_p2     |   icmp   |      0|  0|   4|          11|           9|
    |exitcond_fu_713_p2      |   icmp   |      0|  0|   3|           9|           9|
    |tmp_13_fu_821_p2        |    or    |      0|  0|  44|          32|           1|
    |tmp_33_fu_766_p2        |    or    |      0|  0|  23|          18|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 380|         405|         237|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  72|         42|    1|         42|
    |ap_reg_ppiten_pp0_it2               |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2               |   1|          2|    1|          2|
    |ap_reg_ppiten_pp2_it2               |   1|          2|    1|          2|
    |ap_reg_ppiten_pp3_it2               |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY         |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY         |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY          |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_offset_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_offset_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_offset_WREADY   |   1|          2|    1|          2|
    |back_gauss_address0                 |  18|          3|   18|         54|
    |back_gauss_address1                 |  18|          3|   18|         54|
    |back_gauss_ce0                      |   1|          3|    1|          3|
    |back_gauss_ce1                      |   1|          3|    1|          3|
    |back_gauss_d0                       |   1|          3|    1|          3|
    |back_gauss_d1                       |   1|          3|    1|          3|
    |back_gauss_we0                      |   1|          3|    1|          3|
    |back_gauss_we1                      |   1|          3|    1|          3|
    |data_array_address0                 |   9|          4|    9|         36|
    |grp_backsub_EM_ALGO_fu_552_pos_r    |   9|          3|    9|         27|
    |grp_fu_577_p2                       |  32|          3|   32|         96|
    |grp_fu_584_p2                       |  32|          3|   32|         96|
    |grp_fu_591_p2                       |  32|          3|   32|         96|
    |i_reg_518                           |   9|          2|    9|         18|
    |indvar1_phi_fu_498_p4               |   9|          2|    9|         18|
    |indvar1_reg_494                     |   9|          2|    9|         18|
    |indvar2_reg_530                     |   9|          2|    9|         18|
    |indvar3_reg_541                     |  11|          2|   11|         22|
    |indvar_phi_fu_486_p4                |  11|          2|   11|         22|
    |indvar_reg_482                      |  11|          2|   11|         22|
    |j_reg_506                           |   9|          2|    9|         18|
    |matchsum_address0                   |  18|          3|   18|         54|
    |matchsum_ce0                        |   1|          3|    1|          3|
    |matchsum_d0                         |   8|          3|    8|         24|
    |matchsum_we0                        |   1|          3|    1|          3|
    |out_frame_address0                  |   9|          4|    9|         36|
    |parameters_address0                 |  11|          6|   11|         66|
    |parameters_address1                 |  11|          6|   11|         66|
    |parameters_ce0                      |   1|          3|    1|          3|
    |parameters_ce1                      |   1|          3|    1|          3|
    |parameters_d0                       |  32|          6|   32|        192|
    |parameters_d1                       |  32|          5|   32|        160|
    |parameters_we0                      |   1|          3|    1|          3|
    |parameters_we1                      |   1|          3|    1|          3|
    |phi_mul9_reg_471                    |  19|          2|   19|         38|
    |phi_mul_reg_459                     |  17|          2|   17|         34|
    |x_reg_447                           |   9|          2|    9|         18|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 488|        175|  417|       1401|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  41|   0|   41|          0|
    |ap_reg_ioackin_gmem_ARREADY                       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY                       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY                        |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_offset_ARREADY                |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_offset_AWREADY                |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_offset_WREADY                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it2                             |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond3_reg_1024_pp1_it1           |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond4_reg_1092_pp2_it1           |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond5_reg_1116_pp3_it1           |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond9_reg_990_pp0_it1            |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar1_reg_494_pp1_it1              |   9|   0|    9|          0|
    |ap_reg_ppstg_indvar_reg_482_pp0_it1               |  11|   0|   11|          0|
    |exitcond3_reg_1024                                |   1|   0|    1|          0|
    |exitcond4_reg_1092                                |   1|   0|    1|          0|
    |exitcond5_reg_1116                                |   1|   0|    1|          0|
    |exitcond9_reg_990                                 |   1|   0|    1|          0|
    |extLd_reg_1106                                    |   8|   0|    8|          0|
    |gmem_addr_1_read_reg_1033                         |   8|   0|    8|          0|
    |gmem_offset_addr_1_read_reg_999                   |  32|   0|   32|          0|
    |grp_backsub_EM_ALGO_fu_552_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_1059                                      |   9|   0|    9|          0|
    |i_reg_518                                         |   9|   0|    9|          0|
    |indvar1_reg_494                                   |   9|   0|    9|          0|
    |indvar2_reg_530                                   |   9|   0|    9|          0|
    |indvar3_reg_541                                   |  11|   0|   11|          0|
    |indvar_next1_reg_1028                             |   9|   0|    9|          0|
    |indvar_next_reg_994                               |  11|   0|   11|          0|
    |indvar_reg_482                                    |  11|   0|   11|          0|
    |init_read_reg_943                                 |   1|   0|    1|          0|
    |j_1_reg_1041                                      |   9|   0|    9|          0|
    |j_reg_506                                         |   9|   0|    9|          0|
    |next_mul1_reg_962                                 |  19|   0|   19|          0|
    |next_mul_reg_967                                  |  17|   0|   17|          0|
    |parameters_load_reg_1130                          |  32|   0|   32|          0|
    |phi_mul9_reg_471                                  |  19|   0|   19|          0|
    |phi_mul_reg_459                                   |  17|   0|   17|          0|
    |reg_602                                           |   8|   0|    8|          0|
    |tmp_10_cast_reg_947                               |  30|   0|   31|          1|
    |tmp_10_reg_985                                    |  31|   0|   64|         33|
    |tmp_11_reg_1064                                   |  12|   0|   13|          1|
    |tmp_23_reg_1077                                   |   9|   0|   64|         55|
    |tmp_24_reg_1046                                   |   9|   0|   64|         55|
    |tmp_27_reg_1004                                   |  17|   0|   33|         16|
    |tmp_29_reg_1009                                   |  33|   0|   33|          0|
    |tmp_30_cast_reg_952                               |  33|   0|   33|          0|
    |tmp_30_reg_1014                                   |  64|   0|   64|          0|
    |tmp_31_cast_reg_957                               |  33|   0|   33|          0|
    |tmp_31_reg_1072                                   |  33|   0|   33|          0|
    |tmp_36_reg_1087                                   |  64|   0|   64|          0|
    |tmp_7_reg_980                                     |  31|   0|   31|          0|
    |x_1_reg_975                                       |   9|   0|    9|          0|
    |x_reg_447                                         |   9|   0|    9|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 762|   0|  923|        161|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR       |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA        |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB        |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR       |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA        | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP        | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP        | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_CRTL_BUS_AWVALID      |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWREADY      | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWADDR       |  in |    6|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WVALID       |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WREADY       | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WDATA        |  in |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WSTRB        |  in |    4|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARVALID      |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARREADY      | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARADDR       |  in |    6|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RVALID       | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RREADY       |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RDATA        | out |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RRESP        | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BVALID       | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BREADY       |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BRESP        | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|ap_clk                      |  in |    1| ap_ctrl_hs |    backsub   | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |    backsub   | return value |
|interrupt                   | out |    1| ap_ctrl_hs |    backsub   | return value |
|m_axi_gmem_AWVALID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR           | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID             | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN            | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST          | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK           | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE          | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS            | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION         | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY           |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA            | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB            | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST            | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID              | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER            | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR           | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID             | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN            | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST          | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK           | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE          | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS            | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION         | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID           |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA            |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID              |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP            |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID           |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP            |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID              |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_offset_AWVALID   | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWREADY   |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWADDR    | out |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWID      | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWLEN     | out |    8|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWSIZE    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWBURST   | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWLOCK    | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWCACHE   | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWPROT    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWQOS     | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWREGION  | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWUSER    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WVALID    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WREADY    |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WDATA     | out |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WSTRB     | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WLAST     | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WID       | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WUSER     | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARVALID   | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARREADY   |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARADDR    | out |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARID      | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARLEN     | out |    8|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARSIZE    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARBURST   | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARLOCK    | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARCACHE   | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARPROT    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARQOS     | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARREGION  | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARUSER    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RVALID    |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RREADY    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RDATA     |  in |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RLAST     |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RID       |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RUSER     |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RRESP     |  in |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BVALID    |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BREADY    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BRESP     |  in |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BID       |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BUSER     |  in |    1|    m_axi   |  gmem_offset |    pointer   |
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 49
* Pipeline: 4
  Pipeline-0: II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1: II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2: II = 1, D = 3, States = { 34 35 36 }
  Pipeline-3: II = 1, D = 3, States = { 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	13  / (exitcond9)
	11  / (!exitcond9)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	24  / (exitcond3)
	22  / (!exitcond3)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	25  / true
25 --> 
	26  / (!init_read & !exitcond)
	33  / (!init_read & exitcond) | (init_read & exitcond1)
	29  / (init_read & !exitcond1)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	25  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	25  / true
33 --> 
	34  / true
34 --> 
	37  / (exitcond4)
	35  / (!exitcond4)
35 --> 
	36  / true
36 --> 
	34  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	45  / (exitcond5)
	43  / (!exitcond5)
43 --> 
	44  / true
44 --> 
	42  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: para_read [1/1] 1.00ns
:0  %para_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %para)

ST_1: init_read [1/1] 1.00ns
:1  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

ST_1: frame_out_read [1/1] 1.00ns
:2  %frame_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_out)

ST_1: frame_in_read [1/1] 1.00ns
:3  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)

ST_1: tmp_4 [1/1] 0.00ns
:4  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %para_read, i32 2, i32 31)

ST_1: tmp_10_cast [1/1] 0.00ns
:5  %tmp_10_cast = zext i30 %tmp_4 to i31

ST_1: tmp_30_cast [1/1] 0.00ns
:6  %tmp_30_cast = sext i32 %frame_out_read to i33

ST_1: tmp_31_cast [1/1] 0.00ns
:7  %tmp_31_cast = sext i32 %frame_in_read to i33

ST_1: stg_58 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem_offset), !map !48

ST_1: stg_59 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !54

ST_1: stg_60 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !60

ST_1: stg_61 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !66

ST_1: stg_62 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

ST_1: stg_63 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_out, [10 x i8]* @mode3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_64 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_65 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_66 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(float* %gmem_offset, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_67 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %para, [10 x i8]* @mode5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_68 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1809, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_69 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1809, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_70 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_1: stg_71 [1/1] 1.57ns
:21  br label %1


 <State 2>: 3.40ns
ST_2: x [1/1] 0.00ns
:0  %x = phi i9 [ 0, %0 ], [ %x_1, %burst.wr.end33 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %burst.wr.end33 ]

ST_2: phi_mul9 [1/1] 0.00ns
:2  %phi_mul9 = phi i19 [ 0, %0 ], [ %next_mul1, %burst.wr.end33 ]

ST_2: next_mul1 [1/1] 2.08ns
:3  %next_mul1 = add i19 %phi_mul9, 1800

ST_2: next_mul [1/1] 2.08ns
:4  %next_mul = add i17 %phi_mul, 300

ST_2: exitcond2 [1/1] 2.03ns
:5  %exitcond2 = icmp eq i9 %x, -256

ST_2: stg_78 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: x_1 [1/1] 1.84ns
:7  %x_1 = add i9 %x, 1

ST_2: stg_80 [1/1] 0.00ns
:8  br i1 %exitcond2, label %5, label %2

ST_2: tmp_5 [1/1] 0.00ns
:2  %tmp_5 = zext i19 %phi_mul9 to i31

ST_2: tmp_7 [1/1] 2.44ns
:3  %tmp_7 = add i31 %tmp_5, %tmp_10_cast

ST_2: stg_83 [1/1] 0.00ns
:0  ret i32 0


 <State 3>: 8.75ns
ST_3: tmp_10 [1/1] 0.00ns
:4  %tmp_10 = zext i31 %tmp_7 to i64

ST_3: gmem_offset_addr [1/1] 0.00ns
:5  %gmem_offset_addr = getelementptr float* %gmem_offset, i64 %tmp_10

ST_3: p_rd_req [7/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)


 <State 4>: 8.75ns
ST_4: p_rd_req [6/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)


 <State 5>: 8.75ns
ST_5: p_rd_req [5/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)


 <State 6>: 8.75ns
ST_6: p_rd_req [4/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)


 <State 7>: 8.75ns
ST_7: p_rd_req [3/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)


 <State 8>: 8.75ns
ST_8: p_rd_req [2/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)


 <State 9>: 8.75ns
ST_9: tmp [1/1] 0.00ns
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1810) nounwind

ST_9: stg_93 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_9: p_rd_req [1/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)

ST_9: stg_95 [1/1] 1.57ns
:7  br label %burst.rd.header


 <State 10>: 2.11ns
ST_10: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i11 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]

ST_10: exitcond9 [1/1] 2.11ns
burst.rd.header:1  %exitcond9 = icmp eq i11 %indvar, -248

ST_10: stg_98 [1/1] 0.00ns
burst.rd.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

ST_10: indvar_next [1/1] 1.84ns
burst.rd.header:3  %indvar_next = add i11 %indvar, 1

ST_10: stg_100 [1/1] 0.00ns
burst.rd.header:4  br i1 %exitcond9, label %burst.rd.end, label %burst.rd.body


 <State 11>: 8.75ns
ST_11: gmem_offset_addr_1 [1/1] 0.00ns
burst.rd.body:3  %gmem_offset_addr_1 = getelementptr float* %gmem_offset, i64 %tmp_10

ST_11: gmem_offset_addr_1_read [1/1] 8.75ns
burst.rd.body:4  %gmem_offset_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset_addr_1)


 <State 12>: 2.71ns
ST_12: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_12: stg_104 [1/1] 0.00ns
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)

ST_12: empty [1/1] 0.00ns
burst.rd.body:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([78 x i8]* @memcpy_OC_backsub_IC_unsigned_s) nounwind

ST_12: tmp_6 [1/1] 0.00ns
burst.rd.body:5  %tmp_6 = zext i11 %indvar to i64

ST_12: parameters_addr [1/1] 0.00ns
burst.rd.body:6  %parameters_addr = getelementptr [1800 x float]* @parameters, i64 0, i64 %tmp_6

ST_12: stg_108 [1/1] 2.71ns
burst.rd.body:7  store float %gmem_offset_addr_1_read, float* %parameters_addr, align 4

ST_12: burstread_rend [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_12: stg_110 [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 13>: 2.44ns
ST_13: tmp_27 [1/1] 0.00ns
burst.rd.end:0  %tmp_27 = zext i17 %phi_mul to i33

ST_13: tmp_29 [1/1] 2.44ns
burst.rd.end:1  %tmp_29 = add i33 %tmp_27, %tmp_31_cast


 <State 14>: 8.75ns
ST_14: tmp_30 [1/1] 0.00ns
burst.rd.end:2  %tmp_30 = sext i33 %tmp_29 to i64

ST_14: gmem_addr [1/1] 0.00ns
burst.rd.end:3  %gmem_addr = getelementptr i8* %gmem, i64 %tmp_30

ST_14: p_rd_req11 [7/7] 8.75ns
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)


 <State 15>: 8.75ns
ST_15: p_rd_req11 [6/7] 8.75ns
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)


 <State 16>: 8.75ns
ST_16: p_rd_req11 [5/7] 8.75ns
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)


 <State 17>: 8.75ns
ST_17: p_rd_req11 [4/7] 8.75ns
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)


 <State 18>: 8.75ns
ST_18: p_rd_req11 [3/7] 8.75ns
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)


 <State 19>: 8.75ns
ST_19: p_rd_req11 [2/7] 8.75ns
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)


 <State 20>: 8.75ns
ST_20: p_rd_req11 [1/7] 8.75ns
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)

ST_20: stg_122 [1/1] 1.57ns
burst.rd.end:5  br label %burst.rd.header14


 <State 21>: 2.03ns
ST_21: indvar1 [1/1] 0.00ns
burst.rd.header14:0  %indvar1 = phi i9 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body15 ]

ST_21: exitcond3 [1/1] 2.03ns
burst.rd.header14:1  %exitcond3 = icmp eq i9 %indvar1, -212

ST_21: stg_125 [1/1] 0.00ns
burst.rd.header14:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300)

ST_21: indvar_next1 [1/1] 1.84ns
burst.rd.header14:3  %indvar_next1 = add i9 %indvar1, 1

ST_21: stg_127 [1/1] 0.00ns
burst.rd.header14:4  br i1 %exitcond3, label %burst.rd.end13, label %burst.rd.body15


 <State 22>: 8.75ns
ST_22: gmem_addr_1 [1/1] 0.00ns
burst.rd.body15:3  %gmem_addr_1 = getelementptr i8* %gmem, i64 %tmp_30

ST_22: gmem_addr_1_read [1/1] 8.75ns
burst.rd.body15:4  %gmem_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem_addr_1)


 <State 23>: 2.71ns
ST_23: burstread_rbegin1 [1/1] 0.00ns
burst.rd.body15:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_23: stg_131 [1/1] 0.00ns
burst.rd.body15:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

ST_23: empty_8 [1/1] 0.00ns
burst.rd.body15:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_23: tmp_8 [1/1] 0.00ns
burst.rd.body15:5  %tmp_8 = zext i9 %indvar1 to i64

ST_23: data_array_addr [1/1] 0.00ns
burst.rd.body15:6  %data_array_addr = getelementptr [300 x i8]* @data_array, i64 0, i64 %tmp_8

ST_23: stg_135 [1/1] 2.71ns
burst.rd.body15:7  store i8 %gmem_addr_1_read, i8* %data_array_addr, align 1

ST_23: burstread_rend24 [1/1] 0.00ns
burst.rd.body15:8  %burstread_rend24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

ST_23: stg_137 [1/1] 0.00ns
burst.rd.body15:9  br label %burst.rd.header14


 <State 24>: 1.57ns
ST_24: stg_138 [1/1] 1.57ns
burst.rd.end13:0  br i1 %init_read, label %.preheader3, label %.preheader


 <State 25>: 4.79ns
ST_25: j [1/1] 0.00ns
.preheader:0  %j = phi i9 [ %j_1, %4 ], [ 0, %burst.rd.end13 ]

ST_25: exitcond [1/1] 2.03ns
.preheader:1  %exitcond = icmp eq i9 %j, -212

ST_25: j_1 [1/1] 1.84ns
.preheader:2  %j_1 = add i9 %j, 1

ST_25: stg_142 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %.loopexit, label %4

ST_25: tmp_24 [1/1] 0.00ns
:3  %tmp_24 = zext i9 %j to i64

ST_25: data_array_addr_2 [1/1] 0.00ns
:4  %data_array_addr_2 = getelementptr inbounds [300 x i8]* @data_array, i64 0, i64 %tmp_24

ST_25: data_array_load_1 [2/2] 2.71ns
:5  %data_array_load_1 = load i8* %data_array_addr_2, align 1

ST_25: i [1/1] 0.00ns
.preheader3:0  %i = phi i9 [ %i_1, %3 ], [ 0, %burst.rd.end13 ]

ST_25: exitcond1 [1/1] 2.03ns
.preheader3:1  %exitcond1 = icmp eq i9 %i, -212

ST_25: i_1 [1/1] 1.84ns
.preheader3:2  %i_1 = add i9 %i, 1

ST_25: stg_149 [1/1] 0.00ns
.preheader3:3  br i1 %exitcond1, label %.loopexit, label %3

ST_25: i_cast8 [1/1] 0.00ns
:0  %i_cast8 = zext i9 %i to i17

ST_25: tmp_9 [1/1] 2.08ns
:4  %tmp_9 = add i17 %i_cast8, %phi_mul

ST_25: tmp_s [1/1] 0.00ns
:5  %tmp_s = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_9, i1 false)

ST_25: tmp_32 [1/1] 0.00ns
:6  %tmp_32 = zext i18 %tmp_s to i64

ST_25: tmp_33 [1/1] 0.00ns
:7  %tmp_33 = or i18 %tmp_s, 1

ST_25: tmp_34 [1/1] 0.00ns
:8  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_33)

ST_25: matchsum_addr [1/1] 0.00ns
:9  %matchsum_addr = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_32

ST_25: stg_157 [1/1] 2.71ns
:10  store i8 0, i8* %matchsum_addr, align 2

ST_25: matchsum_addr_1 [1/1] 0.00ns
:11  %matchsum_addr_1 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_34

ST_25: stg_159 [1/1] 2.71ns
:12  store i8 0, i8* %matchsum_addr_1, align 1

ST_25: back_gauss_addr [1/1] 0.00ns
:13  %back_gauss_addr = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_32

ST_25: stg_161 [1/1] 2.71ns
:14  store i1 true, i1* %back_gauss_addr, align 2

ST_25: back_gauss_addr_1 [1/1] 0.00ns
:15  %back_gauss_addr_1 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_34

ST_25: stg_163 [1/1] 2.71ns
:16  store i1 true, i1* %back_gauss_addr_1, align 1

ST_25: p_shl [1/1] 0.00ns
:17  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %i, i3 0)

ST_25: p_shl_cast [1/1] 0.00ns
:18  %p_shl_cast = zext i12 %p_shl to i13

ST_25: p_shl1 [1/1] 0.00ns
:19  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i, i1 false)

ST_25: p_shl1_cast [1/1] 0.00ns
:20  %p_shl1_cast = zext i10 %p_shl1 to i13

ST_25: tmp_11 [1/1] 1.84ns
:21  %tmp_11 = sub i13 %p_shl_cast, %p_shl1_cast

ST_25: tmp_11_cast [1/1] 0.00ns
:22  %tmp_11_cast = sext i13 %tmp_11 to i32

ST_25: tmp_12 [1/1] 0.00ns
:23  %tmp_12 = zext i32 %tmp_11_cast to i64

ST_25: parameters_addr_1 [1/1] 0.00ns
:24  %parameters_addr_1 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_12

ST_25: stg_172 [1/1] 2.71ns
:25  store float 0.000000e+00, float* %parameters_addr_1, align 8

ST_25: tmp_13 [1/1] 0.00ns
:26  %tmp_13 = or i32 %tmp_11_cast, 1

ST_25: tmp_14 [1/1] 0.00ns
:27  %tmp_14 = zext i32 %tmp_13 to i64

ST_25: parameters_addr_2 [1/1] 0.00ns
:28  %parameters_addr_2 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_14

ST_25: stg_176 [1/1] 2.71ns
:29  store float 0.000000e+00, float* %parameters_addr_2, align 4

ST_25: tmp_31 [1/1] 2.44ns
.loopexit:0  %tmp_31 = add i33 %tmp_27, %tmp_30_cast


 <State 26>: 2.71ns
ST_26: data_array_load_1 [1/2] 2.71ns
:5  %data_array_load_1 = load i8* %data_array_addr_2, align 1


 <State 27>: 7.42ns
ST_27: tmp_25 [2/2] 7.42ns
:6  %tmp_25 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load_1, i9 %j, [1800 x float]* @parameters, i9 %x) nounwind


 <State 28>: 3.96ns
ST_28: stg_180 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300)

ST_28: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

ST_28: stg_182 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_28: tmp_25 [1/2] 1.57ns
:6  %tmp_25 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load_1, i9 %j, [1800 x float]* @parameters, i9 %x) nounwind

ST_28: out_frame_addr_1 [1/1] 0.00ns
:7  %out_frame_addr_1 = getelementptr [300 x i1]* @out_frame, i64 0, i64 %tmp_24

ST_28: stg_185 [1/1] 2.39ns
:8  store i1 %tmp_25, i1* %out_frame_addr_1, align 1

ST_28: empty_10 [1/1] 0.00ns
:9  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_3) nounwind

ST_28: stg_187 [1/1] 0.00ns
:10  br label %.preheader


 <State 29>: 4.67ns
ST_29: tmp_15 [1/1] 1.96ns
:30  %tmp_15 = add i13 %tmp_11, 2

ST_29: tmp_15_cast [1/1] 0.00ns
:31  %tmp_15_cast = sext i13 %tmp_15 to i32

ST_29: tmp_16 [1/1] 0.00ns
:32  %tmp_16 = zext i32 %tmp_15_cast to i64

ST_29: parameters_addr_3 [1/1] 0.00ns
:33  %parameters_addr_3 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_16

ST_29: stg_192 [1/1] 2.71ns
:34  store float 4.900000e+03, float* %parameters_addr_3, align 8

ST_29: tmp_17 [1/1] 1.96ns
:35  %tmp_17 = add i13 %tmp_11, 3

ST_29: tmp_17_cast [1/1] 0.00ns
:36  %tmp_17_cast = sext i13 %tmp_17 to i32

ST_29: tmp_18 [1/1] 0.00ns
:37  %tmp_18 = zext i32 %tmp_17_cast to i64

ST_29: parameters_addr_4 [1/1] 0.00ns
:38  %parameters_addr_4 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_18

ST_29: stg_197 [1/1] 2.71ns
:39  store float 4.900000e+03, float* %parameters_addr_4, align 4

ST_29: tmp_23 [1/1] 0.00ns
:50  %tmp_23 = zext i9 %i to i64

ST_29: data_array_addr_1 [1/1] 0.00ns
:51  %data_array_addr_1 = getelementptr inbounds [300 x i8]* @data_array, i64 0, i64 %tmp_23

ST_29: data_array_load [2/2] 2.71ns
:52  %data_array_load = load i8* %data_array_addr_1, align 1


 <State 30>: 4.67ns
ST_30: tmp_19 [1/1] 1.96ns
:40  %tmp_19 = add i13 %tmp_11, 4

ST_30: tmp_19_cast [1/1] 0.00ns
:41  %tmp_19_cast = sext i13 %tmp_19 to i32

ST_30: tmp_20 [1/1] 0.00ns
:42  %tmp_20 = zext i32 %tmp_19_cast to i64

ST_30: parameters_addr_5 [1/1] 0.00ns
:43  %parameters_addr_5 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_20

ST_30: stg_205 [1/1] 2.71ns
:44  store float 0x3FB70A3D80000000, float* %parameters_addr_5, align 8

ST_30: tmp_21 [1/1] 1.96ns
:45  %tmp_21 = add i13 %tmp_11, 5

ST_30: tmp_21_cast [1/1] 0.00ns
:46  %tmp_21_cast = sext i13 %tmp_21 to i32

ST_30: tmp_22 [1/1] 0.00ns
:47  %tmp_22 = zext i32 %tmp_21_cast to i64

ST_30: parameters_addr_6 [1/1] 0.00ns
:48  %parameters_addr_6 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_22

ST_30: stg_210 [1/1] 2.71ns
:49  store float 0x3FB70A3D80000000, float* %parameters_addr_6, align 4

ST_30: data_array_load [1/2] 2.71ns
:52  %data_array_load = load i8* %data_array_addr_1, align 1


 <State 31>: 7.42ns
ST_31: tmp_2 [2/2] 7.42ns
:53  %tmp_2 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load, i9 %i, [1800 x float]* @parameters, i9 %x) nounwind


 <State 32>: 3.96ns
ST_32: stg_213 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300)

ST_32: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1811) nounwind

ST_32: stg_215 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_32: tmp_2 [1/2] 1.57ns
:53  %tmp_2 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load, i9 %i, [1800 x float]* @parameters, i9 %x) nounwind

ST_32: out_frame_addr [1/1] 0.00ns
:54  %out_frame_addr = getelementptr [300 x i1]* @out_frame, i64 0, i64 %tmp_23

ST_32: stg_218 [1/1] 2.39ns
:55  store i1 %tmp_2, i1* %out_frame_addr, align 1

ST_32: empty_9 [1/1] 0.00ns
:56  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1811, i32 %tmp_1) nounwind

ST_32: stg_220 [1/1] 0.00ns
:57  br label %.preheader3


 <State 33>: 8.75ns
ST_33: tmp_36 [1/1] 0.00ns
.loopexit:1  %tmp_36 = sext i33 %tmp_31 to i64

ST_33: gmem_addr_2 [1/1] 0.00ns
.loopexit:2  %gmem_addr_2 = getelementptr i8* %gmem, i64 %tmp_36

ST_33: p_wr_req [1/1] 8.75ns
.loopexit:3  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr_2, i32 300)

ST_33: stg_224 [1/1] 1.57ns
.loopexit:4  br label %burst.wr.header


 <State 34>: 3.40ns
ST_34: indvar2 [1/1] 0.00ns
burst.wr.header:0  %indvar2 = phi i9 [ 0, %.loopexit ], [ %indvar_next2, %burst.wr.body ]

ST_34: exitcond4 [1/1] 2.03ns
burst.wr.header:1  %exitcond4 = icmp eq i9 %indvar2, -212

ST_34: stg_227 [1/1] 0.00ns
burst.wr.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300)

ST_34: indvar_next2 [1/1] 1.84ns
burst.wr.header:3  %indvar_next2 = add i9 %indvar2, 1

ST_34: stg_229 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond4, label %burst.wr.header34.preheader, label %burst.wr.body

ST_34: tmp_26 [1/1] 0.00ns
burst.wr.body:3  %tmp_26 = zext i9 %indvar2 to i64

ST_34: out_frame_addr_2 [1/1] 0.00ns
burst.wr.body:4  %out_frame_addr_2 = getelementptr [300 x i1]* @out_frame, i64 0, i64 %tmp_26

ST_34: out_frame_load [2/2] 2.39ns
burst.wr.body:5  %out_frame_load = load i1* %out_frame_addr_2, align 1


 <State 35>: 3.76ns
ST_35: out_frame_load [1/2] 2.39ns
burst.wr.body:5  %out_frame_load = load i1* %out_frame_addr_2, align 1

ST_35: extLd [1/1] 1.37ns
burst.wr.body:6  %extLd = select i1 %out_frame_load, i8 -1, i8 0


 <State 36>: 8.75ns
ST_36: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_36: stg_236 [1/1] 0.00ns
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

ST_36: empty_11 [1/1] 0.00ns
burst.wr.body:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([86 x i8]* @memcpy_OC_frame_out_OC_backsub) nounwind

ST_36: gmem_addr_4 [1/1] 0.00ns
burst.wr.body:7  %gmem_addr_4 = getelementptr i8* %gmem, i64 %tmp_36

ST_36: stg_239 [1/1] 8.75ns
burst.wr.body:8  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr_4, i8 %extLd, i1 true)

ST_36: burstwrite_rend [1/1] 0.00ns
burst.wr.body:9  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_36: stg_241 [1/1] 0.00ns
burst.wr.body:10  br label %burst.wr.header


 <State 37>: 8.75ns
ST_37: gmem_addr_3 [1/1] 0.00ns
burst.wr.header34.preheader:0  %gmem_addr_3 = getelementptr i8* %gmem, i64 %tmp_36

ST_37: p_wr_resp [5/5] 8.75ns
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 38>: 8.75ns
ST_38: p_wr_resp [4/5] 8.75ns
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 39>: 8.75ns
ST_39: p_wr_resp [3/5] 8.75ns
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 40>: 8.75ns
ST_40: p_wr_resp [2/5] 8.75ns
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 41>: 8.75ns
ST_41: p_wr_resp [1/5] 8.75ns
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)

ST_41: gmem_offset_addr_2 [1/1] 0.00ns
burst.wr.header34.preheader:2  %gmem_offset_addr_2 = getelementptr float* %gmem_offset, i64 %tmp_10

ST_41: p_wr_req12 [1/1] 8.75ns
burst.wr.header34.preheader:3  %p_wr_req12 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset_addr_2, i32 1800)

ST_41: stg_250 [1/1] 1.57ns
burst.wr.header34.preheader:4  br label %burst.wr.header34


 <State 42>: 3.48ns
ST_42: indvar3 [1/1] 0.00ns
burst.wr.header34:0  %indvar3 = phi i11 [ %indvar_next3, %burst.wr.body35 ], [ 0, %burst.wr.header34.preheader ]

ST_42: exitcond5 [1/1] 2.11ns
burst.wr.header34:1  %exitcond5 = icmp eq i11 %indvar3, -248

ST_42: stg_253 [1/1] 0.00ns
burst.wr.header34:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

ST_42: indvar_next3 [1/1] 1.84ns
burst.wr.header34:3  %indvar_next3 = add i11 %indvar3, 1

ST_42: stg_255 [1/1] 0.00ns
burst.wr.header34:4  br i1 %exitcond5, label %burst.wr.end33, label %burst.wr.body35

ST_42: tmp_28 [1/1] 0.00ns
burst.wr.body35:3  %tmp_28 = zext i11 %indvar3 to i64

ST_42: parameters_addr_7 [1/1] 0.00ns
burst.wr.body35:4  %parameters_addr_7 = getelementptr [1800 x float]* @parameters, i64 0, i64 %tmp_28

ST_42: parameters_load [2/2] 2.71ns
burst.wr.body35:5  %parameters_load = load float* %parameters_addr_7, align 4


 <State 43>: 2.71ns
ST_43: parameters_load [1/2] 2.71ns
burst.wr.body35:5  %parameters_load = load float* %parameters_addr_7, align 4


 <State 44>: 8.75ns
ST_44: burstwrite_rbegin1 [1/1] 0.00ns
burst.wr.body35:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_44: stg_261 [1/1] 0.00ns
burst.wr.body35:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29)

ST_44: empty_12 [1/1] 0.00ns
burst.wr.body35:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopName([82 x i8]* @memcpy_OC_para_OC_backsub_IC_u) nounwind

ST_44: gmem_offset_addr_4 [1/1] 0.00ns
burst.wr.body35:6  %gmem_offset_addr_4 = getelementptr float* %gmem_offset, i64 %tmp_10

ST_44: stg_264 [1/1] 8.75ns
burst.wr.body35:7  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset_addr_4, float %parameters_load, i4 -1)

ST_44: burstwrite_rend45 [1/1] 0.00ns
burst.wr.body35:8  %burstwrite_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind

ST_44: stg_266 [1/1] 0.00ns
burst.wr.body35:9  br label %burst.wr.header34


 <State 45>: 8.75ns
ST_45: gmem_offset_addr_3 [1/1] 0.00ns
burst.wr.end33:0  %gmem_offset_addr_3 = getelementptr float* %gmem_offset, i64 %tmp_10

ST_45: p_wr_resp13 [5/5] 8.75ns
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)


 <State 46>: 8.75ns
ST_46: p_wr_resp13 [4/5] 8.75ns
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)


 <State 47>: 8.75ns
ST_47: p_wr_resp13 [3/5] 8.75ns
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)


 <State 48>: 8.75ns
ST_48: p_wr_resp13 [2/5] 8.75ns
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)


 <State 49>: 8.75ns
ST_49: p_wr_resp13 [1/5] 8.75ns
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)

ST_49: empty_13 [1/1] 0.00ns
burst.wr.end33:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1810, i32 %tmp) nounwind

ST_49: stg_274 [1/1] 0.00ns
burst.wr.end33:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x7f21f3fc2900; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x7f22038a4e20; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f21f1c70ef0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f21f0483f50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f21f052fda0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ para]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f21f05c6ab0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parameters]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x7f21e2b8cfd0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x7f21f0480d50; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ matchsum]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0x7f21e8658950; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ back_gauss]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0x7f21e8599db0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ alpha_w]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; mode=0x7f21e8597170; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ akt]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; mode=0x7f21e8721a90; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ vinit]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; mode=0x7f2202af7f50; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ F]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; mode=0x7f21f325f6c0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out_frame]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x7f21e86d2e20; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
para_read               (read             ) [ 00000000000000000000000000000000000000000000000000]
init_read               (read             ) [ 00111111111111111111111111111111111111111111111111]
frame_out_read          (read             ) [ 00000000000000000000000000000000000000000000000000]
frame_in_read           (read             ) [ 00000000000000000000000000000000000000000000000000]
tmp_4                   (partselect       ) [ 00000000000000000000000000000000000000000000000000]
tmp_10_cast             (zext             ) [ 00111111111111111111111111111111111111111111111111]
tmp_30_cast             (sext             ) [ 00111111111111111111111111111111111111111111111111]
tmp_31_cast             (sext             ) [ 00111111111111111111111111111111111111111111111111]
stg_58                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
stg_59                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
stg_60                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
stg_61                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
stg_62                  (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000]
stg_63                  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
stg_64                  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
stg_65                  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
stg_66                  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
stg_67                  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
stg_68                  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
stg_69                  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
stg_70                  (specprotocol     ) [ 00000000000000000000000000000000000000000000000000]
stg_71                  (br               ) [ 01111111111111111111111111111111111111111111111111]
x                       (phi              ) [ 00111111111111111111111111111111100000000000000000]
phi_mul                 (phi              ) [ 00111111111111111111111111111111100000000000000000]
phi_mul9                (phi              ) [ 00100000000000000000000000000000000000000000000000]
next_mul1               (add              ) [ 01111111111111111111111111111111111111111111111111]
next_mul                (add              ) [ 01111111111111111111111111111111111111111111111111]
exitcond2               (icmp             ) [ 00111111111111111111111111111111111111111111111111]
stg_78                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
x_1                     (add              ) [ 01111111111111111111111111111111111111111111111111]
stg_80                  (br               ) [ 00000000000000000000000000000000000000000000000000]
tmp_5                   (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_7                   (add              ) [ 00010000000000000000000000000000000000000000000000]
stg_83                  (ret              ) [ 00000000000000000000000000000000000000000000000000]
tmp_10                  (zext             ) [ 00001111111111111111111111111111111111111111110000]
gmem_offset_addr        (getelementptr    ) [ 00001111110000000000000000000000000000000000000000]
tmp                     (specregionbegin  ) [ 00000000001111111111111111111111111111111111111111]
stg_93                  (specprotocol     ) [ 00000000000000000000000000000000000000000000000000]
p_rd_req                (readreq          ) [ 00000000000000000000000000000000000000000000000000]
stg_95                  (br               ) [ 00111111111111111111111111111111111111111111111111]
indvar                  (phi              ) [ 00000000001110000000000000000000000000000000000000]
exitcond9               (icmp             ) [ 00111111111111111111111111111111111111111111111111]
stg_98                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
indvar_next             (add              ) [ 00111111111111111111111111111111111111111111111111]
stg_100                 (br               ) [ 00000000000000000000000000000000000000000000000000]
gmem_offset_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
gmem_offset_addr_1_read (read             ) [ 00000000001010000000000000000000000000000000000000]
burstread_rbegin        (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
stg_104                 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
empty                   (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
tmp_6                   (zext             ) [ 00000000000000000000000000000000000000000000000000]
parameters_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_108                 (store            ) [ 00000000000000000000000000000000000000000000000000]
burstread_rend          (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
stg_110                 (br               ) [ 00111111111111111111111111111111111111111111111111]
tmp_27                  (zext             ) [ 00000000000000111111111111111111100000000000000000]
tmp_29                  (add              ) [ 00000000000000100000000000000000000000000000000000]
tmp_30                  (sext             ) [ 00000000000000011111111100000000000000000000000000]
gmem_addr               (getelementptr    ) [ 00000000000000011111100000000000000000000000000000]
p_rd_req11              (readreq          ) [ 00000000000000000000000000000000000000000000000000]
stg_122                 (br               ) [ 00111111111111111111111111111111111111111111111111]
indvar1                 (phi              ) [ 00000000000000000000011100000000000000000000000000]
exitcond3               (icmp             ) [ 00111111111111111111111111111111111111111111111111]
stg_125                 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
indvar_next1            (add              ) [ 00111111111111111111111111111111111111111111111111]
stg_127                 (br               ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_1_read        (read             ) [ 00000000000000000000010100000000000000000000000000]
burstread_rbegin1       (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
stg_131                 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
empty_8                 (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
tmp_8                   (zext             ) [ 00000000000000000000000000000000000000000000000000]
data_array_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_135                 (store            ) [ 00000000000000000000000000000000000000000000000000]
burstread_rend24        (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
stg_137                 (br               ) [ 00111111111111111111111111111111111111111111111111]
stg_138                 (br               ) [ 00111111111111111111111111111111111111111111111111]
j                       (phi              ) [ 00000000000000000000000001111111100000000000000000]
exitcond                (icmp             ) [ 00111111111111111111111111111111111111111111111111]
j_1                     (add              ) [ 00111111111111111111111111111111111111111111111111]
stg_142                 (br               ) [ 00000000000000000000000000000000000000000000000000]
tmp_24                  (zext             ) [ 00000000000000000000000000111000000000000000000000]
data_array_addr_2       (getelementptr    ) [ 00000000000000000000000000100000000000000000000000]
i                       (phi              ) [ 00000000000000000000000001111111100000000000000000]
exitcond1               (icmp             ) [ 00111111111111111111111111111111111111111111111111]
i_1                     (add              ) [ 00111111111111111111111111111111111111111111111111]
stg_149                 (br               ) [ 00000000000000000000000000000000000000000000000000]
i_cast8                 (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_9                   (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
tmp_32                  (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_33                  (or               ) [ 00000000000000000000000000000000000000000000000000]
tmp_34                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
matchsum_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_157                 (store            ) [ 00000000000000000000000000000000000000000000000000]
matchsum_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_159                 (store            ) [ 00000000000000000000000000000000000000000000000000]
back_gauss_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_161                 (store            ) [ 00000000000000000000000000000000000000000000000000]
back_gauss_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_163                 (store            ) [ 00000000000000000000000000000000000000000000000000]
p_shl                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
p_shl_cast              (zext             ) [ 00000000000000000000000000000000000000000000000000]
p_shl1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
p_shl1_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_11                  (sub              ) [ 00000000000000000000000000000110000000000000000000]
tmp_11_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_12                  (zext             ) [ 00000000000000000000000000000000000000000000000000]
parameters_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_172                 (store            ) [ 00000000000000000000000000000000000000000000000000]
tmp_13                  (or               ) [ 00000000000000000000000000000000000000000000000000]
tmp_14                  (zext             ) [ 00000000000000000000000000000000000000000000000000]
parameters_addr_2       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_176                 (store            ) [ 00000000000000000000000000000000000000000000000000]
tmp_31                  (add              ) [ 00000000000000000000000000000000010000000000000000]
data_array_load_1       (load             ) [ 00000000000000000000000000011000000000000000000000]
stg_180                 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
tmp_3                   (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
stg_182                 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
tmp_25                  (call             ) [ 00000000000000000000000000000000000000000000000000]
out_frame_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_185                 (store            ) [ 00000000000000000000000000000000000000000000000000]
empty_10                (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
stg_187                 (br               ) [ 00111111111111111111111111111111111111111111111111]
tmp_15                  (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_15_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_16                  (zext             ) [ 00000000000000000000000000000000000000000000000000]
parameters_addr_3       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_192                 (store            ) [ 00000000000000000000000000000000000000000000000000]
tmp_17                  (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_17_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_18                  (zext             ) [ 00000000000000000000000000000000000000000000000000]
parameters_addr_4       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_197                 (store            ) [ 00000000000000000000000000000000000000000000000000]
tmp_23                  (zext             ) [ 00000000000000000000000000000011100000000000000000]
data_array_addr_1       (getelementptr    ) [ 00000000000000000000000000000010000000000000000000]
tmp_19                  (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_19_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_20                  (zext             ) [ 00000000000000000000000000000000000000000000000000]
parameters_addr_5       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_205                 (store            ) [ 00000000000000000000000000000000000000000000000000]
tmp_21                  (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_21_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_22                  (zext             ) [ 00000000000000000000000000000000000000000000000000]
parameters_addr_6       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_210                 (store            ) [ 00000000000000000000000000000000000000000000000000]
data_array_load         (load             ) [ 00000000000000000000000000000001100000000000000000]
stg_213                 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
tmp_1                   (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
stg_215                 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
tmp_2                   (call             ) [ 00000000000000000000000000000000000000000000000000]
out_frame_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_218                 (store            ) [ 00000000000000000000000000000000000000000000000000]
empty_9                 (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
stg_220                 (br               ) [ 00111111111111111111111111111111111111111111111111]
tmp_36                  (sext             ) [ 00000000000000000000000000000000001111000000000000]
gmem_addr_2             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
p_wr_req                (writereq         ) [ 00000000000000000000000000000000000000000000000000]
stg_224                 (br               ) [ 00111111111111111111111111111111111111111111111111]
indvar2                 (phi              ) [ 00000000000000000000000000000000001000000000000000]
exitcond4               (icmp             ) [ 00111111111111111111111111111111111111111111111111]
stg_227                 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
indvar_next2            (add              ) [ 00111111111111111111111111111111111111111111111111]
stg_229                 (br               ) [ 00000000000000000000000000000000000000000000000000]
tmp_26                  (zext             ) [ 00000000000000000000000000000000000000000000000000]
out_frame_addr_2        (getelementptr    ) [ 00000000000000000000000000000000001100000000000000]
out_frame_load          (load             ) [ 00000000000000000000000000000000000000000000000000]
extLd                   (select           ) [ 00000000000000000000000000000000001010000000000000]
burstwrite_rbegin       (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
stg_236                 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
empty_11                (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_4             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_239                 (write            ) [ 00000000000000000000000000000000000000000000000000]
burstwrite_rend         (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
stg_241                 (br               ) [ 00111111111111111111111111111111111111111111111111]
gmem_addr_3             (getelementptr    ) [ 00000000000000000000000000000000000000111100000000]
p_wr_resp               (writeresp        ) [ 00000000000000000000000000000000000000000000000000]
gmem_offset_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
p_wr_req12              (writereq         ) [ 00000000000000000000000000000000000000000000000000]
stg_250                 (br               ) [ 00111111111111111111111111111111111111111111111111]
indvar3                 (phi              ) [ 00000000000000000000000000000000000000000010000000]
exitcond5               (icmp             ) [ 00111111111111111111111111111111111111111111111111]
stg_253                 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
indvar_next3            (add              ) [ 00111111111111111111111111111111111111111111111111]
stg_255                 (br               ) [ 00000000000000000000000000000000000000000000000000]
tmp_28                  (zext             ) [ 00000000000000000000000000000000000000000000000000]
parameters_addr_7       (getelementptr    ) [ 00000000000000000000000000000000000000000011000000]
parameters_load         (load             ) [ 00000000000000000000000000000000000000000010100000]
burstwrite_rbegin1      (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
stg_261                 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
empty_12                (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
gmem_offset_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
stg_264                 (write            ) [ 00000000000000000000000000000000000000000000000000]
burstwrite_rend45       (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
stg_266                 (br               ) [ 00111111111111111111111111111111111111111111111111]
gmem_offset_addr_3      (getelementptr    ) [ 00000000000000000000000000000000000000000000001111]
p_wr_resp13             (writeresp        ) [ 00000000000000000000000000000000000000000000000000]
empty_13                (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
stg_274                 (br               ) [ 01111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="init">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="para">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="para"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="parameters">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parameters"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="matchsum">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchsum"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="back_gauss">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="back_gauss"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="alpha_w">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_w"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="akt">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="akt"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="vinit">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vinit"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="F">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_frame">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_frame"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="backsub_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_backsub_IC_unsigned_s"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_frame_in_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i17.i1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i46.i18"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backsub_EM_ALGO"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_frame_out_OC_backsub"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_para_OC_backsub_IC_u"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="para_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="para_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="init_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="frame_out_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_out_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="frame_in_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_in_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_writeresp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="0" index="4" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/3 p_wr_req12/41 stg_264/44 p_wr_resp13/45 "/>
</bind>
</comp>

<comp id="237" class="1004" name="gmem_offset_addr_1_read_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_offset_addr_1_read/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_writeresp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="255" dir="0" index="4" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req11/14 p_wr_req/33 stg_239/36 p_wr_resp/37 "/>
</bind>
</comp>

<comp id="249" class="1004" name="gmem_addr_1_read_read_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/22 "/>
</bind>
</comp>

<comp id="264" class="1004" name="parameters_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parameters_addr/12 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="3" bw="11" slack="0"/>
<pin id="363" dir="0" index="4" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="2147483647"/>
<pin id="364" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_108/12 stg_172/25 stg_176/25 stg_192/29 stg_197/29 stg_205/30 stg_210/30 parameters_load/42 "/>
</bind>
</comp>

<comp id="276" class="1004" name="data_array_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_array_addr/23 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="1"/>
<pin id="286" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_135/23 data_array_load_1/25 data_array_load/29 "/>
</bind>
</comp>

<comp id="288" class="1004" name="data_array_addr_2_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="9" slack="0"/>
<pin id="292" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_array_addr_2/25 "/>
</bind>
</comp>

<comp id="296" class="1004" name="matchsum_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="18" slack="0"/>
<pin id="300" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matchsum_addr/25 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="18" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="18" slack="0"/>
<pin id="317" dir="0" index="4" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="2147483647"/>
<pin id="318" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_157/25 stg_159/25 "/>
</bind>
</comp>

<comp id="309" class="1004" name="matchsum_addr_1_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="64" slack="0"/>
<pin id="313" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matchsum_addr_1/25 "/>
</bind>
</comp>

<comp id="321" class="1004" name="back_gauss_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="18" slack="0"/>
<pin id="325" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="back_gauss_addr/25 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="18" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="3" bw="18" slack="0"/>
<pin id="342" dir="0" index="4" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
<pin id="343" dir="1" index="5" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_161/25 stg_163/25 "/>
</bind>
</comp>

<comp id="334" class="1004" name="back_gauss_addr_1_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="64" slack="0"/>
<pin id="338" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="back_gauss_addr_1/25 "/>
</bind>
</comp>

<comp id="346" class="1004" name="parameters_addr_1_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parameters_addr_1/25 "/>
</bind>
</comp>

<comp id="355" class="1004" name="parameters_addr_2_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parameters_addr_2/25 "/>
</bind>
</comp>

<comp id="367" class="1004" name="out_frame_addr_1_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="9" slack="3"/>
<pin id="371" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_frame_addr_1/28 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_185/28 stg_218/32 out_frame_load/34 "/>
</bind>
</comp>

<comp id="379" class="1004" name="parameters_addr_3_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parameters_addr_3/29 "/>
</bind>
</comp>

<comp id="388" class="1004" name="parameters_addr_4_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="32" slack="0"/>
<pin id="392" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parameters_addr_4/29 "/>
</bind>
</comp>

<comp id="397" class="1004" name="data_array_addr_1_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="9" slack="0"/>
<pin id="401" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_array_addr_1/29 "/>
</bind>
</comp>

<comp id="405" class="1004" name="parameters_addr_5_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parameters_addr_5/30 "/>
</bind>
</comp>

<comp id="414" class="1004" name="parameters_addr_6_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parameters_addr_6/30 "/>
</bind>
</comp>

<comp id="423" class="1004" name="out_frame_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="9" slack="3"/>
<pin id="427" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_frame_addr/32 "/>
</bind>
</comp>

<comp id="431" class="1004" name="out_frame_addr_2_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="9" slack="0"/>
<pin id="435" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_frame_addr_2/34 "/>
</bind>
</comp>

<comp id="439" class="1004" name="parameters_addr_7_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="11" slack="0"/>
<pin id="443" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parameters_addr_7/42 "/>
</bind>
</comp>

<comp id="447" class="1005" name="x_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="1"/>
<pin id="449" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="x_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="9" slack="0"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="phi_mul_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="17" slack="1"/>
<pin id="461" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="phi_mul_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="17" slack="0"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="phi_mul9_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="19" slack="1"/>
<pin id="473" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul9 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="phi_mul9_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="19" slack="0"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul9/2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="indvar_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="1"/>
<pin id="484" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="indvar_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="11" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/10 "/>
</bind>
</comp>

<comp id="494" class="1005" name="indvar1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="1"/>
<pin id="496" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="498" class="1004" name="indvar1_phi_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="9" slack="0"/>
<pin id="502" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/21 "/>
</bind>
</comp>

<comp id="506" class="1005" name="j_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="1"/>
<pin id="508" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="j_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="1" slack="1"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/25 "/>
</bind>
</comp>

<comp id="518" class="1005" name="i_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="1"/>
<pin id="520" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="i_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="1" slack="1"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/25 "/>
</bind>
</comp>

<comp id="530" class="1005" name="indvar2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="1"/>
<pin id="532" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar2 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="indvar2_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="9" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar2/34 "/>
</bind>
</comp>

<comp id="541" class="1005" name="indvar3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="1"/>
<pin id="543" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar3 (phireg) "/>
</bind>
</comp>

<comp id="545" class="1004" name="indvar3_phi_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="0"/>
<pin id="547" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="1" slack="1"/>
<pin id="549" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar3/42 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_backsub_EM_ALGO_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="1"/>
<pin id="555" dir="0" index="2" bw="9" slack="2"/>
<pin id="556" dir="0" index="3" bw="32" slack="0"/>
<pin id="557" dir="0" index="4" bw="9" slack="21"/>
<pin id="558" dir="0" index="5" bw="1" slack="0"/>
<pin id="559" dir="0" index="6" bw="32" slack="0"/>
<pin id="560" dir="0" index="7" bw="32" slack="0"/>
<pin id="561" dir="0" index="8" bw="8" slack="0"/>
<pin id="562" dir="0" index="9" bw="32" slack="0"/>
<pin id="563" dir="0" index="10" bw="32" slack="0"/>
<pin id="564" dir="1" index="11" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_25/27 tmp_2/31 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr/3 gmem_offset_addr_1/11 gmem_offset_addr_2/41 gmem_offset_addr_4/44 gmem_offset_addr_3/45 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/14 gmem_addr_1/22 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/33 gmem_addr_4/36 gmem_addr_3/37 "/>
</bind>
</comp>

<comp id="597" class="1005" name="reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_offset_addr gmem_offset_addr_3 "/>
</bind>
</comp>

<comp id="602" class="1005" name="reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="1"/>
<pin id="604" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_array_load_1 data_array_load "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="30" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="3" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_10_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="30" slack="0"/>
<pin id="619" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_30_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="33" slack="20"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_31_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="33" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="next_mul1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="19" slack="0"/>
<pin id="631" dir="0" index="1" bw="12" slack="0"/>
<pin id="632" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="next_mul_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="17" slack="0"/>
<pin id="637" dir="0" index="1" bw="10" slack="0"/>
<pin id="638" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="exitcond2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="9" slack="0"/>
<pin id="643" dir="0" index="1" bw="9" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="x_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_5_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="19" slack="0"/>
<pin id="655" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="19" slack="0"/>
<pin id="659" dir="0" index="1" bw="30" slack="1"/>
<pin id="660" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_10_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="31" slack="1"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="exitcond9_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="11" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="indvar_next_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_6_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="2"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_27_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="17" slack="9"/>
<pin id="685" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/13 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_29_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="17" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="10"/>
<pin id="690" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/13 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_30_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="33" slack="1"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30/14 "/>
</bind>
</comp>

<comp id="696" class="1004" name="exitcond3_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="9" slack="0"/>
<pin id="698" dir="0" index="1" bw="9" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/21 "/>
</bind>
</comp>

<comp id="702" class="1004" name="indvar_next1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/21 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_8_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="2"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/23 "/>
</bind>
</comp>

<comp id="713" class="1004" name="exitcond_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="9" slack="0"/>
<pin id="715" dir="0" index="1" bw="9" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/25 "/>
</bind>
</comp>

<comp id="719" class="1004" name="j_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/25 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_24_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/25 "/>
</bind>
</comp>

<comp id="730" class="1004" name="exitcond1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="0" index="1" bw="9" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/25 "/>
</bind>
</comp>

<comp id="736" class="1004" name="i_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/25 "/>
</bind>
</comp>

<comp id="742" class="1004" name="i_cast8_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="0"/>
<pin id="744" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast8/25 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_9_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="9" slack="0"/>
<pin id="748" dir="0" index="1" bw="17" slack="19"/>
<pin id="749" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/25 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_s_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="18" slack="0"/>
<pin id="754" dir="0" index="1" bw="17" slack="0"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_32_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="18" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/25 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_33_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="18" slack="0"/>
<pin id="768" dir="0" index="1" bw="18" slack="0"/>
<pin id="769" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_33/25 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_34_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="0" index="2" bw="18" slack="0"/>
<pin id="776" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/25 "/>
</bind>
</comp>

<comp id="782" class="1004" name="p_shl_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="12" slack="0"/>
<pin id="784" dir="0" index="1" bw="9" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/25 "/>
</bind>
</comp>

<comp id="790" class="1004" name="p_shl_cast_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="12" slack="0"/>
<pin id="792" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/25 "/>
</bind>
</comp>

<comp id="794" class="1004" name="p_shl1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="0"/>
<pin id="796" dir="0" index="1" bw="9" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/25 "/>
</bind>
</comp>

<comp id="802" class="1004" name="p_shl1_cast_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="10" slack="0"/>
<pin id="804" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/25 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_11_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="12" slack="0"/>
<pin id="808" dir="0" index="1" bw="10" slack="0"/>
<pin id="809" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/25 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_11_cast_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="13" slack="0"/>
<pin id="814" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/25 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_12_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="13" slack="0"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/25 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_13_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/25 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_14_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/25 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_31_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="17" slack="10"/>
<pin id="834" dir="0" index="1" bw="32" slack="20"/>
<pin id="835" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/25 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_15_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="13" slack="1"/>
<pin id="838" dir="0" index="1" bw="3" slack="0"/>
<pin id="839" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/29 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_15_cast_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="13" slack="0"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/29 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_16_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="13" slack="0"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/29 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_17_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="13" slack="1"/>
<pin id="852" dir="0" index="1" bw="3" slack="0"/>
<pin id="853" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/29 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_17_cast_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="13" slack="0"/>
<pin id="857" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/29 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_18_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="13" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/29 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_23_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="9" slack="1"/>
<pin id="866" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/29 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_19_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="13" slack="2"/>
<pin id="871" dir="0" index="1" bw="4" slack="0"/>
<pin id="872" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/30 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_19_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="13" slack="0"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/30 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_20_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="13" slack="0"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/30 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_21_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="13" slack="2"/>
<pin id="885" dir="0" index="1" bw="4" slack="0"/>
<pin id="886" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/30 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_21_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="13" slack="0"/>
<pin id="890" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/30 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_22_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="13" slack="0"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/30 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_36_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="33" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36/33 "/>
</bind>
</comp>

<comp id="901" class="1004" name="exitcond4_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="9" slack="0"/>
<pin id="903" dir="0" index="1" bw="9" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/34 "/>
</bind>
</comp>

<comp id="907" class="1004" name="indvar_next2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next2/34 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_26_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="9" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/34 "/>
</bind>
</comp>

<comp id="918" class="1004" name="extLd_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="8" slack="0"/>
<pin id="921" dir="0" index="2" bw="8" slack="0"/>
<pin id="922" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="extLd/35 "/>
</bind>
</comp>

<comp id="926" class="1004" name="exitcond5_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="11" slack="0"/>
<pin id="928" dir="0" index="1" bw="11" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/42 "/>
</bind>
</comp>

<comp id="932" class="1004" name="indvar_next3_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="11" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next3/42 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_28_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="11" slack="0"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/42 "/>
</bind>
</comp>

<comp id="943" class="1005" name="init_read_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="19"/>
<pin id="945" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_10_cast_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="31" slack="1"/>
<pin id="949" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_30_cast_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="33" slack="20"/>
<pin id="954" dir="1" index="1" bw="33" slack="20"/>
</pin_list>
<bind>
<opset="tmp_30_cast "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_31_cast_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="33" slack="10"/>
<pin id="959" dir="1" index="1" bw="33" slack="10"/>
</pin_list>
<bind>
<opset="tmp_31_cast "/>
</bind>
</comp>

<comp id="962" class="1005" name="next_mul1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="19" slack="0"/>
<pin id="964" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="next_mul_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="17" slack="0"/>
<pin id="969" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="975" class="1005" name="x_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="9" slack="0"/>
<pin id="977" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="tmp_7_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="31" slack="1"/>
<pin id="982" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="985" class="1005" name="tmp_10_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="64" slack="8"/>
<pin id="987" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="990" class="1005" name="exitcond9_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9 "/>
</bind>
</comp>

<comp id="994" class="1005" name="indvar_next_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="11" slack="0"/>
<pin id="996" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="999" class="1005" name="gmem_offset_addr_1_read_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_offset_addr_1_read "/>
</bind>
</comp>

<comp id="1004" class="1005" name="tmp_27_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="33" slack="10"/>
<pin id="1006" dir="1" index="1" bw="33" slack="10"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_29_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="33" slack="1"/>
<pin id="1011" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_30_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="64" slack="8"/>
<pin id="1016" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="gmem_addr_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="1"/>
<pin id="1021" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1024" class="1005" name="exitcond3_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="indvar_next1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="9" slack="0"/>
<pin id="1030" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="gmem_addr_1_read_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="1"/>
<pin id="1035" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1041" class="1005" name="j_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="9" slack="0"/>
<pin id="1043" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_24_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="64" slack="3"/>
<pin id="1048" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="data_array_addr_2_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="9" slack="1"/>
<pin id="1053" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_array_addr_2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="i_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="9" slack="0"/>
<pin id="1061" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_11_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="13" slack="1"/>
<pin id="1066" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_31_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="33" slack="1"/>
<pin id="1074" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_23_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="64" slack="3"/>
<pin id="1079" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="data_array_addr_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="9" slack="1"/>
<pin id="1084" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_array_addr_1 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_36_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="64" slack="2"/>
<pin id="1089" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="exitcond4_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="1"/>
<pin id="1094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="indvar_next2_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="9" slack="0"/>
<pin id="1098" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next2 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="out_frame_addr_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="9" slack="1"/>
<pin id="1103" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="out_frame_addr_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="extLd_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="1"/>
<pin id="1108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="extLd "/>
</bind>
</comp>

<comp id="1111" class="1005" name="gmem_addr_3_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="1"/>
<pin id="1113" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="exitcond5_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="1"/>
<pin id="1118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="indvar_next3_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="11" slack="0"/>
<pin id="1122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next3 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="parameters_addr_7_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="11" slack="1"/>
<pin id="1127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="parameters_addr_7 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="parameters_load_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="parameters_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="210"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="94" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="96" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="110" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="126" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="128" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="134" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="180" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="256"><net_src comp="190" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="152" pin="0"/><net_sink comp="242" pin=4"/></net>

<net id="258"><net_src comp="192" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="259"><net_src comp="194" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="261"><net_src comp="200" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="262"><net_src comp="202" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="263"><net_src comp="204" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="122" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="122" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="122" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="288" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="122" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="150" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="122" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="150" pin="0"/><net_sink comp="303" pin=4"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="303" pin=3"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="122" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="152" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="122" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="152" pin="0"/><net_sink comp="328" pin=4"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="328" pin=3"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="122" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="160" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="354"><net_src comp="346" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="360"><net_src comp="12" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="122" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="160" pin="0"/><net_sink comp="271" pin=4"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="271" pin=3"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="122" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="122" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="168" pin="0"/><net_sink comp="271" pin=4"/></net>

<net id="387"><net_src comp="379" pin="3"/><net_sink comp="271" pin=3"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="122" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="168" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="396"><net_src comp="388" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="122" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="397" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="410"><net_src comp="12" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="122" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="174" pin="0"/><net_sink comp="271" pin=4"/></net>

<net id="413"><net_src comp="405" pin="3"/><net_sink comp="271" pin=3"/></net>

<net id="419"><net_src comp="12" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="122" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="174" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="422"><net_src comp="414" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="428"><net_src comp="28" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="122" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="423" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="122" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="431" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="444"><net_src comp="12" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="122" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="439" pin="3"/><net_sink comp="271" pin=3"/></net>

<net id="450"><net_src comp="76" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="451" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="462"><net_src comp="78" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="463" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="102" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="486" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="497"><net_src comp="76" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="498" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="509"><net_src comp="76" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="517"><net_src comp="510" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="529"><net_src comp="522" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="102" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="565"><net_src comp="552" pin="11"/><net_sink comp="374" pin=1"/></net>

<net id="566"><net_src comp="162" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="567"><net_src comp="506" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="568"><net_src comp="12" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="569"><net_src comp="447" pin="1"/><net_sink comp="552" pin=4"/></net>

<net id="570"><net_src comp="18" pin="0"/><net_sink comp="552" pin=5"/></net>

<net id="571"><net_src comp="20" pin="0"/><net_sink comp="552" pin=6"/></net>

<net id="572"><net_src comp="22" pin="0"/><net_sink comp="552" pin=7"/></net>

<net id="573"><net_src comp="16" pin="0"/><net_sink comp="552" pin=8"/></net>

<net id="574"><net_src comp="24" pin="0"/><net_sink comp="552" pin=9"/></net>

<net id="575"><net_src comp="26" pin="0"/><net_sink comp="552" pin=10"/></net>

<net id="576"><net_src comp="518" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="581"><net_src comp="2" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="577" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="583"><net_src comp="577" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="588"><net_src comp="0" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="584" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="590"><net_src comp="584" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="595"><net_src comp="0" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="591" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="600"><net_src comp="577" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="605"><net_src comp="283" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="613"><net_src comp="34" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="206" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="36" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="38" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="620"><net_src comp="607" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="218" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="224" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="475" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="82" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="463" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="84" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="451" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="86" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="451" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="92" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="475" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="670"><net_src comp="486" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="104" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="486" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="108" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="482" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="686"><net_src comp="459" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="692" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="700"><net_src comp="498" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="130" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="498" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="92" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="494" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="717"><net_src comp="510" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="130" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="510" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="92" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="510" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="734"><net_src comp="522" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="130" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="522" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="92" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="522" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="459" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="140" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="746" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="142" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="763"><net_src comp="752" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="770"><net_src comp="752" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="144" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="146" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="148" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="766" pin="2"/><net_sink comp="772" pin=2"/></net>

<net id="780"><net_src comp="772" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="781"><net_src comp="772" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="787"><net_src comp="154" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="522" pin="4"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="156" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="782" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="158" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="522" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="142" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="805"><net_src comp="794" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="790" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="825"><net_src comp="812" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="74" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="840"><net_src comp="166" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="836" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="854"><net_src comp="170" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="850" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="867"><net_src comp="518" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="873"><net_src comp="172" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="869" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="887"><net_src comp="176" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="883" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="900"><net_src comp="897" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="905"><net_src comp="534" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="130" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="534" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="92" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="534" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="923"><net_src comp="374" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="182" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="150" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="930"><net_src comp="545" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="104" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="545" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="108" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="545" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="946"><net_src comp="212" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="617" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="955"><net_src comp="621" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="960"><net_src comp="625" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="965"><net_src comp="629" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="970"><net_src comp="635" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="978"><net_src comp="647" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="983"><net_src comp="657" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="988"><net_src comp="662" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="993"><net_src comp="666" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="672" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1002"><net_src comp="237" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1007"><net_src comp="683" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1012"><net_src comp="687" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1017"><net_src comp="692" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1022"><net_src comp="584" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1027"><net_src comp="696" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="702" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1036"><net_src comp="249" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1044"><net_src comp="719" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1049"><net_src comp="725" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1054"><net_src comp="288" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1062"><net_src comp="736" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1067"><net_src comp="806" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1070"><net_src comp="1064" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1071"><net_src comp="1064" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1075"><net_src comp="832" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1080"><net_src comp="864" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1085"><net_src comp="397" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1090"><net_src comp="897" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1095"><net_src comp="901" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="907" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1104"><net_src comp="431" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1109"><net_src comp="918" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1114"><net_src comp="591" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1119"><net_src comp="926" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="932" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1128"><net_src comp="439" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="1133"><net_src comp="271" pin="5"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="230" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {36 }
	Port: gmem_offset | {44 }
  - Chain level:
	State 1
		tmp_10_cast : 1
	State 2
		next_mul1 : 1
		next_mul : 1
		exitcond2 : 1
		x_1 : 1
		stg_80 : 2
		tmp_5 : 1
		tmp_7 : 2
	State 3
		gmem_offset_addr : 1
		p_rd_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exitcond9 : 1
		indvar_next : 1
		stg_100 : 2
	State 11
		gmem_offset_addr_1_read : 1
	State 12
		parameters_addr : 1
		stg_108 : 2
		burstread_rend : 1
	State 13
		tmp_29 : 1
	State 14
		gmem_addr : 1
		p_rd_req11 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		exitcond3 : 1
		indvar_next1 : 1
		stg_127 : 2
	State 22
		gmem_addr_1_read : 1
	State 23
		data_array_addr : 1
		stg_135 : 2
		burstread_rend24 : 1
	State 24
	State 25
		exitcond : 1
		j_1 : 1
		stg_142 : 2
		tmp_24 : 1
		data_array_addr_2 : 2
		data_array_load_1 : 3
		exitcond1 : 1
		i_1 : 1
		stg_149 : 2
		i_cast8 : 1
		tmp_9 : 2
		tmp_s : 3
		tmp_32 : 4
		tmp_33 : 4
		tmp_34 : 4
		matchsum_addr : 5
		stg_157 : 6
		matchsum_addr_1 : 5
		stg_159 : 6
		back_gauss_addr : 5
		stg_161 : 6
		back_gauss_addr_1 : 5
		stg_163 : 6
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_11 : 3
		tmp_11_cast : 4
		tmp_12 : 5
		parameters_addr_1 : 6
		stg_172 : 7
		tmp_13 : 5
		tmp_14 : 5
		parameters_addr_2 : 6
		stg_176 : 7
	State 26
	State 27
	State 28
		stg_185 : 1
		empty_10 : 1
	State 29
		tmp_15_cast : 1
		tmp_16 : 2
		parameters_addr_3 : 3
		stg_192 : 4
		tmp_17_cast : 1
		tmp_18 : 2
		parameters_addr_4 : 3
		stg_197 : 4
		data_array_addr_1 : 1
		data_array_load : 2
	State 30
		tmp_19_cast : 1
		tmp_20 : 2
		parameters_addr_5 : 3
		stg_205 : 4
		tmp_21_cast : 1
		tmp_22 : 2
		parameters_addr_6 : 3
		stg_210 : 4
	State 31
	State 32
		stg_218 : 1
		empty_9 : 1
	State 33
		gmem_addr_2 : 1
		p_wr_req : 2
	State 34
		exitcond4 : 1
		indvar_next2 : 1
		stg_229 : 2
		tmp_26 : 1
		out_frame_addr_2 : 2
		out_frame_load : 3
	State 35
		extLd : 1
	State 36
		stg_239 : 1
		burstwrite_rend : 1
	State 37
		p_wr_resp : 1
	State 38
	State 39
	State 40
	State 41
		p_wr_req12 : 1
	State 42
		exitcond5 : 1
		indvar_next3 : 1
		stg_255 : 2
		tmp_28 : 1
		parameters_addr_7 : 2
		parameters_load : 3
	State 43
	State 44
		stg_264 : 1
		burstwrite_rend45 : 1
	State 45
		p_wr_resp13 : 1
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   call   |      grp_backsub_EM_ALGO_fu_552     |    19   |  44.322 |   6302  |   9663  |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           next_mul1_fu_629          |    0    |    0    |    0    |    19   |
|          |           next_mul_fu_635           |    0    |    0    |    0    |    17   |
|          |              x_1_fu_647             |    0    |    0    |    0    |    9    |
|          |             tmp_7_fu_657            |    0    |    0    |    0    |    30   |
|          |          indvar_next_fu_672         |    0    |    0    |    0    |    11   |
|          |            tmp_29_fu_687            |    0    |    0    |    0    |    32   |
|          |         indvar_next1_fu_702         |    0    |    0    |    0    |    9    |
|          |              j_1_fu_719             |    0    |    0    |    0    |    9    |
|    add   |              i_1_fu_736             |    0    |    0    |    0    |    9    |
|          |             tmp_9_fu_746            |    0    |    0    |    0    |    17   |
|          |            tmp_31_fu_832            |    0    |    0    |    0    |    32   |
|          |            tmp_15_fu_836            |    0    |    0    |    0    |    13   |
|          |            tmp_17_fu_850            |    0    |    0    |    0    |    13   |
|          |            tmp_19_fu_869            |    0    |    0    |    0    |    13   |
|          |            tmp_21_fu_883            |    0    |    0    |    0    |    13   |
|          |         indvar_next2_fu_907         |    0    |    0    |    0    |    9    |
|          |         indvar_next3_fu_932         |    0    |    0    |    0    |    11   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           exitcond2_fu_641          |    0    |    0    |    0    |    3    |
|          |           exitcond9_fu_666          |    0    |    0    |    0    |    4    |
|          |           exitcond3_fu_696          |    0    |    0    |    0    |    3    |
|   icmp   |           exitcond_fu_713           |    0    |    0    |    0    |    3    |
|          |           exitcond1_fu_730          |    0    |    0    |    0    |    3    |
|          |           exitcond4_fu_901          |    0    |    0    |    0    |    3    |
|          |           exitcond5_fu_926          |    0    |    0    |    0    |    4    |
|----------|-------------------------------------|---------|---------|---------|---------|
|    sub   |            tmp_11_fu_806            |    0    |    0    |    0    |    12   |
|----------|-------------------------------------|---------|---------|---------|---------|
|  select  |             extLd_fu_918            |    0    |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |        para_read_read_fu_206        |    0    |    0    |    0    |    0    |
|          |        init_read_read_fu_212        |    0    |    0    |    0    |    0    |
|   read   |      frame_out_read_read_fu_218     |    0    |    0    |    0    |    0    |
|          |      frame_in_read_read_fu_224      |    0    |    0    |    0    |    0    |
|          | gmem_offset_addr_1_read_read_fu_237 |    0    |    0    |    0    |    0    |
|          |     gmem_addr_1_read_read_fu_249    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_230        |    0    |    0    |    0    |    0    |
|          |         grp_writeresp_fu_242        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|partselect|             tmp_4_fu_607            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          tmp_10_cast_fu_617         |    0    |    0    |    0    |    0    |
|          |             tmp_5_fu_653            |    0    |    0    |    0    |    0    |
|          |            tmp_10_fu_662            |    0    |    0    |    0    |    0    |
|          |             tmp_6_fu_678            |    0    |    0    |    0    |    0    |
|          |            tmp_27_fu_683            |    0    |    0    |    0    |    0    |
|          |             tmp_8_fu_708            |    0    |    0    |    0    |    0    |
|          |            tmp_24_fu_725            |    0    |    0    |    0    |    0    |
|          |            i_cast8_fu_742           |    0    |    0    |    0    |    0    |
|          |            tmp_32_fu_760            |    0    |    0    |    0    |    0    |
|   zext   |          p_shl_cast_fu_790          |    0    |    0    |    0    |    0    |
|          |          p_shl1_cast_fu_802         |    0    |    0    |    0    |    0    |
|          |            tmp_12_fu_816            |    0    |    0    |    0    |    0    |
|          |            tmp_14_fu_827            |    0    |    0    |    0    |    0    |
|          |            tmp_16_fu_845            |    0    |    0    |    0    |    0    |
|          |            tmp_18_fu_859            |    0    |    0    |    0    |    0    |
|          |            tmp_23_fu_864            |    0    |    0    |    0    |    0    |
|          |            tmp_20_fu_878            |    0    |    0    |    0    |    0    |
|          |            tmp_22_fu_892            |    0    |    0    |    0    |    0    |
|          |            tmp_26_fu_913            |    0    |    0    |    0    |    0    |
|          |            tmp_28_fu_938            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          tmp_30_cast_fu_621         |    0    |    0    |    0    |    0    |
|          |          tmp_31_cast_fu_625         |    0    |    0    |    0    |    0    |
|          |            tmp_30_fu_692            |    0    |    0    |    0    |    0    |
|          |          tmp_11_cast_fu_812         |    0    |    0    |    0    |    0    |
|   sext   |          tmp_15_cast_fu_841         |    0    |    0    |    0    |    0    |
|          |          tmp_17_cast_fu_855         |    0    |    0    |    0    |    0    |
|          |          tmp_19_cast_fu_874         |    0    |    0    |    0    |    0    |
|          |          tmp_21_cast_fu_888         |    0    |    0    |    0    |    0    |
|          |            tmp_36_fu_897            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |             tmp_s_fu_752            |    0    |    0    |    0    |    0    |
|bitconcatenate|            tmp_34_fu_772            |    0    |    0    |    0    |    0    |
|          |             p_shl_fu_782            |    0    |    0    |    0    |    0    |
|          |            p_shl1_fu_794            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|    or    |            tmp_33_fu_766            |    0    |    0    |    0    |    0    |
|          |            tmp_13_fu_821            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    19   |  44.322 |   6302  |   9972  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|     F    |    0   |   64   |    1   |
|    akt   |    2   |    0   |    0   |
|back_gauss|   16   |    0   |    0   |
|data_array|    1   |    0   |    0   |
| matchsum |   128  |    0   |    0   |
| out_frame|    0   |    2   |    5   |
|parameters|    4   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   151  |   66   |    6   |
+----------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   data_array_addr_1_reg_1082  |    9   |
|   data_array_addr_2_reg_1051  |    9   |
|       exitcond3_reg_1024      |    1   |
|       exitcond4_reg_1092      |    1   |
|       exitcond5_reg_1116      |    1   |
|       exitcond9_reg_990       |    1   |
|         extLd_reg_1106        |    8   |
|   gmem_addr_1_read_reg_1033   |    8   |
|      gmem_addr_3_reg_1111     |    8   |
|       gmem_addr_reg_1019      |    8   |
|gmem_offset_addr_1_read_reg_999|   32   |
|          i_1_reg_1059         |    9   |
|           i_reg_518           |    9   |
|        indvar1_reg_494        |    9   |
|        indvar2_reg_530        |    9   |
|        indvar3_reg_541        |   11   |
|     indvar_next1_reg_1028     |    9   |
|     indvar_next2_reg_1096     |    9   |
|     indvar_next3_reg_1120     |   11   |
|      indvar_next_reg_994      |   11   |
|         indvar_reg_482        |   11   |
|       init_read_reg_943       |    1   |
|          j_1_reg_1041         |    9   |
|           j_reg_506           |    9   |
|       next_mul1_reg_962       |   19   |
|        next_mul_reg_967       |   17   |
|   out_frame_addr_2_reg_1101   |    9   |
|   parameters_addr_7_reg_1125  |   11   |
|    parameters_load_reg_1130   |   32   |
|        phi_mul9_reg_471       |   19   |
|        phi_mul_reg_459        |   17   |
|            reg_597            |   32   |
|            reg_602            |    8   |
|      tmp_10_cast_reg_947      |   31   |
|         tmp_10_reg_985        |   64   |
|        tmp_11_reg_1064        |   13   |
|        tmp_23_reg_1077        |   64   |
|        tmp_24_reg_1046        |   64   |
|        tmp_27_reg_1004        |   33   |
|        tmp_29_reg_1009        |   33   |
|      tmp_30_cast_reg_952      |   33   |
|        tmp_30_reg_1014        |   64   |
|      tmp_31_cast_reg_957      |   33   |
|        tmp_31_reg_1072        |   33   |
|        tmp_36_reg_1087        |   64   |
|         tmp_7_reg_980         |   31   |
|          x_1_reg_975          |    9   |
|           x_reg_447           |    9   |
+-------------------------------+--------+
|             Total             |   945  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|    grp_writeresp_fu_230    |  p0  |   4  |   1  |    4   ||    1    |
|    grp_writeresp_fu_230    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_writeresp_fu_230    |  p2  |   2  |  32  |   64   ||    32   |
|    grp_writeresp_fu_242    |  p0  |   4  |   1  |    4   ||    1    |
|    grp_writeresp_fu_242    |  p1  |   4  |   8  |   32   ||    8    |
|    grp_writeresp_fu_242    |  p2  |   2  |  10  |   20   ||    10   |
|      grp_access_fu_271     |  p0  |   4  |  11  |   44   ||    11   |
|      grp_access_fu_271     |  p1  |   4  |  32  |   128  ||    32   |
|      grp_access_fu_271     |  p3  |   5  |  11  |   55   ||    11   |
|      grp_access_fu_271     |  p4  |   3  |  32  |   96   |
|      grp_access_fu_283     |  p0  |   5  |   9  |   45   ||    9    |
|      grp_access_fu_374     |  p0  |   4  |   9  |   36   ||    9    |
|          x_reg_447         |  p0  |   2  |   9  |   18   ||    9    |
|       phi_mul_reg_459      |  p0  |   2  |  17  |   34   ||    17   |
|       indvar_reg_482       |  p0  |   2  |  11  |   22   ||    11   |
|       indvar1_reg_494      |  p0  |   2  |   9  |   18   ||    9    |
|          j_reg_506         |  p0  |   2  |   9  |   18   ||    9    |
|          i_reg_518         |  p0  |   2  |   9  |   18   ||    9    |
| grp_backsub_EM_ALGO_fu_552 |  p2  |   2  |   9  |   18   ||    9    |
|         grp_fu_577         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_fu_584         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_fu_591         |  p1  |   2  |  32  |   64   ||    32   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   930  ||  35.298 ||   325   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   19   |   44   |  6302  |  9972  |
|   Memory  |   151  |    -   |    -   |   66   |    6   |
|Multiplexer|    -   |    -   |   35   |    -   |   325  |
|  Register |    -   |    -   |    -   |   945  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   151  |   19   |   79   |  7313  |  10303 |
+-----------+--------+--------+--------+--------+--------+
