Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,1792
design__instance__area,11916.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0006478106370195746
power__switching__total,0.0005562378792092204
power__leakage__total,1.274544025875457e-08
power__total,0.0012040612054988742
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.02048
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.02048
timing__hold__ws__corner:nom_tt_025C_1v80,0.363869
timing__setup__ws__corner:nom_tt_025C_1v80,9.751171
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.363869
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,9.751171
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.030749
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.030749
timing__hold__ws__corner:nom_ss_100C_1v60,0.968753
timing__setup__ws__corner:nom_ss_100C_1v60,-0.710678
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-6.619256
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.710678
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.968753
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,15
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.710678
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,15
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.01762
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.01762
timing__hold__ws__corner:nom_ff_n40C_1v95,0.13991
timing__setup__ws__corner:nom_ff_n40C_1v95,13.585988
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.13991
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.585988
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,0.036772
clock__skew__worst_setup,-0.030749
timing__hold__ws,0.133998
timing__setup__ws,-0.886351
timing__hold__tns,0.0
timing__setup__tns,-9.30366
timing__hold__wns,0.0
timing__setup__wns,-0.886351
timing__hold_vio__count,0
timing__hold_r2r__ws,0.133998
timing__hold_r2r_vio__count,0
timing__setup_vio__count,46
timing__setup_r2r__ws,-0.886351
timing__setup_r2r_vio__count,46
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,1792
design__instance__area__stdcell,11916.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.347871
design__instance__utilization__stdcell,0.347871
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26395.7
design__violations,0
design__instance__count__setup_buffer,1
design__instance__count__hold_buffer,17
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1355
route__net__special,2
route__drc_errors__iter:1,576
route__wirelength__iter:1,29356
route__drc_errors__iter:2,153
route__wirelength__iter:2,29129
route__drc_errors__iter:3,145
route__wirelength__iter:3,28955
route__drc_errors__iter:4,5
route__wirelength__iter:4,28993
route__drc_errors__iter:5,0
route__wirelength__iter:5,28994
route__drc_errors,0
route__wirelength,28994
route__vias,9437
route__vias__singlecut,9437
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,199.84
timing__unannotated_net__count__corner:nom_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.018274
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.018274
timing__hold__ws__corner:min_tt_025C_1v80,0.355398
timing__setup__ws__corner:min_tt_025C_1v80,9.841014
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.355398
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,9.841014
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.02819
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.02819
timing__hold__ws__corner:min_ss_100C_1v60,0.953798
timing__setup__ws__corner:min_ss_100C_1v60,-0.567567
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-4.514648
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-0.567567
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.953798
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,15
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.567567
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,15
timing__unannotated_net__count__corner:min_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.015481
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.015481
timing__hold__ws__corner:min_ff_n40C_1v95,0.133998
timing__setup__ws__corner:min_ff_n40C_1v95,13.659458
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.133998
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.659458
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.025998
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.025998
timing__hold__ws__corner:max_tt_025C_1v80,0.37345
timing__setup__ws__corner:max_tt_025C_1v80,9.645246
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.37345
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,9.645246
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.036772
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.036772
timing__hold__ws__corner:max_ss_100C_1v60,0.985309
timing__setup__ws__corner:max_ss_100C_1v60,-0.886351
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-9.30366
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-0.886351
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.985309
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,16
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.886351
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,16
timing__unannotated_net__count__corner:max_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.022885
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.022885
timing__hold__ws__corner:max_ff_n40C_1v95,0.14559
timing__setup__ws__corner:max_ff_n40C_1v95,13.498563
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.14559
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.498563
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000052722
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000643983
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000986444
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000643983
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000009799999999999999344773259080110250351935974322259426116943359375
ir__drop__worst,0.0000527000000000000002622034533938943923203623853623867034912109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
