Setting debug level to 1.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x0 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x20182200 read from memory, converted to 0x00221820.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000020
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x20.
src1_val = 3, src2_val = 7PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xa 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffffffff Reg  2: 0xff Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x20182200 read from memory, converted to 0x00221820.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000020
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x20.
src1_val = ffffffff, src2_val = ff
CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffffffff Reg  2: 0xff Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2006

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x20002200 read from memory, converted to 0x00220020.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000020
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x20.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x20082200 read from memory, converted to 0x00220820.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00000 fn:x000020
src1 = 1, src2 = 2, dest = 1, shift_amt = 0, fn_code = 0x20.
src1_val = 3, src2_val = 7PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0xa Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0xe0182200 read from memory, converted to 0x002218e0.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00003 fn:x000020
src1 = 1, src2 = 2, dest = 3, shift_amt = 3, fn_code = 0x20.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x21182200 read from memory, converted to 0x00221821.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000021
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x21.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xa 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffffffff Reg  2: 0x2 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x21182200 read from memory, converted to 0x00221821.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000021
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x21.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0xffffffff Reg  2: 0x2 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x21082200 read from memory, converted to 0x00220821.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00000 fn:x000021
src1 = 1, src2 = 2, dest = 1, shift_amt = 0, fn_code = 0x21.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0xa Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x21002200 read from memory, converted to 0x00220021.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000021
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x21.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0xe1182200 read from memory, converted to 0x002218e1.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00003 fn:x000021
src1 = 1, src2 = 2, dest = 3, shift_amt = 3, fn_code = 0x21.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x22182200 read from memory, converted to 0x00221822.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000022
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x22.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x4 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x22182200 read from memory, converted to 0x00221822.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000022
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x22.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2006

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x22002200 read from memory, converted to 0x00220022.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000022
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x22.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x22082200 read from memory, converted to 0x00220822.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00000 fn:x000022
src1 = 1, src2 = 2, dest = 1, shift_amt = 0, fn_code = 0x22.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x4 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0xe2182200 read from memory, converted to 0x002218e2.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00003 fn:x000022
src1 = 1, src2 = 2, dest = 3, shift_amt = 3, fn_code = 0x22.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x23182200 read from memory, converted to 0x00221823.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000023
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x23.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x4 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x23182200 read from memory, converted to 0x00221823.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000023
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x23.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xfffffffc 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x23002200 read from memory, converted to 0x00220023.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000023
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x23.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x23082200 read from memory, converted to 0x00220823.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00000 fn:x000023
src1 = 1, src2 = 2, dest = 1, shift_amt = 0, fn_code = 0x23.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x4 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0xe3182200 read from memory, converted to 0x002218e3.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00003 fn:x000023
src1 = 1, src2 = 2, dest = 3, shift_amt = 3, fn_code = 0x23.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffff00ff Reg  2: 0x12345678 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x24182200 read from memory, converted to 0x00221824.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000024
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x24.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0xffff00ff Reg  2: 0x12345678 Reg  3: 0x12340078 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffff00ff Reg  2: 0x12345678 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x24002200 read from memory, converted to 0x00220024.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000024
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x24.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0xffff00ff Reg  2: 0x12345678 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffff00ff Reg  2: 0x12345678 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x24082200 read from memory, converted to 0x00220824.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00000 fn:x000024
src1 = 1, src2 = 2, dest = 1, shift_amt = 0, fn_code = 0x24.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x12340078 Reg  2: 0x12345678 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffff00ff Reg  2: 0x12345678 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0xe4082200 read from memory, converted to 0x002208e4.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00003 fn:x000024
src1 = 1, src2 = 2, dest = 1, shift_amt = 3, fn_code = 0x24.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffff00ff Reg  2: 0x12345678 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x8888888 Reg  2: 0x77777770 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x25182200 read from memory, converted to 0x00221825.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000025
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x25.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x8888888 Reg  2: 0x77777770 Reg  3: 0x7ffffff8 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x8888888 Reg  2: 0x77777770 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x25002200 read from memory, converted to 0x00220025.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000025
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x25.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x8888888 Reg  2: 0x77777770 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x8888888 Reg  2: 0x77777770 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x25082200 read from memory, converted to 0x00220825.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00000 fn:x000025
src1 = 1, src2 = 2, dest = 1, shift_amt = 0, fn_code = 0x25.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x7ffffff8 Reg  2: 0x77777770 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x8888888 Reg  2: 0x77777770 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0xe5182200 read from memory, converted to 0x002218e5.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00003 fn:x000025
src1 = 1, src2 = 2, dest = 3, shift_amt = 3, fn_code = 0x25.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x8888888 Reg  2: 0x77777770 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x12345678 Reg  2: 0x23456789 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x26182200 read from memory, converted to 0x00221826.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000026
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x26.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x12345678 Reg  2: 0x23456789 Reg  3: 0x317131f1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x12345678 Reg  2: 0x23456789 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x26002200 read from memory, converted to 0x00220026.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000026
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x26.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x12345678 Reg  2: 0x23456789 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x12345678 Reg  2: 0x23456789 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x26082200 read from memory, converted to 0x00220826.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00000 fn:x000026
src1 = 1, src2 = 2, dest = 1, shift_amt = 0, fn_code = 0x26.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x317131f1 Reg  2: 0x23456789 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x12345678 Reg  2: 0x23456789 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0xe6182200 read from memory, converted to 0x002218e6.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00003 fn:x000026
src1 = 1, src2 = 2, dest = 3, shift_amt = 3, fn_code = 0x26.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x12345678 Reg  2: 0x23456789 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2a182200 read from memory, converted to 0x0022182a.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x00002a
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x2a.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2a182200 read from memory, converted to 0x0022182a.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x00002a
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x2a.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2a002200 read from memory, converted to 0x0022002a.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x00002a
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x2a.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2a082200 read from memory, converted to 0x0022082a.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00000 fn:x00002a
src1 = 1, src2 = 2, dest = 1, shift_amt = 0, fn_code = 0x2a.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0xea182200 read from memory, converted to 0x002218ea.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00003 fn:x00002a
src1 = 1, src2 = 2, dest = 3, shift_amt = 3, fn_code = 0x2a.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffffffff Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2a182200 read from memory, converted to 0x0022182a.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x00002a
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x2a.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0xffffffff Reg  2: 0x7 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2b182200 read from memory, converted to 0x0022182b.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x00002b
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x2b.
3 < 7PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2b182200 read from memory, converted to 0x0022182b.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x00002b
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x2b.
7 < 3PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x7 Reg  2: 0x3 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2b002200 read from memory, converted to 0x0022002b.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x00002b
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x2b.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2b082200 read from memory, converted to 0x0022082b.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00001 sh(shift amount):x00000 fn:x00002b
src1 = 1, src2 = 2, dest = 1, shift_amt = 0, fn_code = 0x2b.
3 < 7PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0xeb182200 read from memory, converted to 0x002218eb.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00003 fn:x00002b
src1 = 1, src2 = 2, dest = 3, shift_amt = 3, fn_code = 0x2b.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0xffffffff Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x2b182200 read from memory, converted to 0x0022182b.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x00002b
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x2b.
ffffffff < 7PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0xffffffff Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x80180200 read from memory, converted to 0x00021880.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000000
src1 = 0, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x00.
Shifted value 0x00000002 in reg 2 by 2 to the left logically, reg 3 now equals 0x00000008.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0x8 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0xffffffff Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x80180200 read from memory, converted to 0x00021880.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000000
src1 = 0, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x00.
Shifted value 0xffffffff in reg 2 by 2 to the left logically, reg 3 now equals 0xfffffffc.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0xffffffff Reg  3: 0xfffffffc 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x0 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x80080100 read from memory, converted to 0x00010880.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00001 d(dest):0x00001 sh(shift amount):x00002 fn:x000000
src1 = 0, src2 = 1, dest = 1, shift_amt = 2, fn_code = 0x00.
Shifted value 0x0000000c in reg 1 by 2 to the left logically, reg 1 now equals 0x0000000c.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0xc Reg  2: 0x0 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x80000200 read from memory, converted to 0x00020080.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00002 fn:x000000
src1 = 0, src2 = 2, dest = 0, shift_amt = 2, fn_code = 0x00.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x80186200 read from memory, converted to 0x00621880.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00003 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000000
src1 = 3, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x00.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x8 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x82180200 read from memory, converted to 0x00021882.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000002
src1 = 0, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x02.
Shifted value 0x00000008 in reg 2 by 2 to the right logically, reg 3 now equals 0x00000002.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x8 Reg  3: 0x2 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x82180200 read from memory, converted to 0x00021882.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000002
src1 = 0, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x02.
Shifted value 0x00000007 in reg 2 by 2 to the right logically, reg 3 now equals 0x00000001.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x7 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x8 Reg  2: 0x0 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x82080100 read from memory, converted to 0x00010882.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00001 d(dest):0x00001 sh(shift amount):x00002 fn:x000002
src1 = 0, src2 = 1, dest = 1, shift_amt = 2, fn_code = 0x02.
Shifted value 0x00000002 in reg 1 by 2 to the right logically, reg 1 now equals 0x00000002.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x0 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x82000200 read from memory, converted to 0x00020082.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00002 fn:x000002
src1 = 0, src2 = 2, dest = 0, shift_amt = 2, fn_code = 0x02.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x82186200 read from memory, converted to 0x00621882.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00003 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000002
src1 = 3, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x02.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x8 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x83180200 read from memory, converted to 0x00021883.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000003
src1 = 0, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x03.
Shifted value 0x00000008 in reg 2 by 2 to the right arithmetically, reg 3 now equals 0x00000002.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x8 Reg  3: 0x2 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x7 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x83180200 read from memory, converted to 0x00021883.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000003
src1 = 0, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x03.
Shifted value 0x00000007 in reg 2 by 2 to the right arithmetically, reg 3 now equals 0x00000001.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x7 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x8 Reg  2: 0x0 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x83080100 read from memory, converted to 0x00010883.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00001 d(dest):0x00001 sh(shift amount):x00002 fn:x000003
src1 = 0, src2 = 1, dest = 1, shift_amt = 2, fn_code = 0x03.
Shifted value 0x00000002 in reg 1 by 2 to the right arithmetically, reg 1 now equals 0x00000002.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x0 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x83000200 read from memory, converted to 0x00020083.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00002 fn:x000003
src1 = 0, src2 = 2, dest = 0, shift_amt = 2, fn_code = 0x03.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x7 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x83186200 read from memory, converted to 0x00621883.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00003 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000003
src1 = 3, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x03.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x80000000 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x83180200 read from memory, converted to 0x00021883.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00000 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00002 fn:x000003
src1 = 0, src2 = 2, dest = 3, shift_amt = 2, fn_code = 0x03.
Shifted value 0x80000000 in reg 2 by 2 to the right arithmetically, reg 3 now equals 0xe0000000.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x0 Reg  2: 0x80000000 Reg  3: 0xe0000000 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x1 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x04182200 read from memory, converted to 0x00221804.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000004
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x04.
Shifted value 0x00000001 in reg 2 by 2 to the left logically, reg 3 now equals 0x00000004.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x1 Reg  3: 0x4 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1f Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x04182200 read from memory, converted to 0x00221804.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000004
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x04.
Shifted value 0x00000003 in reg 2 by 31 to the left logically, reg 3 now equals 0x80000000.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1f Reg  2: 0x3 Reg  3: 0x80000000 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x1 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x04102200 read from memory, converted to 0x00221004.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00002 sh(shift amount):x00000 fn:x000004
src1 = 1, src2 = 2, dest = 2, shift_amt = 0, fn_code = 0x04.
Shifted value 0x00000004 in reg 2 by 2 to the left logically, reg 2 now equals 0x00000004.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x4 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1c Reg  2: 0x1 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x04002200 read from memory, converted to 0x00220004.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000004
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x04.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1c Reg  2: 0x1 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x1 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x04192200 read from memory, converted to 0x00221904.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00004 fn:x000004
src1 = 1, src2 = 2, dest = 3, shift_amt = 4, fn_code = 0x04.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x1 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x2 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x06182200 read from memory, converted to 0x00221806.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000006
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x06.
Shifted value 0x00000002 in reg 2 by 1 to the right logically, reg 3 now equals 0x00000001.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x2 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x06182200 read from memory, converted to 0x00221806.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000006
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x06.
Shifted value 0x00000003 in reg 2 by 1 to the right logically, reg 3 now equals 0x00000001.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x3 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x06102200 read from memory, converted to 0x00221006.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00002 sh(shift amount):x00000 fn:x000006
src1 = 1, src2 = 2, dest = 2, shift_amt = 0, fn_code = 0x06.
Shifted value 0x00000001 in reg 2 by 1 to the right logically, reg 2 now equals 0x00000001.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x1 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1c Reg  2: 0x1 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x06002200 read from memory, converted to 0x00220006.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000006
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x06.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1c Reg  2: 0x1 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x1 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x06192200 read from memory, converted to 0x00221906.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00004 fn:x000006
src1 = 1, src2 = 2, dest = 3, shift_amt = 4, fn_code = 0x06.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x1 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x2 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x07182200 read from memory, converted to 0x00221807.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000007
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x07.
Shifted value 0x00000002 in reg 2 by 1 to the right arithmetically, reg 3 now equals 0x00000001.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x2 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x3 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x07182200 read from memory, converted to 0x00221807.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000007
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x07.
Shifted value 0x00000003 in reg 2 by 1 to the right arithmetically, reg 3 now equals 0x00000001.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x3 Reg  3: 0x1 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x2 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x07102200 read from memory, converted to 0x00221007.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00002 sh(shift amount):x00000 fn:x000007
src1 = 1, src2 = 2, dest = 2, shift_amt = 0, fn_code = 0x07.
Shifted value 0x00000001 in reg 2 by 1 to the right arithmetically, reg 2 now equals 0x00000001.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1 Reg  2: 0x1 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x1c Reg  2: 0x1 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x07002200 read from memory, converted to 0x00220007.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00000 sh(shift amount):x00000 fn:x000007
src1 = 1, src2 = 2, dest = 0, shift_amt = 0, fn_code = 0x07.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x1c Reg  2: 0x1 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x1 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x07192200 read from memory, converted to 0x00221907.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00004 fn:x000007
src1 = 1, src2 = 2, dest = 3, shift_amt = 4, fn_code = 0x07.

CPU stepped - new state below.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x1 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x2005

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x80000000 Reg  3: 0xb 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x07182200 read from memory, converted to 0x00221807.
Opcode: 0x00000000. Instruction: R
s(reg1): 0x00001 t(reg2):0x00002 d(dest):0x00003 sh(shift amount):x00000 fn:x000007
src1 = 1, src2 = 2, dest = 3, shift_amt = 0, fn_code = 0x07.
Shifted value 0x80000000 in reg 2 by 2 to the right arithmetically, reg 3 now equals 0xe0000000.
PC: 0 nPC: 4 delay_slot: 0
CPU stepped - new state below.
-------------
pc: 4nPC: 8jPC: 0
Reg  0: 0x0 Reg  1: 0x2 Reg  2: 0x80000000 Reg  3: 0xe0000000 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

Error message: 0x0

CPU state - before step.
-------------
pc: 0nPC: 4jPC: 0
Reg  0: 0x0 Reg  1: 0x3 Reg  2: 0x5 Reg  3: 0x0 
Reg  4: 0x0 Reg  5: 0x0 Reg  6: 0x0 Reg  7: 0x0 
Reg  8: 0x0 Reg  9: 0x0 Reg 10: 0x0 Reg 11: 0x0 
Reg 12: 0x0 Reg 13: 0x0 Reg 14: 0x0 Reg 15: 0x0 
Reg 16: 0x0 Reg 17: 0x0 Reg 18: 0x0 Reg 19: 0x0 
Reg 20: 0x0 Reg 21: 0x0 Reg 22: 0x0 Reg 23: 0x0 
Reg 24: 0x0 Reg 25: 0x0 Reg 26: 0x0 Reg 27: 0x0 
Reg 28: 0x0 Reg 29: 0x0 Reg 30: 0x0 Reg 31: 0x0 
hi: 0 lo: 0
debugLevel: 1

0x58ffff7f read from memory, converted to 0x7fffff58.
