Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/GIK Institute '21/4th Semester/CS222 - Organization & Assembly/SAP 1/accumulator_isim_beh.exe -prj E:/GIK Institute '21/4th Semester/CS222 - Organization & Assembly/SAP 1/accumulator_beh.prj work.accumulator work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/GIK Institute '21/4th Semester/CS222 - Organization & Assembly/SAP 1/accumulator.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module accumulator
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable E:/GIK Institute '21/4th Semester/CS222 - Organization & Assembly/SAP 1/accumulator_isim_beh.exe
Fuse Memory Usage: 26992 KB
Fuse CPU Usage: 421 ms
