
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v' to AST representation.
Generating RTLIL representation for module `\a25_wishbone_buf'.
Warning: reg '\push' is assigned in a continuous assignment at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:87.8-87.107.
Warning: reg '\pop' is assigned in a continuous assignment at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:88.8-88.62.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: a25_wishbone_buf    
Automatically selected a25_wishbone_buf as design top module.

2.2. Analyzing design hierarchy..
Top module:  \a25_wishbone_buf

2.3. Analyzing design hierarchy..
Top module:  \a25_wishbone_buf
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:160$59 in module a25_wishbone_buf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:154$56 in module a25_wishbone_buf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23 in module a25_wishbone_buf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:98$17 in module a25_wishbone_buf.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:90$13 in module a25_wishbone_buf.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 7 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:79$69'.
  Set init value: \ack_owed_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:77$68'.
  Set init value: \wait_rdata_valid_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:76$67'.
  Set init value: \busy_reading_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:75$66'.
  Set init value: \wbuf_rp_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:74$65'.
  Set init value: \wbuf_wp_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:73$64'.
  Set init value: \wbuf_write_r = 2'00
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:63$63'.
  Set init value: \wbuf_used_r = 2'00

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:79$69'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:77$68'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:76$67'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:75$66'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:74$65'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:73$64'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:63$63'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:160$59'.
     1/1: $0\wait_rdata_valid_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:154$56'.
     1/1: $0\busy_reading_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:127$29'.
     1/1: $0\wbuf_rp_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
     1/9: $0\wbuf_write_r[1:0] [1]
     2/9: $0\wbuf_write_r[1:0] [0]
     3/9: $0\wbuf_wp_r[0:0]
     4/9: $0\wbuf_be_r1[15:0]
     5/9: $0\wbuf_be_r0[15:0]
     6/9: $0\wbuf_wdata_r1[127:0]
     7/9: $0\wbuf_wdata_r0[127:0]
     8/9: $0\wbuf_addr_r1[31:0]
     9/9: $0\wbuf_addr_r0[31:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:98$17'.
     1/1: $0\ack_owed_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:90$13'.
     1/1: $0\wbuf_used_r[1:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\a25_wishbone_buf.\wait_rdata_valid_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:160$59'.
  created $dff cell `$procdff$145' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\busy_reading_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:154$56'.
  created $dff cell `$procdff$146' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_rp_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:127$29'.
  created $dff cell `$procdff$147' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_addr_r0' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
  created $dff cell `$procdff$148' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_addr_r1' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_wdata_r0' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
  created $dff cell `$procdff$150' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_wdata_r1' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
  created $dff cell `$procdff$151' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_be_r0' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
  created $dff cell `$procdff$152' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_be_r1' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
  created $dff cell `$procdff$153' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_write_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
  created $dff cell `$procdff$154' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_wp_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
  created $dff cell `$procdff$155' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\ack_owed_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:98$17'.
  created $dff cell `$procdff$156' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_used_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:90$13'.
  created $dff cell `$procdff$157' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:79$69'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:77$68'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:76$67'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:75$66'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:74$65'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:73$64'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:63$63'.
Found and cleaned up 2 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:160$59'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:160$59'.
Found and cleaned up 2 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:154$56'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:154$56'.
Found and cleaned up 1 empty switch in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:127$29'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:127$29'.
Found and cleaned up 3 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:104$23'.
Found and cleaned up 2 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:98$17'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:98$17'.
Found and cleaned up 3 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:90$13'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:90$13'.
Cleaned up 13 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone_buf.
<suppressed ~26 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone_buf.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_wishbone_buf'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$120.
    dead port 2/2 on $mux $procmux$108.
    dead port 2/2 on $mux $procmux$96.
    dead port 2/2 on $mux $procmux$82.
Removed 4 multiplexer ports.
<suppressed ~19 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_wishbone_buf.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_wishbone_buf'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$147 ($dff) from module a25_wishbone_buf (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:129$30_Y, Q = \wbuf_rp_r).
Adding EN signal on $procdff$148 ($dff) from module a25_wishbone_buf (D = \i_addr, Q = \wbuf_addr_r0).
Adding EN signal on $procdff$157 ($dff) from module a25_wishbone_buf (D = $procmux$140_Y, Q = \wbuf_used_r).
Adding EN signal on $procdff$149 ($dff) from module a25_wishbone_buf (D = \i_addr, Q = \wbuf_addr_r1).
Adding EN signal on $procdff$150 ($dff) from module a25_wishbone_buf (D = \i_wdata, Q = \wbuf_wdata_r0).
Adding EN signal on $procdff$151 ($dff) from module a25_wishbone_buf (D = \i_wdata, Q = \wbuf_wdata_r1).
Adding EN signal on $procdff$152 ($dff) from module a25_wishbone_buf (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:111$25_Y, Q = \wbuf_be_r0).
Adding EN signal on $procdff$153 ($dff) from module a25_wishbone_buf (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:120$27_Y, Q = \wbuf_be_r1).
Adding EN signal on $procdff$154 ($dff) from module a25_wishbone_buf (D = \i_write, Q = \wbuf_write_r [0]).
Adding EN signal on $procdff$154 ($dff) from module a25_wishbone_buf (D = \i_write, Q = \wbuf_write_r [1]).
Adding EN signal on $procdff$155 ($dff) from module a25_wishbone_buf (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v:124$28_Y, Q = \wbuf_wp_r).
Adding SRST signal on $procdff$156 ($dff) from module a25_wishbone_buf (D = $procmux$132_Y, Q = \ack_owed_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$199 ($sdff) from module a25_wishbone_buf (D = 1'0, Q = \ack_owed_r).
Adding SRST signal on $procdff$146 ($dff) from module a25_wishbone_buf (D = $procmux$75_Y, Q = \busy_reading_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$201 ($sdff) from module a25_wishbone_buf (D = 1'0, Q = \busy_reading_r).
Adding SRST signal on $procdff$145 ($dff) from module a25_wishbone_buf (D = $procmux$70_Y, Q = \wait_rdata_valid_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$203 ($sdff) from module a25_wishbone_buf (D = 1'0, Q = \wait_rdata_valid_r).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_wishbone_buf..
Removed 27 unused cells and 105 unused wires.
<suppressed ~28 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone_buf.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_wishbone_buf.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_wishbone_buf'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_wishbone_buf..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone_buf.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_wishbone_buf.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_wishbone_buf'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_wishbone_buf..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone_buf.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== a25_wishbone_buf ===

   Number of wires:                 71
   Number of wire bits:           1211
   Number of public wires:          32
   Number of public wire bits:     980
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 62
     $add                            2
     $dffe                         358
     $eq                             2
     $logic_and                     14
     $logic_not                     10
     $logic_or                       3
     $mux                          375
     $not                            2
     $reduce_and                     6
     $reduce_bool                    4
     $sdffe                          3
     $sub                            2

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 3b939e3aca, CPU: user 0.11s system 0.00s, MEM: 13.12 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 29% 5x opt_expr (0 sec), 14% 3x opt_clean (0 sec), ...
