verilog xil_defaultlib --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/ec67/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/5bb9/hdl/verilog" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/70fd/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/f90c/hdl/verilog" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/sim/zedboard_base_processing_system7_0_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_D6.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/fifo_w32_d3_A.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func15.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_0_memcore.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_2.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_2_memcore.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_D_mid.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_D_mid_memcore.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_tmp_mig8j.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_tmp_mig8j_memcore.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappedEe.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappemb6.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappemb6_memcore.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeocq.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeocq_memcore.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeqcK.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeqcK_memcore.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_for_control_s_axi.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappesc4.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappesc4_memcore.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeyd2.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeyd2_memcore.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/writeData.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_kernel_2mm_wrapper_0_0/sim/zedboard_base_kernel_2mm_wrapper_0_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/sim/zedboard_base.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/sim/bd_b7bb.v" \

sv xil_defaultlib --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/ec67/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/5bb9/hdl/verilog" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/70fd/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/f90c/hdl/verilog" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_10/sim/bd_b7bb_s00a2s_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_19/sim/bd_b7bb_s01a2s_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_28/sim/bd_b7bb_s02a2s_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_37/sim/bd_b7bb_s03a2s_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_46/sim/bd_b7bb_s04a2s_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_52/sim/bd_b7bb_m00s2a_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_58/sim/bd_b7bb_m00e_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_53/sim/bd_b7bb_m00arn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_54/sim/bd_b7bb_m00rn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_55/sim/bd_b7bb_m00awn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_56/sim/bd_b7bb_m00wn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_57/sim/bd_b7bb_m00bn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_47/sim/bd_b7bb_sarn_4.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_48/sim/bd_b7bb_srn_4.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_49/sim/bd_b7bb_sawn_4.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_50/sim/bd_b7bb_swn_4.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_51/sim/bd_b7bb_sbn_4.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_43/sim/bd_b7bb_s04mmu_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_44/sim/bd_b7bb_s04tr_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_45/sim/bd_b7bb_s04sic_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_38/sim/bd_b7bb_sarn_3.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_39/sim/bd_b7bb_srn_3.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_40/sim/bd_b7bb_sawn_3.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_41/sim/bd_b7bb_swn_3.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_42/sim/bd_b7bb_sbn_3.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_34/sim/bd_b7bb_s03mmu_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_35/sim/bd_b7bb_s03tr_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_36/sim/bd_b7bb_s03sic_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_29/sim/bd_b7bb_sarn_2.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_30/sim/bd_b7bb_srn_2.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_31/sim/bd_b7bb_sawn_2.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_32/sim/bd_b7bb_swn_2.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_33/sim/bd_b7bb_sbn_2.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_25/sim/bd_b7bb_s02mmu_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_26/sim/bd_b7bb_s02tr_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_27/sim/bd_b7bb_s02sic_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_20/sim/bd_b7bb_sarn_1.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_21/sim/bd_b7bb_srn_1.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_22/sim/bd_b7bb_sawn_1.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_23/sim/bd_b7bb_swn_1.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_24/sim/bd_b7bb_sbn_1.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_16/sim/bd_b7bb_s01mmu_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_17/sim/bd_b7bb_s01tr_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_18/sim/bd_b7bb_s01sic_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_11/sim/bd_b7bb_sarn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_12/sim/bd_b7bb_srn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_13/sim/bd_b7bb_sawn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_14/sim/bd_b7bb_swn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_15/sim/bd_b7bb_sbn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_7/sim/bd_b7bb_s00mmu_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_8/sim/bd_b7bb_s00tr_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_9/sim/bd_b7bb_s00sic_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_2/sim/bd_b7bb_arsw_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_3/sim/bd_b7bb_rsw_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_4/sim/bd_b7bb_awsw_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_5/sim/bd_b7bb_wsw_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_6/sim/bd_b7bb_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/ec67/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/5bb9/hdl/verilog" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/70fd/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/f90c/hdl/verilog" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_0/sim/bd_b7bb_one_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/sim/zedboard_base_axi_smc_1.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_xlconcat_0_0/sim/zedboard_base_xlconcat_0_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_1/sim/zedboard_base_xbar_1.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/dfdb/hdl/verilog/timer_BUS_A_s_axi.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/dfdb/hdl/verilog/timer.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_timer_0_1/sim/zedboard_base_timer_0_1.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/sim/zedboard_base_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
