 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:32:58 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          1.38
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.18
  Total Hold Violation:        -87.18
  No. of Hold Violations:     1089.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               5809
  Buf/Inv Cell Count:            1486
  Buf Cell Count:                  50
  Inv Cell Count:                1436
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4617
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    25217.935634
  Noncombinational Area: 23984.252056
  Buf/Inv Area:           5602.873424
  Total Buffer Area:           210.20
  Total Inverter Area:        5392.67
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             49202.187690
  Design Area:           49202.187690


  Design Rules
  -----------------------------------
  Total Number of Nets:          5821
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 21.31
  Mapping Optimization:               11.84
  -----------------------------------------
  Overall Compile Time:               47.25
  Overall Compile Wall Clock Time:    48.44

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.18  TNS: 87.18  Number of Violating Paths: 1089

  --------------------------------------------------------------------


1
