$date
	Sat Nov 20 13:54:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testb_bidirectional_shift $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ load $end
$var reg 1 % shift $end
$scope module shift1 $end
$var wire 1 " clk $end
$var wire 4 & in [3:0] $end
$var wire 1 $ load $end
$var wire 1 % shift $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 '
b1010 &
0%
1$
b1010 #
0"
b1010 !
$end
#1
b101 !
b101 '
0$
1"
#2
0"
#3
b10 !
b10 '
1"
#4
0"
#5
b1 !
b1 '
1"
#6
b10 !
b10 '
0"
1%
#7
b100 !
b100 '
1"
#8
0"
#9
b1000 !
b1000 '
1"
#10
0"
#11
b100 !
b100 '
1"
0%
b100 #
b100 &
0$
#12
0"
#13
b10 !
b10 '
1"
#14
0"
#15
b1 !
b1 '
1"
#16
0"
#17
b0 !
b0 '
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
