{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480369265088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480369265088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 16:41:04 2016 " "Processing started: Mon Nov 28 16:41:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480369265088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369265088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369265088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480369265884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480369265884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/win_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/win_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 win_memory " "Found entity 1: win_memory" {  } { { "vga_final/win_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/win_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_final/vga_pll.v" "" { Text "D:/241/Final_working-READONLY/vga_final/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_final/vga_controller.v" "" { Text "D:/241/Final_working-READONLY/vga_final/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_final/vga_address_translator.v" "" { Text "D:/241/Final_working-READONLY/vga_final/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_final/vga_adapter.v" "" { Text "D:/241/Final_working-READONLY/vga_final/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/start_screen_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/start_screen_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_screen_memory " "Found entity 1: start_screen_memory" {  } { { "vga_final/start_screen_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/start_screen_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/start_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/start_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_memory " "Found entity 1: start_memory" {  } { { "vga_final/start_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/start_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/lose_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/lose_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lose_memory " "Found entity 1: lose_memory" {  } { { "vga_final/lose_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/lose_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level4_3lives_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level4_3lives_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level4_3lives_memory " "Found entity 1: level4_3lives_memory" {  } { { "vga_final/level4_3lives_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level4_3lives_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level4_2lives_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level4_2lives_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level4_2lives_memory " "Found entity 1: level4_2lives_memory" {  } { { "vga_final/level4_2lives_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level4_2lives_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level4_1life_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level4_1life_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level4_1life_memory " "Found entity 1: level4_1life_memory" {  } { { "vga_final/level4_1life_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level4_1life_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level3_3lives_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level3_3lives_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level3_3lives_memory " "Found entity 1: level3_3lives_memory" {  } { { "vga_final/level3_3lives_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level3_3lives_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level3_2lives_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level3_2lives_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level3_2lives_memory " "Found entity 1: level3_2lives_memory" {  } { { "vga_final/level3_2lives_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level3_2lives_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level3_1life_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level3_1life_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level3_1life_memory " "Found entity 1: level3_1life_memory" {  } { { "vga_final/level3_1life_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level3_1life_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level2_3lives_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level2_3lives_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level2_3lives_memory " "Found entity 1: level2_3lives_memory" {  } { { "vga_final/level2_3lives_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level2_3lives_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level2_2lives_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level2_2lives_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level2_2lives_memory " "Found entity 1: level2_2lives_memory" {  } { { "vga_final/level2_2lives_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level2_2lives_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level2_1life_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level2_1life_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level2_1life_memory " "Found entity 1: level2_1life_memory" {  } { { "vga_final/level2_1life_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level2_1life_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level1_3lives_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level1_3lives_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1_3lives_memory " "Found entity 1: level1_3lives_memory" {  } { { "vga_final/level1_3lives_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level1_3lives_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level1_2lives_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level1_2lives_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1_2lives_memory " "Found entity 1: level1_2lives_memory" {  } { { "vga_final/level1_2lives_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level1_2lives_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/level1_1life_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_final/level1_1life_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1_1life_memory " "Found entity 1: level1_1life_memory" {  } { { "vga_final/level1_1life_memory.v" "" { Text "D:/241/Final_working-READONLY/vga_final/level1_1life_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_final/get_coordinates.v 2 2 " "Found 2 design units, including 2 entities, in source file vga_final/get_coordinates.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_coordinates " "Found entity 1: get_coordinates" {  } { { "vga_final/get_coordinates.v" "" { Text "D:/241/Final_working-READONLY/vga_final/get_coordinates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273747 ""} { "Info" "ISGN_ENTITY_NAME" "2 colour_selector " "Found entity 2: colour_selector" {  } { { "vga_final/get_coordinates.v" "" { Text "D:/241/Final_working-READONLY/vga_final/get_coordinates.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "D:/241/Final_working-READONLY/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "D:/241/Final_working-READONLY/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "D:/241/Final_working-READONLY/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "D:/241/Final_working-READONLY/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480369273793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_handler.v(98) " "Verilog HDL information at input_handler.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "input_handler.v" "" { Text "D:/241/Final_working-READONLY/input_handler.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480369273809 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"S_PLAY_TONE_RESET\";  expecting \";\" control_top.v(87) " "Verilog HDL syntax error at control_top.v(87) near text: \"S_PLAY_TONE_RESET\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_top.v" "" { Text "D:/241/Final_working-READONLY/control_top.v" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1480369273809 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_top control_top.v(3) " "Ignored design unit \"control_top\" at control_top.v(3) due to previous errors" {  } { { "control_top.v" "" { Text "D:/241/Final_working-READONLY/control_top.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273809 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "debug_counter control_top.v(232) " "Ignored design unit \"debug_counter\" at control_top.v(232) due to previous errors" {  } { { "control_top.v" "" { Text "D:/241/Final_working-READONLY/control_top.v" 232 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273809 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder hex_decoder.v(1) " "Ignored design unit \"hex_decoder\" at hex_decoder.v(1) due to previous errors" {  } { { "hex_decoder.v" "" { Text "D:/241/Final_working-READONLY/hex_decoder.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273809 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "score_check score_check.v(1) " "Ignored design unit \"score_check\" at score_check.v(1) due to previous errors" {  } { { "score_check.v" "" { Text "D:/241/Final_working-READONLY/score_check.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273809 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "play_stone play_stone.v(1) " "Ignored design unit \"play_stone\" at play_stone.v(1) due to previous errors" {  } { { "play_stone.v" "" { Text "D:/241/Final_working-READONLY/play_stone.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273809 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "go_counter play_stone.v(35) " "Ignored design unit \"go_counter\" at play_stone.v(35) due to previous errors" {  } { { "play_stone.v" "" { Text "D:/241/Final_working-READONLY/play_stone.v" 35 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273825 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "twentysix_bit_counter play_stone.v(71) " "Ignored design unit \"twentysix_bit_counter\" at play_stone.v(71) due to previous errors" {  } { { "play_stone.v" "" { Text "D:/241/Final_working-READONLY/play_stone.v" 71 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273825 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DJ DJ.v(1) " "Ignored design unit \"DJ\" at DJ.v(1) due to previous errors" {  } { { "DJ.v" "" { Text "D:/241/Final_working-READONLY/DJ.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273825 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "oscillator DJ.v(87) " "Ignored design unit \"oscillator\" at DJ.v(87) due to previous errors" {  } { { "DJ.v" "" { Text "D:/241/Final_working-READONLY/DJ.v" 87 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273825 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "delay_counter DJ.v(118) " "Ignored design unit \"delay_counter\" at DJ.v(118) due to previous errors" {  } { { "DJ.v" "" { Text "D:/241/Final_working-READONLY/DJ.v" 118 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273825 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "two_to_one_mux_large DJ.v(139) " "Ignored design unit \"two_to_one_mux_large\" at DJ.v(139) due to previous errors" {  } { { "DJ.v" "" { Text "D:/241/Final_working-READONLY/DJ.v" 139 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273825 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "piano piano.v(9) " "Ignored design unit \"piano\" at piano.v(9) due to previous errors" {  } { { "piano.v" "" { Text "D:/241/Final_working-READONLY/piano.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273825 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Reset_Delay piano.v(520) " "Ignored design unit \"Reset_Delay\" at piano.v(520) due to previous errors" {  } { { "piano.v" "" { Text "D:/241/Final_working-READONLY/piano.v" 520 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1480369273825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 0 0 " "Found 0 design units, including 0 entities, in source file piano.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/241/Final_working-READONLY/output_files/piano.map.smsg " "Generated suppressed messages file D:/241/Final_working-READONLY/output_files/piano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369273934 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480369274386 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 16:41:14 2016 " "Processing ended: Mon Nov 28 16:41:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480369274386 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480369274386 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480369274386 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369274386 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480369275197 ""}
