#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LCD_LCDPort */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x02
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x04
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x04

/* DMA_1 */
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1__DRQ_NUMBER EQU 0
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 1
DMA_1__TERMOUT0_SEL EQU 0
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

/* PrISM */
PrISM_sC16_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PrISM_sC16_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PrISM_sC16_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PrISM_sC16_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PrISM_sC16_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PrISM_sC16_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PrISM_sC16_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PrISM_sC16_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PrISM_sC16_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PrISM_sC16_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PrISM_sC16_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PrISM_sC16_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PrISM_sC16_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PrISM_sC16_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PrISM_sC16_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PrISM_sC16_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PrISM_sC16_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PrISM_sC16_PrISMdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PrISM_sC16_PrISMdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PrISM_sC16_PrISMdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PrISM_sC16_PrISMdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PrISM_sC16_PrISMdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PrISM_sC16_PrISMdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PrISM_sC16_PrISMdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PrISM_sC16_PrISMdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PrISM_sC16_PrISMdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PrISM_sC16_PrISMdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PrISM_sC16_PrISMdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PrISM_sC16_PrISMdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PrISM_sC16_PrISMdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PrISM_sC16_PrISMdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PrISM_sC16_PrISMdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PrISM_sC16_PrISMdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PrISM_sC16_PrISMdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PrISM_sC16_PrISMdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PrISM_sC16_PrISMdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PrISM_SyncCtl_ControlReg__0__MASK EQU 0x01
PrISM_SyncCtl_ControlReg__0__POS EQU 0
PrISM_SyncCtl_ControlReg__1__MASK EQU 0x02
PrISM_SyncCtl_ControlReg__1__POS EQU 1
PrISM_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PrISM_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PrISM_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PrISM_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PrISM_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PrISM_SyncCtl_ControlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PrISM_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PrISM_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PrISM_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PrISM_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PrISM_SyncCtl_ControlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PrISM_SyncCtl_ControlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PrISM_SyncCtl_ControlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PrISM_SyncCtl_ControlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PrISM_SyncCtl_ControlReg__MASK EQU 0x03
PrISM_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PrISM_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PrISM_SyncCtl_ControlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_LED */
Pin_LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_LED__0__MASK EQU 0x40
Pin_LED__0__PC EQU CYREG_PRT1_PC6
Pin_LED__0__PORT EQU 1
Pin_LED__0__SHIFT EQU 6
Pin_LED__AG EQU CYREG_PRT1_AG
Pin_LED__AMUX EQU CYREG_PRT1_AMUX
Pin_LED__BIE EQU CYREG_PRT1_BIE
Pin_LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_LED__BYP EQU CYREG_PRT1_BYP
Pin_LED__CTL EQU CYREG_PRT1_CTL
Pin_LED__DM0 EQU CYREG_PRT1_DM0
Pin_LED__DM1 EQU CYREG_PRT1_DM1
Pin_LED__DM2 EQU CYREG_PRT1_DM2
Pin_LED__DR EQU CYREG_PRT1_DR
Pin_LED__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_LED__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_LED__MASK EQU 0x40
Pin_LED__PORT EQU 1
Pin_LED__PRT EQU CYREG_PRT1_PRT
Pin_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_LED__PS EQU CYREG_PRT1_PS
Pin_LED__SHIFT EQU 6
Pin_LED__SLW EQU CYREG_PRT1_SLW

/* Pin_Vin */
Pin_Vin__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_Vin__0__MASK EQU 0x10
Pin_Vin__0__PC EQU CYREG_PRT1_PC4
Pin_Vin__0__PORT EQU 1
Pin_Vin__0__SHIFT EQU 4
Pin_Vin__AG EQU CYREG_PRT1_AG
Pin_Vin__AMUX EQU CYREG_PRT1_AMUX
Pin_Vin__BIE EQU CYREG_PRT1_BIE
Pin_Vin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Vin__BYP EQU CYREG_PRT1_BYP
Pin_Vin__CTL EQU CYREG_PRT1_CTL
Pin_Vin__DM0 EQU CYREG_PRT1_DM0
Pin_Vin__DM1 EQU CYREG_PRT1_DM1
Pin_Vin__DM2 EQU CYREG_PRT1_DM2
Pin_Vin__DR EQU CYREG_PRT1_DR
Pin_Vin__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Vin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Vin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Vin__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Vin__MASK EQU 0x10
Pin_Vin__PORT EQU 1
Pin_Vin__PRT EQU CYREG_PRT1_PRT
Pin_Vin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Vin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Vin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Vin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Vin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Vin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Vin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Vin__PS EQU CYREG_PRT1_PS
Pin_Vin__SHIFT EQU 4
Pin_Vin__SLW EQU CYREG_PRT1_SLW

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_1_Bypass__0__MASK EQU 0x10
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 4
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x10
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 4
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* ADC_SAR_2_ADC_SAR */
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_2_IRQ */
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x04
ADC_SAR_2_IRQ__INTC_NUMBER EQU 2
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
ADC_SAR_2_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_2_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_2_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_2_theACLK__INDEX EQU 0x01
ADC_SAR_2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_2_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_2_theACLK__PM_STBY_MSK EQU 0x02

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 53000000
BCLK__BUS_CLK__KHZ EQU 53000
BCLK__BUS_CLK__MHZ EQU 53
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000006
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
