-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                lb3314@EEWS104A-019                                 
-- Generated date:              Tue Mar 24 18:46:45 +0000 2015                      

Solution Settings: edge.v9
  Current state: schedule
  Project: edge_detect
  
  Design Input Files Specified
    $PROJECT_HOME/edge.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/edge.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/edge.h
      $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.cpp
      $PROJECT_HOME/bmp_io.h
    $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /edge/core                          9       1          1            0  1          
    Design Total:                       9       1          1            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 37.037             20.00    0.000000 /edge/core               
    
  I/O Data Ranges
    Port       Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------- ---- -------- --------- --------- ------- -------- --------
    vin:rsc.z  IN   Unsigned        90                                     
    clk        IN   Unsigned         1                                     
    en         IN   Unsigned         1                                     
    arst_n     IN   Unsigned         1                                     
    vout:rsc.z OUT  Unsigned        30                                     
    
  Memory Resources
    Resource Name: /edge/vin:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 90
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /edge/vin    0:89 00000000-00000000 (0-0) 
      
    Resource Name: /edge/vout:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable   Indices Phys Memory Address     
      ---------- ------- -----------------------
      /edge/vout    0:29 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process    Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ---------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /edge/core core:rlp           Infinite       0            2  74.07 ns                       
    /edge/core   main             Infinite       2            2  74.07 ns            1          
    
  Loop Execution Profile
    Process    Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------- ---------------- ------------ -------------------------- ----------------- --------
    /edge/core core:rlp                   0                        0.00                1           
    /edge/core   main                     2                      100.00                1           
    
  End of Report
